Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  5 21:25:29 2021
| Host         : LAPTOP-CGU18OPD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.465        0.000                      0                73164        0.103        0.000                      0                73164        4.500        0.000                       0                  9598  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll   {0.000 10.000}     20.000          50.000          
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    7.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                    18.408        0.000                       0                     3  
  cpu_clk_clk_pll          0.465        0.000                      0                73000        0.103        0.000                      0                73000        8.870        0.000                       0                  9493  
  timer_clk_clk_pll        6.489        0.000                      0                   66        0.125        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
timer_clk_clk_pll  cpu_clk_clk_pll          7.342        0.000                      0                   33        0.154        0.000                      0                   33  
cpu_clk_clk_pll    timer_clk_clk_pll        5.924        0.000                      0                   65        0.103        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  pll.clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  pll.clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  pll.clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  pll.clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  pll.clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  pll.clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  pll.clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  pll.clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  pll.clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  pll.clk_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.169ns  (logic 3.716ns (19.385%)  route 15.453ns (80.615%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 18.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.486    -0.611    cpu/cpu_clk
    SLICE_X22Y131        FDRE                                         r  cpu/pc_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.178 r  cpu/pc_reg[3]_replica_1/Q
                         net (fo=540, routed)         1.612     1.434    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/A1
    SLICE_X20Y120        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.165     1.599 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/RAMS64E_A/O
                         net (fo=1, routed)           0.000     1.599    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/OA
    SLICE_X20Y120        MUXF7 (Prop_muxf7_I1_O)      0.178     1.777 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/F7.A/O
                         net (fo=1, routed)           0.000     1.777    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/O1
    SLICE_X20Y120        MUXF8 (Prop_muxf8_I1_O)      0.074     1.851 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/F8/O
                         net (fo=1, routed)           1.741     3.592    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24_n_0
    SLICE_X23Y148        LUT6 (Prop_lut6_I5_O)        0.259     3.851 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.851    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15_n_0
    SLICE_X23Y148        MUXF7 (Prop_muxf7_I0_O)      0.178     4.029 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.029    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6_n_0
    SLICE_X23Y148        MUXF8 (Prop_muxf8_I1_O)      0.079     4.108 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     5.252    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X23Y166        LUT6 (Prop_lut6_I0_O)        0.264     5.516 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=13, routed)          0.634     6.151    cpu/u_regfile/spo[24]
    SLICE_X19Y170        LUT4 (Prop_lut4_I1_O)        0.105     6.256 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.959     7.215    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X19Y184        LUT6 (Prop_lut6_I1_O)        0.105     7.320 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=39, routed)          1.495     8.815    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X16Y196        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     8.931 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=4, routed)           1.005     9.936    cpu/u_regfile/rdata20_0[20]
    SLICE_X17Y196        LUT6 (Prop_lut6_I2_O)        0.283    10.219 r  cpu/u_regfile/alu_result10_carry__4_i_4/O
                         net (fo=8, routed)           0.631    10.850    cpu/u_regfile/alu_result10_carry__2_i_9_7
    SLICE_X19Y191        LUT4 (Prop_lut4_I0_O)        0.105    10.955 r  cpu/u_regfile/alu_result3_carry__1_i_2/O
                         net (fo=2, routed)           0.372    11.327    cpu/top/alu_result4_carry__2_0[2]
    SLICE_X17Y190        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    11.656 r  cpu/top/alu_result4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.656    cpu/top/alu_result4_carry__1_n_0
    SLICE_X17Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.754 f  cpu/top/alu_result4_carry__2/CO[3]
                         net (fo=2, routed)           1.012    12.766    cpu/u_regfile/cr0[31]_i_13_0[0]
    SLICE_X5Y192         LUT2 (Prop_lut2_I0_O)        0.105    12.871 f  cpu/u_regfile/cr0[31]_i_20/O
                         net (fo=1, routed)           0.520    13.390    cpu/u_regfile/cr0[31]_i_20_n_0
    SLICE_X5Y194         LUT6 (Prop_lut6_I5_O)        0.105    13.495 f  cpu/u_regfile/cr0[31]_i_13/O
                         net (fo=1, routed)           0.237    13.732    cpu/u_regfile/cr0[31]_i_13_n_0
    SLICE_X5Y196         LUT6 (Prop_lut6_I4_O)        0.105    13.837 f  cpu/u_regfile/cr0[31]_i_8/O
                         net (fo=1, routed)           0.413    14.250    cpu/top/led_data[31]_i_5_0
    SLICE_X4Y198         LUT6 (Prop_lut6_I1_O)        0.105    14.355 r  cpu/top/cr0[31]_i_4/O
                         net (fo=9, routed)           0.740    15.095    cpu/u_regfile/cr0_reg[31]_0
    SLICE_X7Y202         LUT6 (Prop_lut6_I1_O)        0.105    15.200 r  cpu/u_regfile/cr2[31]_i_2/O
                         net (fo=33, routed)          0.839    16.039    confreg/rf_reg_r1_0_31_30_31_i_11_0
    SLICE_X7Y207         LUT4 (Prop_lut4_I1_O)        0.105    16.144 r  confreg/rf_reg_r1_0_31_18_23_i_64/O
                         net (fo=1, routed)           0.506    16.649    confreg/rf_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X9Y207         LUT5 (Prop_lut5_I4_O)        0.105    16.754 r  confreg/rf_reg_r1_0_31_18_23_i_36/O
                         net (fo=1, routed)           0.611    17.366    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_4
    SLICE_X11Y201        LUT6 (Prop_lut6_I2_O)        0.105    17.471 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_13/O
                         net (fo=1, routed)           0.489    17.960    cpu/top/conf_rdata[7]
    SLICE_X11Y196        LUT5 (Prop_lut5_I1_O)        0.105    18.065 r  cpu/top/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.493    18.558    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIB0
    SLICE_X10Y192        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.377    18.945    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y192        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.335    19.280    
                         clock uncertainty           -0.102    19.178    
    SLICE_X10Y192        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.155    19.023    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         19.023    
                         arrival time                         -18.558    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.187ns  (logic 3.098ns (16.146%)  route 16.089ns (83.854%))
  Logic Levels:           21  (LUT4=2 LUT5=3 LUT6=10 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 18.944 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.400    -0.697    cpu/cpu_clk
    SLICE_X44Y120        FDRE                                         r  cpu/pc_reg[2]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDRE (Prop_fdre_C_Q)         0.433    -0.264 r  cpu/pc_reg[2]_replica_4/Q
                         net (fo=764, routed)         1.736     1.472    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/A0
    SLICE_X52Y141        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105     1.577 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     1.577    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/OD
    SLICE_X52Y141        MUXF7 (Prop_muxf7_I0_O)      0.201     1.778 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/F7.B/O
                         net (fo=1, routed)           0.000     1.778    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/O0
    SLICE_X52Y141        MUXF8 (Prop_muxf8_I0_O)      0.082     1.860 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/F8/O
                         net (fo=1, routed)           1.035     2.895    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27_n_0
    SLICE_X41Y136        LUT6 (Prop_lut6_I3_O)        0.259     3.154 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     3.154    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_13_n_0
    SLICE_X41Y136        MUXF7 (Prop_muxf7_I0_O)      0.199     3.353 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.353    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_5_n_0
    SLICE_X41Y136        MUXF8 (Prop_muxf8_I0_O)      0.085     3.438 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_1/O
                         net (fo=1, routed)           1.405     4.843    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_1_n_0
    SLICE_X19Y161        LUT6 (Prop_lut6_I0_O)        0.264     5.107 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.228     6.335    cpu/u_regfile/spo[27]
    SLICE_X21Y182        LUT6 (Prop_lut6_I1_O)        0.105     6.440 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           0.660     7.100    cpu/u_regfile/op_31_26_d[23]
    SLICE_X19Y182        LUT6 (Prop_lut6_I4_O)        0.105     7.205 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=39, routed)          1.246     8.452    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB0
    SLICE_X18Y192        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105     8.557 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=5, routed)           0.563     9.119    cpu/u_regfile/rdata20[3]
    SLICE_X19Y187        LUT6 (Prop_lut6_I2_O)        0.105     9.224 r  cpu/u_regfile/alu_result10_carry_i_1/O
                         net (fo=116, routed)         1.315    10.539    cpu/u_regfile/alu_result10_carry_i_11_2
    SLICE_X5Y188         LUT5 (Prop_lut5_I1_O)        0.105    10.644 f  cpu/u_regfile/data_ram_i_143/O
                         net (fo=4, routed)           0.535    11.179    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X5Y187         LUT6 (Prop_lut6_I0_O)        0.105    11.284 f  cpu/u_regfile/data_ram_i_86/O
                         net (fo=2, routed)           0.779    12.064    cpu/u_regfile/data_ram_i_86_n_0
    SLICE_X11Y187        LUT6 (Prop_lut6_I2_O)        0.105    12.169 r  cpu/u_regfile/data_ram_i_30/O
                         net (fo=1, routed)           0.739    12.908    cpu/u_regfile/data_ram_i_30_n_0
    SLICE_X11Y196        LUT6 (Prop_lut6_I4_O)        0.105    13.013 f  cpu/u_regfile/data_ram_i_4/O
                         net (fo=772, routed)         1.021    14.034    cpu/u_regfile/data_ram_i_16_0[6]
    SLICE_X7Y200         LUT4 (Prop_lut4_I3_O)        0.105    14.139 r  cpu/u_regfile/cr0[31]_i_5/O
                         net (fo=8, routed)           0.697    14.836    cpu/top/rf_reg_r1_0_31_0_5_i_45
    SLICE_X9Y199         LUT6 (Prop_lut6_I3_O)        0.105    14.941 r  cpu/top/cr1[31]_i_4/O
                         net (fo=5, routed)           0.594    15.535    cpu/u_regfile/cr4_reg[31]
    SLICE_X9Y203         LUT4 (Prop_lut4_I3_O)        0.105    15.640 r  cpu/u_regfile/cr5[31]_i_2/O
                         net (fo=33, routed)          0.916    16.556    cpu/u_regfile/cr1[31]_i_4_0
    SLICE_X3Y201         LUT6 (Prop_lut6_I5_O)        0.105    16.661 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_23/O
                         net (fo=1, routed)           0.462    17.123    cpu/u_regfile/rf_reg_r1_0_31_12_17_i_23_n_0
    SLICE_X3Y199         LUT5 (Prop_lut5_I3_O)        0.105    17.228 r  cpu/u_regfile/rf_reg_r1_0_31_12_17_i_7/O
                         net (fo=1, routed)           0.359    17.587    cpu/top/conf_rdata[1]
    SLICE_X5Y197         LUT5 (Prop_lut5_I1_O)        0.105    17.692 r  cpu/top/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.798    18.490    cpu/u_regfile/rf_reg_r2_0_31_12_17/DIA1
    SLICE_X16Y192        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.376    18.944    cpu/u_regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X16Y192        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.335    19.279    
                         clock uncertainty           -0.102    19.177    
    SLICE_X16Y192        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.213    18.964    cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -18.490    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.139ns  (logic 3.716ns (19.415%)  route 15.423ns (80.585%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 18.944 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.486    -0.611    cpu/cpu_clk
    SLICE_X22Y131        FDRE                                         r  cpu/pc_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.178 r  cpu/pc_reg[3]_replica_1/Q
                         net (fo=540, routed)         1.612     1.434    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/A1
    SLICE_X20Y120        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.165     1.599 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/RAMS64E_A/O
                         net (fo=1, routed)           0.000     1.599    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/OA
    SLICE_X20Y120        MUXF7 (Prop_muxf7_I1_O)      0.178     1.777 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/F7.A/O
                         net (fo=1, routed)           0.000     1.777    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/O1
    SLICE_X20Y120        MUXF8 (Prop_muxf8_I1_O)      0.074     1.851 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/F8/O
                         net (fo=1, routed)           1.741     3.592    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24_n_0
    SLICE_X23Y148        LUT6 (Prop_lut6_I5_O)        0.259     3.851 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.851    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15_n_0
    SLICE_X23Y148        MUXF7 (Prop_muxf7_I0_O)      0.178     4.029 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.029    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6_n_0
    SLICE_X23Y148        MUXF8 (Prop_muxf8_I1_O)      0.079     4.108 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     5.252    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X23Y166        LUT6 (Prop_lut6_I0_O)        0.264     5.516 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=13, routed)          0.634     6.151    cpu/u_regfile/spo[24]
    SLICE_X19Y170        LUT4 (Prop_lut4_I1_O)        0.105     6.256 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.959     7.215    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X19Y184        LUT6 (Prop_lut6_I1_O)        0.105     7.320 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=39, routed)          1.495     8.815    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X16Y196        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     8.931 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=4, routed)           1.005     9.936    cpu/u_regfile/rdata20_0[20]
    SLICE_X17Y196        LUT6 (Prop_lut6_I2_O)        0.283    10.219 r  cpu/u_regfile/alu_result10_carry__4_i_4/O
                         net (fo=8, routed)           0.631    10.850    cpu/u_regfile/alu_result10_carry__2_i_9_7
    SLICE_X19Y191        LUT4 (Prop_lut4_I0_O)        0.105    10.955 r  cpu/u_regfile/alu_result3_carry__1_i_2/O
                         net (fo=2, routed)           0.372    11.327    cpu/top/alu_result4_carry__2_0[2]
    SLICE_X17Y190        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    11.656 r  cpu/top/alu_result4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.656    cpu/top/alu_result4_carry__1_n_0
    SLICE_X17Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.754 f  cpu/top/alu_result4_carry__2/CO[3]
                         net (fo=2, routed)           1.012    12.766    cpu/u_regfile/cr0[31]_i_13_0[0]
    SLICE_X5Y192         LUT2 (Prop_lut2_I0_O)        0.105    12.871 f  cpu/u_regfile/cr0[31]_i_20/O
                         net (fo=1, routed)           0.520    13.390    cpu/u_regfile/cr0[31]_i_20_n_0
    SLICE_X5Y194         LUT6 (Prop_lut6_I5_O)        0.105    13.495 f  cpu/u_regfile/cr0[31]_i_13/O
                         net (fo=1, routed)           0.237    13.732    cpu/u_regfile/cr0[31]_i_13_n_0
    SLICE_X5Y196         LUT6 (Prop_lut6_I4_O)        0.105    13.837 f  cpu/u_regfile/cr0[31]_i_8/O
                         net (fo=1, routed)           0.413    14.250    cpu/top/led_data[31]_i_5_0
    SLICE_X4Y198         LUT6 (Prop_lut6_I1_O)        0.105    14.355 r  cpu/top/cr0[31]_i_4/O
                         net (fo=9, routed)           0.740    15.095    cpu/u_regfile/cr0_reg[31]_0
    SLICE_X7Y202         LUT6 (Prop_lut6_I1_O)        0.105    15.200 r  cpu/u_regfile/cr2[31]_i_2/O
                         net (fo=33, routed)          0.926    16.126    confreg/rf_reg_r1_0_31_30_31_i_11_0
    SLICE_X9Y206         LUT4 (Prop_lut4_I1_O)        0.105    16.231 r  confreg/rf_reg_r1_0_31_18_23_i_54/O
                         net (fo=1, routed)           0.671    16.902    confreg/rf_reg_r1_0_31_18_23_i_54_n_0
    SLICE_X4Y197         LUT5 (Prop_lut5_I4_O)        0.105    17.007 r  confreg/rf_reg_r1_0_31_18_23_i_26/O
                         net (fo=1, routed)           0.336    17.344    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_2
    SLICE_X4Y197         LUT6 (Prop_lut6_I2_O)        0.105    17.449 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_9/O
                         net (fo=1, routed)           0.344    17.793    cpu/top/conf_rdata[5]
    SLICE_X5Y197         LUT5 (Prop_lut5_I1_O)        0.105    17.898 r  cpu/top/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.630    18.528    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIA0
    SLICE_X16Y196        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.376    18.944    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X16Y196        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.335    19.279    
                         clock uncertainty           -0.102    19.177    
    SLICE_X16Y196        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.134    19.043    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                         -18.528    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.127ns  (logic 3.716ns (19.427%)  route 15.411ns (80.573%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 18.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.486    -0.611    cpu/cpu_clk
    SLICE_X22Y131        FDRE                                         r  cpu/pc_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.178 r  cpu/pc_reg[3]_replica_1/Q
                         net (fo=540, routed)         1.612     1.434    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/A1
    SLICE_X20Y120        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.165     1.599 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/RAMS64E_A/O
                         net (fo=1, routed)           0.000     1.599    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/OA
    SLICE_X20Y120        MUXF7 (Prop_muxf7_I1_O)      0.178     1.777 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/F7.A/O
                         net (fo=1, routed)           0.000     1.777    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/O1
    SLICE_X20Y120        MUXF8 (Prop_muxf8_I1_O)      0.074     1.851 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/F8/O
                         net (fo=1, routed)           1.741     3.592    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24_n_0
    SLICE_X23Y148        LUT6 (Prop_lut6_I5_O)        0.259     3.851 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.851    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15_n_0
    SLICE_X23Y148        MUXF7 (Prop_muxf7_I0_O)      0.178     4.029 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.029    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6_n_0
    SLICE_X23Y148        MUXF8 (Prop_muxf8_I1_O)      0.079     4.108 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     5.252    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X23Y166        LUT6 (Prop_lut6_I0_O)        0.264     5.516 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=13, routed)          0.634     6.151    cpu/u_regfile/spo[24]
    SLICE_X19Y170        LUT4 (Prop_lut4_I1_O)        0.105     6.256 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.959     7.215    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X19Y184        LUT6 (Prop_lut6_I1_O)        0.105     7.320 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=39, routed)          1.495     8.815    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X16Y196        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     8.931 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=4, routed)           1.005     9.936    cpu/u_regfile/rdata20_0[20]
    SLICE_X17Y196        LUT6 (Prop_lut6_I2_O)        0.283    10.219 r  cpu/u_regfile/alu_result10_carry__4_i_4/O
                         net (fo=8, routed)           0.631    10.850    cpu/u_regfile/alu_result10_carry__2_i_9_7
    SLICE_X19Y191        LUT4 (Prop_lut4_I0_O)        0.105    10.955 r  cpu/u_regfile/alu_result3_carry__1_i_2/O
                         net (fo=2, routed)           0.372    11.327    cpu/top/alu_result4_carry__2_0[2]
    SLICE_X17Y190        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    11.656 r  cpu/top/alu_result4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.656    cpu/top/alu_result4_carry__1_n_0
    SLICE_X17Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.754 f  cpu/top/alu_result4_carry__2/CO[3]
                         net (fo=2, routed)           1.012    12.766    cpu/u_regfile/cr0[31]_i_13_0[0]
    SLICE_X5Y192         LUT2 (Prop_lut2_I0_O)        0.105    12.871 f  cpu/u_regfile/cr0[31]_i_20/O
                         net (fo=1, routed)           0.520    13.390    cpu/u_regfile/cr0[31]_i_20_n_0
    SLICE_X5Y194         LUT6 (Prop_lut6_I5_O)        0.105    13.495 f  cpu/u_regfile/cr0[31]_i_13/O
                         net (fo=1, routed)           0.237    13.732    cpu/u_regfile/cr0[31]_i_13_n_0
    SLICE_X5Y196         LUT6 (Prop_lut6_I4_O)        0.105    13.837 f  cpu/u_regfile/cr0[31]_i_8/O
                         net (fo=1, routed)           0.413    14.250    cpu/top/led_data[31]_i_5_0
    SLICE_X4Y198         LUT6 (Prop_lut6_I1_O)        0.105    14.355 r  cpu/top/cr0[31]_i_4/O
                         net (fo=9, routed)           0.740    15.095    cpu/u_regfile/cr0_reg[31]_0
    SLICE_X7Y202         LUT6 (Prop_lut6_I1_O)        0.105    15.200 r  cpu/u_regfile/cr2[31]_i_2/O
                         net (fo=33, routed)          0.926    16.126    confreg/rf_reg_r1_0_31_30_31_i_11_0
    SLICE_X9Y206         LUT4 (Prop_lut4_I1_O)        0.105    16.231 r  confreg/rf_reg_r1_0_31_18_23_i_54/O
                         net (fo=1, routed)           0.671    16.902    confreg/rf_reg_r1_0_31_18_23_i_54_n_0
    SLICE_X4Y197         LUT5 (Prop_lut5_I4_O)        0.105    17.007 r  confreg/rf_reg_r1_0_31_18_23_i_26/O
                         net (fo=1, routed)           0.336    17.344    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_2
    SLICE_X4Y197         LUT6 (Prop_lut6_I2_O)        0.105    17.449 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_9/O
                         net (fo=1, routed)           0.344    17.793    cpu/top/conf_rdata[5]
    SLICE_X5Y197         LUT5 (Prop_lut5_I1_O)        0.105    17.898 r  cpu/top/rf_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           0.618    18.516    cpu/u_regfile/rf_reg_r1_0_31_18_23/DIA0
    SLICE_X10Y192        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.377    18.945    cpu/u_regfile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y192        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism              0.335    19.280    
                         clock uncertainty           -0.102    19.178    
    SLICE_X10Y192        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.134    19.044    cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                         -18.516    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.044ns  (logic 3.716ns (19.512%)  route 15.328ns (80.488%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 18.944 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.486    -0.611    cpu/cpu_clk
    SLICE_X22Y131        FDRE                                         r  cpu/pc_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.178 r  cpu/pc_reg[3]_replica_1/Q
                         net (fo=540, routed)         1.612     1.434    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/A1
    SLICE_X20Y120        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.165     1.599 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/RAMS64E_A/O
                         net (fo=1, routed)           0.000     1.599    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/OA
    SLICE_X20Y120        MUXF7 (Prop_muxf7_I1_O)      0.178     1.777 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/F7.A/O
                         net (fo=1, routed)           0.000     1.777    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/O1
    SLICE_X20Y120        MUXF8 (Prop_muxf8_I1_O)      0.074     1.851 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/F8/O
                         net (fo=1, routed)           1.741     3.592    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24_n_0
    SLICE_X23Y148        LUT6 (Prop_lut6_I5_O)        0.259     3.851 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.851    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15_n_0
    SLICE_X23Y148        MUXF7 (Prop_muxf7_I0_O)      0.178     4.029 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.029    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6_n_0
    SLICE_X23Y148        MUXF8 (Prop_muxf8_I1_O)      0.079     4.108 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     5.252    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X23Y166        LUT6 (Prop_lut6_I0_O)        0.264     5.516 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=13, routed)          0.634     6.151    cpu/u_regfile/spo[24]
    SLICE_X19Y170        LUT4 (Prop_lut4_I1_O)        0.105     6.256 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.959     7.215    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X19Y184        LUT6 (Prop_lut6_I1_O)        0.105     7.320 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=39, routed)          1.495     8.815    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X16Y196        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     8.931 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=4, routed)           1.005     9.936    cpu/u_regfile/rdata20_0[20]
    SLICE_X17Y196        LUT6 (Prop_lut6_I2_O)        0.283    10.219 r  cpu/u_regfile/alu_result10_carry__4_i_4/O
                         net (fo=8, routed)           0.631    10.850    cpu/u_regfile/alu_result10_carry__2_i_9_7
    SLICE_X19Y191        LUT4 (Prop_lut4_I0_O)        0.105    10.955 r  cpu/u_regfile/alu_result3_carry__1_i_2/O
                         net (fo=2, routed)           0.372    11.327    cpu/top/alu_result4_carry__2_0[2]
    SLICE_X17Y190        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    11.656 r  cpu/top/alu_result4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.656    cpu/top/alu_result4_carry__1_n_0
    SLICE_X17Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.754 f  cpu/top/alu_result4_carry__2/CO[3]
                         net (fo=2, routed)           1.012    12.766    cpu/u_regfile/cr0[31]_i_13_0[0]
    SLICE_X5Y192         LUT2 (Prop_lut2_I0_O)        0.105    12.871 f  cpu/u_regfile/cr0[31]_i_20/O
                         net (fo=1, routed)           0.520    13.390    cpu/u_regfile/cr0[31]_i_20_n_0
    SLICE_X5Y194         LUT6 (Prop_lut6_I5_O)        0.105    13.495 f  cpu/u_regfile/cr0[31]_i_13/O
                         net (fo=1, routed)           0.237    13.732    cpu/u_regfile/cr0[31]_i_13_n_0
    SLICE_X5Y196         LUT6 (Prop_lut6_I4_O)        0.105    13.837 f  cpu/u_regfile/cr0[31]_i_8/O
                         net (fo=1, routed)           0.413    14.250    cpu/top/led_data[31]_i_5_0
    SLICE_X4Y198         LUT6 (Prop_lut6_I1_O)        0.105    14.355 r  cpu/top/cr0[31]_i_4/O
                         net (fo=9, routed)           0.740    15.095    cpu/u_regfile/cr0_reg[31]_0
    SLICE_X7Y202         LUT6 (Prop_lut6_I1_O)        0.105    15.200 r  cpu/u_regfile/cr2[31]_i_2/O
                         net (fo=33, routed)          0.815    16.015    confreg/rf_reg_r1_0_31_30_31_i_11_0
    SLICE_X11Y208        LUT4 (Prop_lut4_I1_O)        0.105    16.120 r  confreg/rf_reg_r1_0_31_24_29_i_73/O
                         net (fo=1, routed)           0.493    16.613    confreg/rf_reg_r1_0_31_24_29_i_73_n_0
    SLICE_X15Y203        LUT5 (Prop_lut5_I4_O)        0.105    16.718 r  confreg/rf_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           0.518    17.236    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_5
    SLICE_X15Y201        LUT6 (Prop_lut6_I2_O)        0.105    17.341 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_16/O
                         net (fo=1, routed)           0.468    17.809    cpu/top/conf_rdata[16]
    SLICE_X15Y199        LUT5 (Prop_lut5_I3_O)        0.105    17.914 r  cpu/top/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.518    18.433    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIC1
    SLICE_X18Y196        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.376    18.944    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X18Y196        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.335    19.279    
                         clock uncertainty           -0.102    19.177    
    SLICE_X18Y196        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207    18.970    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.970    
                         arrival time                         -18.433    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.083ns  (logic 3.716ns (19.472%)  route 15.367ns (80.528%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 18.944 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.486    -0.611    cpu/cpu_clk
    SLICE_X22Y131        FDRE                                         r  cpu/pc_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.178 r  cpu/pc_reg[3]_replica_1/Q
                         net (fo=540, routed)         1.612     1.434    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/A1
    SLICE_X20Y120        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.165     1.599 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/RAMS64E_A/O
                         net (fo=1, routed)           0.000     1.599    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/OA
    SLICE_X20Y120        MUXF7 (Prop_muxf7_I1_O)      0.178     1.777 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/F7.A/O
                         net (fo=1, routed)           0.000     1.777    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/O1
    SLICE_X20Y120        MUXF8 (Prop_muxf8_I1_O)      0.074     1.851 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/F8/O
                         net (fo=1, routed)           1.741     3.592    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24_n_0
    SLICE_X23Y148        LUT6 (Prop_lut6_I5_O)        0.259     3.851 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.851    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15_n_0
    SLICE_X23Y148        MUXF7 (Prop_muxf7_I0_O)      0.178     4.029 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.029    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6_n_0
    SLICE_X23Y148        MUXF8 (Prop_muxf8_I1_O)      0.079     4.108 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     5.252    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X23Y166        LUT6 (Prop_lut6_I0_O)        0.264     5.516 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=13, routed)          0.634     6.151    cpu/u_regfile/spo[24]
    SLICE_X19Y170        LUT4 (Prop_lut4_I1_O)        0.105     6.256 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.959     7.215    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X19Y184        LUT6 (Prop_lut6_I1_O)        0.105     7.320 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=39, routed)          1.495     8.815    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X16Y196        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     8.931 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=4, routed)           1.005     9.936    cpu/u_regfile/rdata20_0[20]
    SLICE_X17Y196        LUT6 (Prop_lut6_I2_O)        0.283    10.219 r  cpu/u_regfile/alu_result10_carry__4_i_4/O
                         net (fo=8, routed)           0.631    10.850    cpu/u_regfile/alu_result10_carry__2_i_9_7
    SLICE_X19Y191        LUT4 (Prop_lut4_I0_O)        0.105    10.955 r  cpu/u_regfile/alu_result3_carry__1_i_2/O
                         net (fo=2, routed)           0.372    11.327    cpu/top/alu_result4_carry__2_0[2]
    SLICE_X17Y190        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    11.656 r  cpu/top/alu_result4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.656    cpu/top/alu_result4_carry__1_n_0
    SLICE_X17Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.754 f  cpu/top/alu_result4_carry__2/CO[3]
                         net (fo=2, routed)           1.012    12.766    cpu/u_regfile/cr0[31]_i_13_0[0]
    SLICE_X5Y192         LUT2 (Prop_lut2_I0_O)        0.105    12.871 f  cpu/u_regfile/cr0[31]_i_20/O
                         net (fo=1, routed)           0.520    13.390    cpu/u_regfile/cr0[31]_i_20_n_0
    SLICE_X5Y194         LUT6 (Prop_lut6_I5_O)        0.105    13.495 f  cpu/u_regfile/cr0[31]_i_13/O
                         net (fo=1, routed)           0.237    13.732    cpu/u_regfile/cr0[31]_i_13_n_0
    SLICE_X5Y196         LUT6 (Prop_lut6_I4_O)        0.105    13.837 f  cpu/u_regfile/cr0[31]_i_8/O
                         net (fo=1, routed)           0.413    14.250    cpu/top/led_data[31]_i_5_0
    SLICE_X4Y198         LUT6 (Prop_lut6_I1_O)        0.105    14.355 r  cpu/top/cr0[31]_i_4/O
                         net (fo=9, routed)           0.740    15.095    cpu/u_regfile/cr0_reg[31]_0
    SLICE_X7Y202         LUT6 (Prop_lut6_I1_O)        0.105    15.200 r  cpu/u_regfile/cr2[31]_i_2/O
                         net (fo=33, routed)          0.839    16.039    confreg/rf_reg_r1_0_31_30_31_i_11_0
    SLICE_X7Y207         LUT4 (Prop_lut4_I1_O)        0.105    16.144 r  confreg/rf_reg_r1_0_31_18_23_i_64/O
                         net (fo=1, routed)           0.506    16.649    confreg/rf_reg_r1_0_31_18_23_i_64_n_0
    SLICE_X9Y207         LUT5 (Prop_lut5_I4_O)        0.105    16.754 r  confreg/rf_reg_r1_0_31_18_23_i_36/O
                         net (fo=1, routed)           0.611    17.366    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_4
    SLICE_X11Y201        LUT6 (Prop_lut6_I2_O)        0.105    17.471 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_13/O
                         net (fo=1, routed)           0.489    17.960    cpu/top/conf_rdata[7]
    SLICE_X11Y196        LUT5 (Prop_lut5_I1_O)        0.105    18.065 r  cpu/top/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.407    18.472    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIB0
    SLICE_X16Y196        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.376    18.944    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X16Y196        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.335    19.279    
                         clock uncertainty           -0.102    19.177    
    SLICE_X16Y196        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.155    19.022    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -18.472    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.027ns  (logic 3.716ns (19.529%)  route 15.311ns (80.471%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 18.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.486    -0.611    cpu/cpu_clk
    SLICE_X22Y131        FDRE                                         r  cpu/pc_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.178 r  cpu/pc_reg[3]_replica_1/Q
                         net (fo=540, routed)         1.612     1.434    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/A1
    SLICE_X20Y120        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.165     1.599 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/RAMS64E_A/O
                         net (fo=1, routed)           0.000     1.599    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/OA
    SLICE_X20Y120        MUXF7 (Prop_muxf7_I1_O)      0.178     1.777 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/F7.A/O
                         net (fo=1, routed)           0.000     1.777    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/O1
    SLICE_X20Y120        MUXF8 (Prop_muxf8_I1_O)      0.074     1.851 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/F8/O
                         net (fo=1, routed)           1.741     3.592    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24_n_0
    SLICE_X23Y148        LUT6 (Prop_lut6_I5_O)        0.259     3.851 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.851    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15_n_0
    SLICE_X23Y148        MUXF7 (Prop_muxf7_I0_O)      0.178     4.029 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.029    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6_n_0
    SLICE_X23Y148        MUXF8 (Prop_muxf8_I1_O)      0.079     4.108 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     5.252    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X23Y166        LUT6 (Prop_lut6_I0_O)        0.264     5.516 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=13, routed)          0.634     6.151    cpu/u_regfile/spo[24]
    SLICE_X19Y170        LUT4 (Prop_lut4_I1_O)        0.105     6.256 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.959     7.215    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X19Y184        LUT6 (Prop_lut6_I1_O)        0.105     7.320 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=39, routed)          1.495     8.815    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X16Y196        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     8.931 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=4, routed)           1.005     9.936    cpu/u_regfile/rdata20_0[20]
    SLICE_X17Y196        LUT6 (Prop_lut6_I2_O)        0.283    10.219 r  cpu/u_regfile/alu_result10_carry__4_i_4/O
                         net (fo=8, routed)           0.631    10.850    cpu/u_regfile/alu_result10_carry__2_i_9_7
    SLICE_X19Y191        LUT4 (Prop_lut4_I0_O)        0.105    10.955 r  cpu/u_regfile/alu_result3_carry__1_i_2/O
                         net (fo=2, routed)           0.372    11.327    cpu/top/alu_result4_carry__2_0[2]
    SLICE_X17Y190        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    11.656 r  cpu/top/alu_result4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.656    cpu/top/alu_result4_carry__1_n_0
    SLICE_X17Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.754 f  cpu/top/alu_result4_carry__2/CO[3]
                         net (fo=2, routed)           1.012    12.766    cpu/u_regfile/cr0[31]_i_13_0[0]
    SLICE_X5Y192         LUT2 (Prop_lut2_I0_O)        0.105    12.871 f  cpu/u_regfile/cr0[31]_i_20/O
                         net (fo=1, routed)           0.520    13.390    cpu/u_regfile/cr0[31]_i_20_n_0
    SLICE_X5Y194         LUT6 (Prop_lut6_I5_O)        0.105    13.495 f  cpu/u_regfile/cr0[31]_i_13/O
                         net (fo=1, routed)           0.237    13.732    cpu/u_regfile/cr0[31]_i_13_n_0
    SLICE_X5Y196         LUT6 (Prop_lut6_I4_O)        0.105    13.837 f  cpu/u_regfile/cr0[31]_i_8/O
                         net (fo=1, routed)           0.413    14.250    cpu/top/led_data[31]_i_5_0
    SLICE_X4Y198         LUT6 (Prop_lut6_I1_O)        0.105    14.355 r  cpu/top/cr0[31]_i_4/O
                         net (fo=9, routed)           0.740    15.095    cpu/u_regfile/cr0_reg[31]_0
    SLICE_X7Y202         LUT6 (Prop_lut6_I1_O)        0.105    15.200 r  cpu/u_regfile/cr2[31]_i_2/O
                         net (fo=33, routed)          0.815    16.015    confreg/rf_reg_r1_0_31_30_31_i_11_0
    SLICE_X11Y208        LUT4 (Prop_lut4_I1_O)        0.105    16.120 r  confreg/rf_reg_r1_0_31_24_29_i_73/O
                         net (fo=1, routed)           0.493    16.613    confreg/rf_reg_r1_0_31_24_29_i_73_n_0
    SLICE_X15Y203        LUT5 (Prop_lut5_I4_O)        0.105    16.718 r  confreg/rf_reg_r1_0_31_24_29_i_42/O
                         net (fo=1, routed)           0.518    17.236    cpu/u_regfile/rf_reg_r1_0_31_24_29_i_5
    SLICE_X15Y201        LUT6 (Prop_lut6_I2_O)        0.105    17.341 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_16/O
                         net (fo=1, routed)           0.468    17.809    cpu/top/conf_rdata[16]
    SLICE_X15Y199        LUT5 (Prop_lut5_I3_O)        0.105    17.914 r  cpu/top/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.502    18.416    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIC1
    SLICE_X12Y195        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.377    18.945    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X12Y195        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.335    19.280    
                         clock uncertainty           -0.102    19.178    
    SLICE_X12Y195        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207    18.971    cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.971    
                         arrival time                         -18.416    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 cpu/pc_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.000ns  (logic 3.716ns (19.557%)  route 15.285ns (80.443%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT6=9 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 18.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.486    -0.611    cpu/cpu_clk
    SLICE_X22Y131        FDRE                                         r  cpu/pc_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y131        FDRE (Prop_fdre_C_Q)         0.433    -0.178 r  cpu/pc_reg[3]_replica_1/Q
                         net (fo=540, routed)         1.612     1.434    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/A1
    SLICE_X20Y120        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.165     1.599 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/RAMS64E_A/O
                         net (fo=1, routed)           0.000     1.599    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/OA
    SLICE_X20Y120        MUXF7 (Prop_muxf7_I1_O)      0.178     1.777 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/F7.A/O
                         net (fo=1, routed)           0.000     1.777    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/O1
    SLICE_X20Y120        MUXF8 (Prop_muxf8_I1_O)      0.074     1.851 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24/F8/O
                         net (fo=1, routed)           1.741     3.592    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_24_24_n_0
    SLICE_X23Y148        LUT6 (Prop_lut6_I5_O)        0.259     3.851 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     3.851    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_15_n_0
    SLICE_X23Y148        MUXF7 (Prop_muxf7_I0_O)      0.178     4.029 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.029    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_6_n_0
    SLICE_X23Y148        MUXF8 (Prop_muxf8_I1_O)      0.079     4.108 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, routed)           1.145     5.252    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1_n_0
    SLICE_X23Y166        LUT6 (Prop_lut6_I0_O)        0.264     5.516 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=13, routed)          0.634     6.151    cpu/u_regfile/spo[24]
    SLICE_X19Y170        LUT4 (Prop_lut4_I1_O)        0.105     6.256 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.959     7.215    cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X19Y184        LUT6 (Prop_lut6_I1_O)        0.105     7.320 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=39, routed)          1.495     8.815    cpu/u_regfile/rf_reg_r2_0_31_18_23/ADDRB1
    SLICE_X16Y196        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.116     8.931 r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=4, routed)           1.005     9.936    cpu/u_regfile/rdata20_0[20]
    SLICE_X17Y196        LUT6 (Prop_lut6_I2_O)        0.283    10.219 r  cpu/u_regfile/alu_result10_carry__4_i_4/O
                         net (fo=8, routed)           0.631    10.850    cpu/u_regfile/alu_result10_carry__2_i_9_7
    SLICE_X19Y191        LUT4 (Prop_lut4_I0_O)        0.105    10.955 r  cpu/u_regfile/alu_result3_carry__1_i_2/O
                         net (fo=2, routed)           0.372    11.327    cpu/top/alu_result4_carry__2_0[2]
    SLICE_X17Y190        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329    11.656 r  cpu/top/alu_result4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.656    cpu/top/alu_result4_carry__1_n_0
    SLICE_X17Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.754 f  cpu/top/alu_result4_carry__2/CO[3]
                         net (fo=2, routed)           1.012    12.766    cpu/u_regfile/cr0[31]_i_13_0[0]
    SLICE_X5Y192         LUT2 (Prop_lut2_I0_O)        0.105    12.871 f  cpu/u_regfile/cr0[31]_i_20/O
                         net (fo=1, routed)           0.520    13.390    cpu/u_regfile/cr0[31]_i_20_n_0
    SLICE_X5Y194         LUT6 (Prop_lut6_I5_O)        0.105    13.495 f  cpu/u_regfile/cr0[31]_i_13/O
                         net (fo=1, routed)           0.237    13.732    cpu/u_regfile/cr0[31]_i_13_n_0
    SLICE_X5Y196         LUT6 (Prop_lut6_I4_O)        0.105    13.837 f  cpu/u_regfile/cr0[31]_i_8/O
                         net (fo=1, routed)           0.413    14.250    cpu/top/led_data[31]_i_5_0
    SLICE_X4Y198         LUT6 (Prop_lut6_I1_O)        0.105    14.355 r  cpu/top/cr0[31]_i_4/O
                         net (fo=9, routed)           0.261    14.616    cpu/u_regfile/cr0_reg[31]_0
    SLICE_X5Y199         LUT3 (Prop_lut3_I2_O)        0.105    14.721 r  cpu/u_regfile/led_data[31]_i_5/O
                         net (fo=5, routed)           0.569    15.289    cpu/u_regfile/led_data[31]_i_5_n_0
    SLICE_X4Y199         LUT4 (Prop_lut4_I2_O)        0.105    15.394 r  cpu/u_regfile/led_data[31]_i_4/O
                         net (fo=33, routed)          0.832    16.226    cpu/u_regfile/led_data[31]_i_6_0
    SLICE_X5Y204         LUT6 (Prop_lut6_I0_O)        0.105    16.331 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.658    16.989    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X11Y204        LUT3 (Prop_lut3_I1_O)        0.105    17.094 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.577    17.671    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X11Y198        LUT6 (Prop_lut6_I1_O)        0.105    17.776 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.613    18.389    cpu/u_regfile/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X12Y193        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.377    18.945    cpu/u_regfile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X12Y193        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.335    19.280    
                         clock uncertainty           -0.102    19.178    
    SLICE_X12Y193        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207    18.971    cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.971    
                         arrival time                         -18.389    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.085ns  (logic 3.098ns (16.232%)  route 15.987ns (83.768%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 18.944 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.400    -0.697    cpu/cpu_clk
    SLICE_X44Y120        FDRE                                         r  cpu/pc_reg[2]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDRE (Prop_fdre_C_Q)         0.433    -0.264 r  cpu/pc_reg[2]_replica_4/Q
                         net (fo=764, routed)         1.736     1.472    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/A0
    SLICE_X52Y141        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105     1.577 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     1.577    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/OD
    SLICE_X52Y141        MUXF7 (Prop_muxf7_I0_O)      0.201     1.778 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/F7.B/O
                         net (fo=1, routed)           0.000     1.778    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/O0
    SLICE_X52Y141        MUXF8 (Prop_muxf8_I0_O)      0.082     1.860 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/F8/O
                         net (fo=1, routed)           1.035     2.895    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27_n_0
    SLICE_X41Y136        LUT6 (Prop_lut6_I3_O)        0.259     3.154 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     3.154    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_13_n_0
    SLICE_X41Y136        MUXF7 (Prop_muxf7_I0_O)      0.199     3.353 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.353    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_5_n_0
    SLICE_X41Y136        MUXF8 (Prop_muxf8_I0_O)      0.085     3.438 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_1/O
                         net (fo=1, routed)           1.405     4.843    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_1_n_0
    SLICE_X19Y161        LUT6 (Prop_lut6_I0_O)        0.264     5.107 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.228     6.335    cpu/u_regfile/spo[27]
    SLICE_X21Y182        LUT6 (Prop_lut6_I1_O)        0.105     6.440 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           0.660     7.100    cpu/u_regfile/op_31_26_d[23]
    SLICE_X19Y182        LUT6 (Prop_lut6_I4_O)        0.105     7.205 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=39, routed)          1.246     8.452    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB0
    SLICE_X18Y192        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105     8.557 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=5, routed)           0.563     9.119    cpu/u_regfile/rdata20[3]
    SLICE_X19Y187        LUT6 (Prop_lut6_I2_O)        0.105     9.224 r  cpu/u_regfile/alu_result10_carry_i_1/O
                         net (fo=116, routed)         1.315    10.539    cpu/u_regfile/alu_result10_carry_i_11_2
    SLICE_X5Y188         LUT5 (Prop_lut5_I1_O)        0.105    10.644 f  cpu/u_regfile/data_ram_i_143/O
                         net (fo=4, routed)           0.535    11.179    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X5Y187         LUT6 (Prop_lut6_I0_O)        0.105    11.284 f  cpu/u_regfile/data_ram_i_86/O
                         net (fo=2, routed)           0.779    12.064    cpu/u_regfile/data_ram_i_86_n_0
    SLICE_X11Y187        LUT6 (Prop_lut6_I2_O)        0.105    12.169 r  cpu/u_regfile/data_ram_i_30/O
                         net (fo=1, routed)           0.739    12.908    cpu/u_regfile/data_ram_i_30_n_0
    SLICE_X11Y196        LUT6 (Prop_lut6_I4_O)        0.105    13.013 f  cpu/u_regfile/data_ram_i_4/O
                         net (fo=772, routed)         1.021    14.034    cpu/u_regfile/data_ram_i_16_0[6]
    SLICE_X7Y200         LUT4 (Prop_lut4_I3_O)        0.105    14.139 r  cpu/u_regfile/cr0[31]_i_5/O
                         net (fo=8, routed)           0.697    14.836    cpu/top/rf_reg_r1_0_31_0_5_i_45
    SLICE_X9Y199         LUT6 (Prop_lut6_I3_O)        0.105    14.941 r  cpu/top/cr1[31]_i_4/O
                         net (fo=5, routed)           0.382    15.323    cpu/u_regfile/cr4_reg[31]
    SLICE_X9Y201         LUT2 (Prop_lut2_I1_O)        0.105    15.428 r  cpu/u_regfile/cr4[31]_i_2/O
                         net (fo=33, routed)          0.883    16.311    cpu/u_regfile/cr1[31]_i_4
    SLICE_X5Y199         LUT6 (Prop_lut6_I2_O)        0.105    16.416 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_42/O
                         net (fo=1, routed)           0.546    16.962    cpu/u_regfile/rf_reg_r1_0_31_18_23_i_42_n_0
    SLICE_X5Y199         LUT6 (Prop_lut6_I5_O)        0.105    17.067 r  cpu/u_regfile/rf_reg_r1_0_31_18_23_i_15/O
                         net (fo=1, routed)           0.585    17.652    cpu/top/conf_rdata[10]
    SLICE_X7Y196         LUT5 (Prop_lut5_I1_O)        0.105    17.757 r  cpu/top/rf_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.631    18.388    cpu/u_regfile/rf_reg_r2_0_31_18_23/DIC1
    SLICE_X16Y196        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.376    18.944    cpu/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X16Y196        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.335    19.279    
                         clock uncertainty           -0.102    19.177    
    SLICE_X16Y196        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207    18.970    cpu/u_regfile/rf_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.970    
                         arrival time                         -18.388    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.158ns  (logic 3.098ns (16.171%)  route 16.060ns (83.829%))
  Logic Levels:           21  (LUT2=1 LUT4=2 LUT5=1 LUT6=11 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 18.944 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.400    -0.697    cpu/cpu_clk
    SLICE_X44Y120        FDRE                                         r  cpu/pc_reg[2]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDRE (Prop_fdre_C_Q)         0.433    -0.264 r  cpu/pc_reg[2]_replica_4/Q
                         net (fo=764, routed)         1.736     1.472    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/A0
    SLICE_X52Y141        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105     1.577 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     1.577    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/OD
    SLICE_X52Y141        MUXF7 (Prop_muxf7_I0_O)      0.201     1.778 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/F7.B/O
                         net (fo=1, routed)           0.000     1.778    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/O0
    SLICE_X52Y141        MUXF8 (Prop_muxf8_I0_O)      0.082     1.860 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27/F8/O
                         net (fo=1, routed)           1.035     2.895    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_27_27_n_0
    SLICE_X41Y136        LUT6 (Prop_lut6_I3_O)        0.259     3.154 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     3.154    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_13_n_0
    SLICE_X41Y136        MUXF7 (Prop_muxf7_I0_O)      0.199     3.353 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.353    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_5_n_0
    SLICE_X41Y136        MUXF8 (Prop_muxf8_I0_O)      0.085     3.438 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_1/O
                         net (fo=1, routed)           1.405     4.843    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_1_n_0
    SLICE_X19Y161        LUT6 (Prop_lut6_I0_O)        0.264     5.107 r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=12, routed)          1.228     6.335    cpu/u_regfile/spo[27]
    SLICE_X21Y182        LUT6 (Prop_lut6_I1_O)        0.105     6.440 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_9/O
                         net (fo=5, routed)           0.660     7.100    cpu/u_regfile/op_31_26_d[23]
    SLICE_X19Y182        LUT6 (Prop_lut6_I4_O)        0.105     7.205 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=39, routed)          1.246     8.452    cpu/u_regfile/rf_reg_r2_0_31_0_5/ADDRB0
    SLICE_X18Y192        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.105     8.557 r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=5, routed)           0.563     9.119    cpu/u_regfile/rdata20[3]
    SLICE_X19Y187        LUT6 (Prop_lut6_I2_O)        0.105     9.224 r  cpu/u_regfile/alu_result10_carry_i_1/O
                         net (fo=116, routed)         1.315    10.539    cpu/u_regfile/alu_result10_carry_i_11_2
    SLICE_X5Y188         LUT5 (Prop_lut5_I1_O)        0.105    10.644 f  cpu/u_regfile/data_ram_i_143/O
                         net (fo=4, routed)           0.535    11.179    cpu/u_regfile/data_ram_i_143_n_0
    SLICE_X5Y187         LUT6 (Prop_lut6_I0_O)        0.105    11.284 f  cpu/u_regfile/data_ram_i_86/O
                         net (fo=2, routed)           0.779    12.064    cpu/u_regfile/data_ram_i_86_n_0
    SLICE_X11Y187        LUT6 (Prop_lut6_I2_O)        0.105    12.169 r  cpu/u_regfile/data_ram_i_30/O
                         net (fo=1, routed)           0.739    12.908    cpu/u_regfile/data_ram_i_30_n_0
    SLICE_X11Y196        LUT6 (Prop_lut6_I4_O)        0.105    13.013 f  cpu/u_regfile/data_ram_i_4/O
                         net (fo=772, routed)         1.021    14.034    cpu/u_regfile/data_ram_i_16_0[6]
    SLICE_X7Y200         LUT4 (Prop_lut4_I3_O)        0.105    14.139 r  cpu/u_regfile/cr0[31]_i_5/O
                         net (fo=8, routed)           0.697    14.836    cpu/top/rf_reg_r1_0_31_0_5_i_45
    SLICE_X9Y199         LUT6 (Prop_lut6_I3_O)        0.105    14.941 r  cpu/top/cr1[31]_i_4/O
                         net (fo=5, routed)           0.464    15.405    cpu/u_regfile/cr4_reg[31]
    SLICE_X9Y202         LUT4 (Prop_lut4_I3_O)        0.105    15.510 r  cpu/u_regfile/cr7[31]_i_2/O
                         net (fo=33, routed)          0.798    16.308    cpu/u_regfile/cr1[31]_i_4_2
    SLICE_X3Y202         LUT6 (Prop_lut6_I0_O)        0.105    16.413 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_60/O
                         net (fo=1, routed)           0.577    16.990    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_60_n_0
    SLICE_X2Y198         LUT2 (Prop_lut2_I1_O)        0.105    17.095 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.629    17.724    cpu/u_regfile/rf_reg_r1_0_31_0_5_i_24_n_0
    SLICE_X6Y193         LUT6 (Prop_lut6_I2_O)        0.105    17.829 r  cpu/u_regfile/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.632    18.461    cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X18Y192        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.376    18.944    cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X18Y192        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.335    19.279    
                         clock uncertainty           -0.102    19.177    
    SLICE_X18Y192        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.134    19.043    cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                         -18.461    
  -------------------------------------------------------------------
                         slack                                  0.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.277%)  route 0.310ns (68.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.625    -0.645    cpu/cpu_clk
    SLICE_X21Y101        FDRE                                         r  cpu/pc_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  cpu/pc_reg[2]_replica_3/Q
                         net (fo=520, routed)         0.310    -0.194    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/A0
    SLICE_X22Y100        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.897    -0.880    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/WCLK
    SLICE_X22Y100        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_A/CLK
                         clock pessimism              0.273    -0.607    
    SLICE_X22Y100        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.297    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.277%)  route 0.310ns (68.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.625    -0.645    cpu/cpu_clk
    SLICE_X21Y101        FDRE                                         r  cpu/pc_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  cpu/pc_reg[2]_replica_3/Q
                         net (fo=520, routed)         0.310    -0.194    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/A0
    SLICE_X22Y100        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.897    -0.880    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/WCLK
    SLICE_X22Y100        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_B/CLK
                         clock pessimism              0.273    -0.607    
    SLICE_X22Y100        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.297    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.277%)  route 0.310ns (68.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.625    -0.645    cpu/cpu_clk
    SLICE_X21Y101        FDRE                                         r  cpu/pc_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  cpu/pc_reg[2]_replica_3/Q
                         net (fo=520, routed)         0.310    -0.194    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/A0
    SLICE_X22Y100        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.897    -0.880    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/WCLK
    SLICE_X22Y100        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_C/CLK
                         clock pessimism              0.273    -0.607    
    SLICE_X22Y100        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.297    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.277%)  route 0.310ns (68.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.625    -0.645    cpu/cpu_clk
    SLICE_X21Y101        FDRE                                         r  cpu/pc_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  cpu/pc_reg[2]_replica_3/Q
                         net (fo=520, routed)         0.310    -0.194    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/A0
    SLICE_X22Y100        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.897    -0.880    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/WCLK
    SLICE_X22Y100        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_D/CLK
                         clock pessimism              0.273    -0.607    
    SLICE_X22Y100        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.297    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_15_15/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.507%)  route 0.293ns (67.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.581    -0.689    cpu/cpu_clk
    SLICE_X61Y156        FDRE                                         r  cpu/pc_reg[2]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.548 r  cpu/pc_reg[2]_replica_8/Q
                         net (fo=664, routed)         0.293    -0.255    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/A0
    SLICE_X60Y155        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.851    -0.925    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/WCLK
    SLICE_X60Y155        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.673    
    SLICE_X60Y155        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.363    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.507%)  route 0.293ns (67.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.581    -0.689    cpu/cpu_clk
    SLICE_X61Y156        FDRE                                         r  cpu/pc_reg[2]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.548 r  cpu/pc_reg[2]_replica_8/Q
                         net (fo=664, routed)         0.293    -0.255    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/A0
    SLICE_X60Y155        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.851    -0.925    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/WCLK
    SLICE_X60Y155        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.673    
    SLICE_X60Y155        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.363    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.507%)  route 0.293ns (67.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.581    -0.689    cpu/cpu_clk
    SLICE_X61Y156        FDRE                                         r  cpu/pc_reg[2]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.548 r  cpu/pc_reg[2]_replica_8/Q
                         net (fo=664, routed)         0.293    -0.255    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/A0
    SLICE_X60Y155        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.851    -0.925    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/WCLK
    SLICE_X60Y155        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.673    
    SLICE_X60Y155        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.363    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]_replica_8/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.507%)  route 0.293ns (67.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.581    -0.689    cpu/cpu_clk
    SLICE_X61Y156        FDRE                                         r  cpu/pc_reg[2]_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.548 r  cpu/pc_reg[2]_replica_8/Q
                         net (fo=664, routed)         0.293    -0.255    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/A0
    SLICE_X60Y155        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.851    -0.925    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/WCLK
    SLICE_X60Y155        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.673    
    SLICE_X60Y155        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.363    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 cpu/pc_reg[5]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_15_15/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.029%)  route 0.422ns (74.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.691    -0.578    cpu/cpu_clk
    SLICE_X23Y99         FDRE                                         r  cpu/pc_reg[5]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  cpu/pc_reg[5]_replica_4/Q
                         net (fo=520, routed)         0.422    -0.015    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_15_15/A3
    SLICE_X22Y101        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_15_15/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.897    -0.880    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_15_15/WCLK
    SLICE_X22Y101        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_15_15/RAMS64E_A/CLK
                         clock pessimism              0.502    -0.378    
    SLICE_X22Y101        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.138    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 cpu/pc_reg[5]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_15_15/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.029%)  route 0.422ns (74.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.691    -0.578    cpu/cpu_clk
    SLICE_X23Y99         FDRE                                         r  cpu/pc_reg[5]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  cpu/pc_reg[5]_replica_4/Q
                         net (fo=520, routed)         0.422    -0.015    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_15_15/A3
    SLICE_X22Y101        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_15_15/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.897    -0.880    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_15_15/WCLK
    SLICE_X22Y101        RAMS64E                                      r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_15_15/RAMS64E_B/CLK
                         clock pessimism              0.502    -0.378    
    SLICE_X22Y101        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.138    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_15_15/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0    pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X0Y203     confreg/btn_step1_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y196     cpu_resetn_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y205     confreg/conf_wdata_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y203     confreg/conf_wdata_r_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y204     confreg/conf_wdata_r_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y202     confreg/conf_wdata_r_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y205     confreg/conf_wdata_r_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y202     confreg/conf_wdata_r_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y160    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y160    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X48Y121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_9_9/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y136    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y136    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y136    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y136    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X18Y203    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_29_29/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X18Y203    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_29_29/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X16Y138    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/RAMS64E_B/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X18Y196    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X18Y196    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X18Y196    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X18Y196    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X18Y193    cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X18Y193    cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X18Y193    cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X18Y193    cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X44Y156    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_13_13/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X44Y156    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_13_13/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 1.385ns (39.061%)  route 2.161ns (60.939%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 9.179 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.553    -0.543    confreg/timer_clk
    SLICE_X7Y198         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.379    -0.164 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.161     1.996    confreg/write_timer_begin_r2
    SLICE_X1Y208         LUT4 (Prop_lut4_I2_O)        0.105     2.101 r  confreg/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     2.101    confreg/timer[16]_i_5_n_0
    SLICE_X1Y208         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.541 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.541    confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.639 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.639    confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y210         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.737 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.737    confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y211         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.002 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.002    confreg/timer_reg[28]_i_1_n_6
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.611     9.179    confreg/timer_clk
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism              0.342     9.521    
                         clock uncertainty           -0.088     9.433    
    SLICE_X1Y211         FDRE (Setup_fdre_C_D)        0.059     9.492    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          9.492    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.380ns (38.975%)  route 2.161ns (61.025%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 9.179 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.553    -0.543    confreg/timer_clk
    SLICE_X7Y198         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.379    -0.164 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.161     1.996    confreg/write_timer_begin_r2
    SLICE_X1Y208         LUT4 (Prop_lut4_I2_O)        0.105     2.101 r  confreg/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     2.101    confreg/timer[16]_i_5_n_0
    SLICE_X1Y208         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.541 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.541    confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.639 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.639    confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y210         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.737 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.737    confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y211         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.997 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.997    confreg/timer_reg[28]_i_1_n_4
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.611     9.179    confreg/timer_clk
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism              0.342     9.521    
                         clock uncertainty           -0.088     9.433    
    SLICE_X1Y211         FDRE (Setup_fdre_C_D)        0.059     9.492    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          9.492    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.320ns (37.923%)  route 2.161ns (62.077%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 9.179 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.553    -0.543    confreg/timer_clk
    SLICE_X7Y198         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.379    -0.164 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.161     1.996    confreg/write_timer_begin_r2
    SLICE_X1Y208         LUT4 (Prop_lut4_I2_O)        0.105     2.101 r  confreg/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     2.101    confreg/timer[16]_i_5_n_0
    SLICE_X1Y208         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.541 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.541    confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.639 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.639    confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y210         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.737 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.737    confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y211         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.937 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.937    confreg/timer_reg[28]_i_1_n_5
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.611     9.179    confreg/timer_clk
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism              0.342     9.521    
                         clock uncertainty           -0.088     9.433    
    SLICE_X1Y211         FDRE (Setup_fdre_C_D)        0.059     9.492    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          9.492    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.301ns (37.582%)  route 2.161ns (62.418%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 9.179 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.553    -0.543    confreg/timer_clk
    SLICE_X7Y198         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.379    -0.164 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.161     1.996    confreg/write_timer_begin_r2
    SLICE_X1Y208         LUT4 (Prop_lut4_I2_O)        0.105     2.101 r  confreg/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     2.101    confreg/timer[16]_i_5_n_0
    SLICE_X1Y208         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.541 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.541    confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.639 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.639    confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y210         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.737 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.737    confreg/timer_reg[24]_i_1_n_0
    SLICE_X1Y211         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.918 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.918    confreg/timer_reg[28]_i_1_n_7
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.611     9.179    confreg/timer_clk
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism              0.342     9.521    
                         clock uncertainty           -0.088     9.433    
    SLICE_X1Y211         FDRE (Setup_fdre_C_D)        0.059     9.492    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          9.492    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 1.287ns (37.329%)  route 2.161ns (62.671%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 9.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.553    -0.543    confreg/timer_clk
    SLICE_X7Y198         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.379    -0.164 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.161     1.996    confreg/write_timer_begin_r2
    SLICE_X1Y208         LUT4 (Prop_lut4_I2_O)        0.105     2.101 r  confreg/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     2.101    confreg/timer[16]_i_5_n_0
    SLICE_X1Y208         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.541 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.541    confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.639 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.639    confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y210         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.904 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.904    confreg/timer_reg[24]_i_1_n_6
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.612     9.180    confreg/timer_clk
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism              0.342     9.522    
                         clock uncertainty           -0.088     9.434    
    SLICE_X1Y210         FDRE (Setup_fdre_C_D)        0.059     9.493    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          9.493    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 1.282ns (37.238%)  route 2.161ns (62.762%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 9.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.553    -0.543    confreg/timer_clk
    SLICE_X7Y198         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.379    -0.164 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.161     1.996    confreg/write_timer_begin_r2
    SLICE_X1Y208         LUT4 (Prop_lut4_I2_O)        0.105     2.101 r  confreg/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     2.101    confreg/timer[16]_i_5_n_0
    SLICE_X1Y208         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.541 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.541    confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.639 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.639    confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y210         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.899 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.899    confreg/timer_reg[24]_i_1_n_4
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.612     9.180    confreg/timer_clk
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism              0.342     9.522    
                         clock uncertainty           -0.088     9.434    
    SLICE_X1Y210         FDRE (Setup_fdre_C_D)        0.059     9.493    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          9.493    
                         arrival time                          -2.899    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 1.222ns (36.125%)  route 2.161ns (63.875%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 9.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.553    -0.543    confreg/timer_clk
    SLICE_X7Y198         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.379    -0.164 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.161     1.996    confreg/write_timer_begin_r2
    SLICE_X1Y208         LUT4 (Prop_lut4_I2_O)        0.105     2.101 r  confreg/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     2.101    confreg/timer[16]_i_5_n_0
    SLICE_X1Y208         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.541 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.541    confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.639 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.639    confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y210         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.839 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.839    confreg/timer_reg[24]_i_1_n_5
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.612     9.180    confreg/timer_clk
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism              0.342     9.522    
                         clock uncertainty           -0.088     9.434    
    SLICE_X1Y210         FDRE (Setup_fdre_C_D)        0.059     9.493    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          9.493    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.203ns (35.764%)  route 2.161ns (64.236%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 9.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.553    -0.543    confreg/timer_clk
    SLICE_X7Y198         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.379    -0.164 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.161     1.996    confreg/write_timer_begin_r2
    SLICE_X1Y208         LUT4 (Prop_lut4_I2_O)        0.105     2.101 r  confreg/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     2.101    confreg/timer[16]_i_5_n_0
    SLICE_X1Y208         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.541 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.541    confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.639 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.639    confreg/timer_reg[20]_i_1_n_0
    SLICE_X1Y210         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.820 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.820    confreg/timer_reg[24]_i_1_n_7
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.612     9.180    confreg/timer_clk
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism              0.342     9.522    
                         clock uncertainty           -0.088     9.434    
    SLICE_X1Y210         FDRE (Setup_fdre_C_D)        0.059     9.493    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          9.493    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.189ns (35.495%)  route 2.161ns (64.505%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( 9.181 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.553    -0.543    confreg/timer_clk
    SLICE_X7Y198         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.379    -0.164 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.161     1.996    confreg/write_timer_begin_r2
    SLICE_X1Y208         LUT4 (Prop_lut4_I2_O)        0.105     2.101 r  confreg/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     2.101    confreg/timer[16]_i_5_n_0
    SLICE_X1Y208         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.541 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.541    confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y209         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.806 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.806    confreg/timer_reg[20]_i_1_n_6
    SLICE_X1Y209         FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613     9.181    confreg/timer_clk
    SLICE_X1Y209         FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism              0.342     9.523    
                         clock uncertainty           -0.088     9.435    
    SLICE_X1Y209         FDRE (Setup_fdre_C_D)        0.059     9.494    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          9.494    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 1.184ns (35.399%)  route 2.161ns (64.601%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( 9.181 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.553    -0.543    confreg/timer_clk
    SLICE_X7Y198         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.379    -0.164 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          2.161     1.996    confreg/write_timer_begin_r2
    SLICE_X1Y208         LUT4 (Prop_lut4_I2_O)        0.105     2.101 r  confreg/timer[16]_i_5/O
                         net (fo=1, routed)           0.000     2.101    confreg/timer[16]_i_5_n_0
    SLICE_X1Y208         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.541 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.541    confreg/timer_reg[16]_i_1_n_0
    SLICE_X1Y209         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.801 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.801    confreg/timer_reg[20]_i_1_n_4
    SLICE_X1Y209         FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613     9.181    confreg/timer_clk
    SLICE_X1Y209         FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism              0.342     9.523    
                         clock uncertainty           -0.088     9.435    
    SLICE_X1Y209         FDRE (Setup_fdre_C_D)        0.059     9.494    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          9.494    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                  6.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.742    -0.527    confreg/timer_clk
    SLICE_X3Y205         FDRE                                         r  confreg/conf_wdata_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y205         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  confreg/conf_wdata_r1_reg[13]/Q
                         net (fo=1, routed)           0.055    -0.331    confreg/conf_wdata_r1[13]
    SLICE_X3Y205         FDRE                                         r  confreg/conf_wdata_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.020    -0.757    confreg/timer_clk
    SLICE_X3Y205         FDRE                                         r  confreg/conf_wdata_r2_reg[13]/C
                         clock pessimism              0.229    -0.527    
    SLICE_X3Y205         FDRE (Hold_fdre_C_D)         0.071    -0.456    confreg/conf_wdata_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.741    -0.528    confreg/timer_clk
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  confreg/conf_wdata_r1_reg[21]/Q
                         net (fo=1, routed)           0.055    -0.309    confreg/conf_wdata_r1[21]
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.019    -0.758    confreg/timer_clk
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r2_reg[21]/C
                         clock pessimism              0.229    -0.528    
    SLICE_X2Y208         FDRE (Hold_fdre_C_D)         0.064    -0.464    confreg/conf_wdata_r2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.741    -0.528    confreg/timer_clk
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  confreg/conf_wdata_r1_reg[23]/Q
                         net (fo=1, routed)           0.055    -0.309    confreg/conf_wdata_r1[23]
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.019    -0.758    confreg/timer_clk
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r2_reg[23]/C
                         clock pessimism              0.229    -0.528    
    SLICE_X2Y208         FDRE (Hold_fdre_C_D)         0.064    -0.464    confreg/conf_wdata_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.741    -0.528    confreg/timer_clk
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  confreg/conf_wdata_r1_reg[17]/Q
                         net (fo=1, routed)           0.055    -0.309    confreg/conf_wdata_r1[17]
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.019    -0.758    confreg/timer_clk
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r2_reg[17]/C
                         clock pessimism              0.229    -0.528    
    SLICE_X2Y208         FDRE (Hold_fdre_C_D)         0.060    -0.468    confreg/conf_wdata_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.741    -0.528    confreg/timer_clk
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y208         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  confreg/conf_wdata_r1_reg[19]/Q
                         net (fo=1, routed)           0.055    -0.309    confreg/conf_wdata_r1[19]
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.019    -0.758    confreg/timer_clk
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r2_reg[19]/C
                         clock pessimism              0.229    -0.528    
    SLICE_X2Y208         FDRE (Hold_fdre_C_D)         0.053    -0.475    confreg/conf_wdata_r2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.743    -0.526    confreg/timer_clk
    SLICE_X3Y202         FDRE                                         r  confreg/conf_wdata_r1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y202         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  confreg/conf_wdata_r1_reg[16]/Q
                         net (fo=1, routed)           0.108    -0.277    confreg/conf_wdata_r1[16]
    SLICE_X3Y202         FDRE                                         r  confreg/conf_wdata_r2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.021    -0.756    confreg/timer_clk
    SLICE_X3Y202         FDRE                                         r  confreg/conf_wdata_r2_reg[16]/C
                         clock pessimism              0.229    -0.526    
    SLICE_X3Y202         FDRE (Hold_fdre_C_D)         0.072    -0.454    confreg/conf_wdata_r2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.713    -0.556    confreg/timer_clk
    SLICE_X9Y203         FDRE                                         r  confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y203         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.108    -0.307    confreg/conf_wdata_r1[22]
    SLICE_X9Y203         FDRE                                         r  confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.989    -0.788    confreg/timer_clk
    SLICE_X9Y203         FDRE                                         r  confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism              0.231    -0.556    
    SLICE_X9Y203         FDRE (Hold_fdre_C_D)         0.072    -0.484    confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.713    -0.556    confreg/timer_clk
    SLICE_X9Y204         FDRE                                         r  confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y204         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.108    -0.307    confreg/conf_wdata_r1[31]
    SLICE_X9Y204         FDRE                                         r  confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.989    -0.788    confreg/timer_clk
    SLICE_X9Y204         FDRE                                         r  confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism              0.231    -0.556    
    SLICE_X9Y204         FDRE (Hold_fdre_C_D)         0.072    -0.484    confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.740    -0.529    confreg/timer_clk
    SLICE_X5Y203         FDRE                                         r  confreg/conf_wdata_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y203         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/conf_wdata_r1_reg[5]/Q
                         net (fo=1, routed)           0.108    -0.280    confreg/conf_wdata_r1[5]
    SLICE_X5Y203         FDRE                                         r  confreg/conf_wdata_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.018    -0.759    confreg/timer_clk
    SLICE_X5Y203         FDRE                                         r  confreg/conf_wdata_r2_reg[5]/C
                         clock pessimism              0.229    -0.529    
    SLICE_X5Y203         FDRE (Hold_fdre_C_D)         0.072    -0.457    confreg/conf_wdata_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.743    -0.526    confreg/timer_clk
    SLICE_X1Y201         FDRE                                         r  confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y201         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.277    confreg/conf_wdata_r1[7]
    SLICE_X1Y201         FDRE                                         r  confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.021    -0.756    confreg/timer_clk
    SLICE_X1Y201         FDRE                                         r  confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism              0.229    -0.526    
    SLICE_X1Y201         FDRE (Hold_fdre_C_D)         0.072    -0.454    confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y205     confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y203     confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y204     confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y202     confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y205     confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y202     confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y204     confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y202     confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y198     confreg/write_timer_begin_r1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y198     confreg/write_timer_begin_r2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y203     confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y204     confreg/conf_wdata_r1_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y203     confreg/conf_wdata_r1_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y206     confreg/conf_wdata_r1_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y206     confreg/conf_wdata_r1_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y206     confreg/conf_wdata_r1_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y206    confreg/conf_wdata_r1_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y207     confreg/conf_wdata_r1_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y208     confreg/conf_wdata_r1_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y208     confreg/conf_wdata_r2_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y210     confreg/timer_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y210     confreg/timer_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y210     confreg/timer_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y210     confreg/timer_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y211     confreg/timer_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y211     confreg/timer_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y211     confreg/timer_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y211     confreg/timer_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.242ns  (logic 0.379ns (16.904%)  route 1.863ns (83.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 19.015 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 9.457 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194    12.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325     6.264 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     7.822    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.903 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.553     9.457    confreg/timer_clk
    SLICE_X7Y198         FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.379     9.836 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.863    11.699    confreg/write_timer_begin_r2
    SLICE_X2Y199         FDRE                                         r  confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.447    19.015    confreg/cpu_clk
    SLICE_X2Y199         FDRE                                         r  confreg/write_timer_end_r1_reg/C
                         clock pessimism              0.260    19.275    
                         clock uncertainty           -0.222    19.053    
    SLICE_X2Y199         FDRE (Setup_fdre_C_D)       -0.012    19.041    confreg/write_timer_end_r1_reg
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 confreg/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        2.010ns  (logic 0.379ns (18.858%)  route 1.631ns (81.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 19.179 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194    12.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325     6.264 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     7.822    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.903 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.730     9.633    confreg/timer_clk
    SLICE_X1Y205         FDRE                                         r  confreg/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y205         FDRE (Prop_fdre_C_Q)         0.379    10.012 r  confreg/timer_reg[7]/Q
                         net (fo=2, routed)           1.631    11.643    confreg/timer_reg[7]
    SLICE_X4Y202         FDRE                                         r  confreg/timer_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.611    19.179    confreg/cpu_clk
    SLICE_X4Y202         FDRE                                         r  confreg/timer_r1_reg[7]/C
                         clock pessimism              0.260    19.439    
                         clock uncertainty           -0.222    19.217    
    SLICE_X4Y202         FDRE (Setup_fdre_C_D)       -0.059    19.158    confreg/timer_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         19.158    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.998ns  (logic 0.379ns (18.969%)  route 1.619ns (81.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 19.182 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.368ns = ( 9.632 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194    12.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325     6.264 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     7.822    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.903 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.729     9.632    confreg/timer_clk
    SLICE_X1Y206         FDRE                                         r  confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDRE (Prop_fdre_C_Q)         0.379    10.011 r  confreg/timer_reg[10]/Q
                         net (fo=2, routed)           1.619    11.630    confreg/timer_reg[10]
    SLICE_X0Y204         FDRE                                         r  confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.614    19.182    confreg/cpu_clk
    SLICE_X0Y204         FDRE                                         r  confreg/timer_r1_reg[10]/C
                         clock pessimism              0.260    19.442    
                         clock uncertainty           -0.222    19.220    
    SLICE_X0Y204         FDRE (Setup_fdre_C_D)       -0.032    19.188    confreg/timer_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         19.188    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                  7.557    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.771ns  (logic 0.379ns (21.404%)  route 1.392ns (78.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 19.015 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194    12.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325     6.264 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     7.822    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.903 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.730     9.633    confreg/timer_clk
    SLICE_X1Y204         FDRE                                         r  confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDRE (Prop_fdre_C_Q)         0.379    10.012 r  confreg/timer_reg[2]/Q
                         net (fo=2, routed)           1.392    11.404    confreg/timer_reg[2]
    SLICE_X3Y199         FDRE                                         r  confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.447    19.015    confreg/cpu_clk
    SLICE_X3Y199         FDRE                                         r  confreg/timer_r1_reg[2]/C
                         clock pessimism              0.260    19.275    
                         clock uncertainty           -0.222    19.053    
    SLICE_X3Y199         FDRE (Setup_fdre_C_D)       -0.059    18.994    confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                         -11.404    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.646ns  (required time - arrival time)
  Source:                 confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.899ns  (logic 0.379ns (19.953%)  route 1.520ns (80.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 19.182 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.368ns = ( 9.632 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194    12.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325     6.264 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     7.822    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.903 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.729     9.632    confreg/timer_clk
    SLICE_X1Y206         FDRE                                         r  confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDRE (Prop_fdre_C_Q)         0.379    10.011 r  confreg/timer_reg[9]/Q
                         net (fo=2, routed)           1.520    11.532    confreg/timer_reg[9]
    SLICE_X0Y206         FDRE                                         r  confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.614    19.182    confreg/cpu_clk
    SLICE_X0Y206         FDRE                                         r  confreg/timer_r1_reg[9]/C
                         clock pessimism              0.260    19.442    
                         clock uncertainty           -0.222    19.220    
    SLICE_X0Y206         FDRE (Setup_fdre_C_D)       -0.042    19.178    confreg/timer_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         19.178    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  7.646    

Slack (MET) :             7.687ns  (required time - arrival time)
  Source:                 confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.838ns  (logic 0.379ns (20.617%)  route 1.459ns (79.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 19.179 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.368ns = ( 9.632 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194    12.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325     6.264 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     7.822    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.903 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.729     9.632    confreg/timer_clk
    SLICE_X1Y206         FDRE                                         r  confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDRE (Prop_fdre_C_Q)         0.379    10.011 r  confreg/timer_reg[8]/Q
                         net (fo=2, routed)           1.459    11.471    confreg/timer_reg[8]
    SLICE_X7Y202         FDRE                                         r  confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.611    19.179    confreg/cpu_clk
    SLICE_X7Y202         FDRE                                         r  confreg/timer_r1_reg[8]/C
                         clock pessimism              0.260    19.439    
                         clock uncertainty           -0.222    19.217    
    SLICE_X7Y202         FDRE (Setup_fdre_C_D)       -0.059    19.158    confreg/timer_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         19.158    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                  7.687    

Slack (MET) :             7.730ns  (required time - arrival time)
  Source:                 confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.797ns  (logic 0.379ns (21.086%)  route 1.418ns (78.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 19.182 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.367ns = ( 9.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194    12.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325     6.264 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     7.822    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.903 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.730     9.633    confreg/timer_clk
    SLICE_X1Y205         FDRE                                         r  confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y205         FDRE (Prop_fdre_C_Q)         0.379    10.012 r  confreg/timer_reg[5]/Q
                         net (fo=2, routed)           1.418    11.431    confreg/timer_reg[5]
    SLICE_X0Y202         FDRE                                         r  confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.614    19.182    confreg/cpu_clk
    SLICE_X0Y202         FDRE                                         r  confreg/timer_r1_reg[5]/C
                         clock pessimism              0.260    19.442    
                         clock uncertainty           -0.222    19.220    
    SLICE_X0Y202         FDRE (Setup_fdre_C_D)       -0.059    19.161    confreg/timer_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         19.161    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  7.730    

Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.783ns  (logic 0.379ns (21.252%)  route 1.404ns (78.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 19.182 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.368ns = ( 9.632 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194    12.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325     6.264 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     7.822    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.903 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.729     9.632    confreg/timer_clk
    SLICE_X1Y207         FDRE                                         r  confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y207         FDRE (Prop_fdre_C_Q)         0.379    10.011 r  confreg/timer_reg[13]/Q
                         net (fo=2, routed)           1.404    11.416    confreg/timer_reg[13]
    SLICE_X0Y200         FDRE                                         r  confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.614    19.182    confreg/cpu_clk
    SLICE_X0Y200         FDRE                                         r  confreg/timer_r1_reg[13]/C
                         clock pessimism              0.260    19.442    
                         clock uncertainty           -0.222    19.220    
    SLICE_X0Y200         FDRE (Setup_fdre_C_D)       -0.073    19.147    confreg/timer_r1_reg[13]
  -------------------------------------------------------------------
                         required time                         19.147    
                         arrival time                         -11.416    
  -------------------------------------------------------------------
                         slack                                  7.731    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 confreg/timer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.794ns  (logic 0.379ns (21.124%)  route 1.415ns (78.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 19.179 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194    12.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325     6.264 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     7.822    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.903 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.728     9.631    confreg/timer_clk
    SLICE_X1Y208         FDRE                                         r  confreg/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y208         FDRE (Prop_fdre_C_Q)         0.379    10.010 r  confreg/timer_reg[19]/Q
                         net (fo=2, routed)           1.415    11.425    confreg/timer_reg[19]
    SLICE_X7Y202         FDRE                                         r  confreg/timer_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.611    19.179    confreg/cpu_clk
    SLICE_X7Y202         FDRE                                         r  confreg/timer_r1_reg[19]/C
                         clock pessimism              0.260    19.439    
                         clock uncertainty           -0.222    19.217    
    SLICE_X7Y202         FDRE (Setup_fdre_C_D)       -0.047    19.170    confreg/timer_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         19.170    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 confreg/timer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@20.000ns - timer_clk_clk_pll rise@10.000ns)
  Data Path Delay:        1.781ns  (logic 0.379ns (21.274%)  route 1.402ns (78.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.818ns = ( 19.182 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.368ns = ( 9.632 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394    11.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194    12.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325     6.264 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     7.822    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.903 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.729     9.632    confreg/timer_clk
    SLICE_X1Y207         FDRE                                         r  confreg/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y207         FDRE (Prop_fdre_C_Q)         0.379    10.011 r  confreg/timer_reg[15]/Q
                         net (fo=2, routed)           1.402    11.414    confreg/timer_reg[15]
    SLICE_X0Y204         FDRE                                         r  confreg/timer_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    K21                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    22.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.451    16.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.491    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.568 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.614    19.182    confreg/cpu_clk
    SLICE_X0Y204         FDRE                                         r  confreg/timer_r1_reg[15]/C
                         clock pessimism              0.260    19.442    
                         clock uncertainty           -0.222    19.220    
    SLICE_X0Y204         FDRE (Setup_fdre_C_D)       -0.059    19.161    confreg/timer_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         19.161    
                         arrival time                         -11.414    
  -------------------------------------------------------------------
                         slack                                  7.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.718%)  route 0.612ns (81.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.741    -0.528    confreg/timer_clk
    SLICE_X1Y208         FDRE                                         r  confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y208         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  confreg/timer_reg[17]/Q
                         net (fo=2, routed)           0.612     0.225    confreg/timer_reg[17]
    SLICE_X3Y209         FDRE                                         r  confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.019    -0.758    confreg/cpu_clk
    SLICE_X3Y209         FDRE                                         r  confreg/timer_r1_reg[17]/C
                         clock pessimism              0.560    -0.198    
                         clock uncertainty            0.222     0.025    
    SLICE_X3Y209         FDRE (Hold_fdre_C_D)         0.046     0.071    confreg/timer_r1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.892%)  route 0.647ns (82.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.742    -0.527    confreg/timer_clk
    SLICE_X1Y204         FDRE                                         r  confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  confreg/timer_reg[0]/Q
                         net (fo=2, routed)           0.647     0.261    confreg/timer_reg[0]
    SLICE_X0Y202         FDRE                                         r  confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.021    -0.756    confreg/cpu_clk
    SLICE_X0Y202         FDRE                                         r  confreg/timer_r1_reg[0]/C
                         clock pessimism              0.560    -0.196    
                         clock uncertainty            0.222     0.027    
    SLICE_X0Y202         FDRE (Hold_fdre_C_D)         0.070     0.097    confreg/timer_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.748%)  route 0.653ns (82.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.740    -0.529    confreg/timer_clk
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y210         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/timer_reg[25]/Q
                         net (fo=2, routed)           0.653     0.265    confreg/timer_reg[25]
    SLICE_X3Y210         FDRE                                         r  confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.018    -0.759    confreg/cpu_clk
    SLICE_X3Y210         FDRE                                         r  confreg/timer_r1_reg[25]/C
                         clock pessimism              0.560    -0.199    
                         clock uncertainty            0.222     0.024    
    SLICE_X3Y210         FDRE (Hold_fdre_C_D)         0.066     0.090    confreg/timer_r1_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 confreg/timer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.195%)  route 0.634ns (81.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.742    -0.527    confreg/timer_clk
    SLICE_X1Y206         FDRE                                         r  confreg/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y206         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  confreg/timer_reg[11]/Q
                         net (fo=2, routed)           0.634     0.248    confreg/timer_reg[11]
    SLICE_X0Y206         FDRE                                         r  confreg/timer_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.020    -0.757    confreg/cpu_clk
    SLICE_X0Y206         FDRE                                         r  confreg/timer_r1_reg[11]/C
                         clock pessimism              0.560    -0.197    
                         clock uncertainty            0.222     0.026    
    SLICE_X0Y206         FDRE (Hold_fdre_C_D)         0.046     0.072    confreg/timer_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.956%)  route 0.566ns (80.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.742    -0.527    confreg/timer_clk
    SLICE_X1Y204         FDRE                                         r  confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.566     0.179    confreg/timer_reg[1]
    SLICE_X3Y199         FDRE                                         r  confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.928    -0.849    confreg/cpu_clk
    SLICE_X3Y199         FDRE                                         r  confreg/timer_r1_reg[1]/C
                         clock pessimism              0.560    -0.289    
                         clock uncertainty            0.222    -0.067    
    SLICE_X3Y199         FDRE (Hold_fdre_C_D)         0.070     0.003    confreg/timer_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 confreg/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.192%)  route 0.634ns (81.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.740    -0.529    confreg/timer_clk
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y210         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/timer_reg[27]/Q
                         net (fo=2, routed)           0.634     0.246    confreg/timer_reg[27]
    SLICE_X5Y210         FDRE                                         r  confreg/timer_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.016    -0.761    confreg/cpu_clk
    SLICE_X5Y210         FDRE                                         r  confreg/timer_r1_reg[27]/C
                         clock pessimism              0.560    -0.201    
                         clock uncertainty            0.222     0.022    
    SLICE_X5Y210         FDRE (Hold_fdre_C_D)         0.046     0.068    confreg/timer_r1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.141ns (19.857%)  route 0.569ns (80.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.742    -0.527    confreg/timer_clk
    SLICE_X1Y204         FDRE                                         r  confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y204         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.569     0.183    confreg/timer_reg[3]
    SLICE_X3Y199         FDRE                                         r  confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.928    -0.849    confreg/cpu_clk
    SLICE_X3Y199         FDRE                                         r  confreg/timer_r1_reg[3]/C
                         clock pessimism              0.560    -0.289    
                         clock uncertainty            0.222    -0.067    
    SLICE_X3Y199         FDRE (Hold_fdre_C_D)         0.070     0.003    confreg/timer_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.027%)  route 0.641ns (81.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.740    -0.529    confreg/timer_clk
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y211         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/timer_reg[30]/Q
                         net (fo=2, routed)           0.641     0.253    confreg/timer_reg[30]
    SLICE_X3Y209         FDRE                                         r  confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.019    -0.758    confreg/cpu_clk
    SLICE_X3Y209         FDRE                                         r  confreg/timer_r1_reg[30]/C
                         clock pessimism              0.560    -0.198    
                         clock uncertainty            0.222     0.025    
    SLICE_X3Y209         FDRE (Hold_fdre_C_D)         0.047     0.072    confreg/timer_r1_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.876%)  route 0.648ns (82.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.741    -0.528    confreg/timer_clk
    SLICE_X1Y207         FDRE                                         r  confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y207         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  confreg/timer_reg[14]/Q
                         net (fo=2, routed)           0.648     0.260    confreg/timer_reg[14]
    SLICE_X0Y206         FDRE                                         r  confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.020    -0.757    confreg/cpu_clk
    SLICE_X0Y206         FDRE                                         r  confreg/timer_r1_reg[14]/C
                         clock pessimism              0.560    -0.197    
                         clock uncertainty            0.222     0.026    
    SLICE_X0Y206         FDRE (Hold_fdre_C_D)         0.047     0.073    confreg/timer_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.141ns (17.431%)  route 0.668ns (82.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.740    -0.529    confreg/timer_clk
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y211         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.668     0.280    confreg/timer_reg[29]
    SLICE_X5Y210         FDRE                                         r  confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.016    -0.761    confreg/cpu_clk
    SLICE_X5Y210         FDRE                                         r  confreg/timer_r1_reg[29]/C
                         clock pessimism              0.560    -0.201    
                         clock uncertainty            0.222     0.022    
    SLICE_X5Y210         FDRE (Hold_fdre_C_D)         0.070     0.092    confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.494ns (14.916%)  route 2.818ns (85.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 9.179 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.555    -0.541    cpu_clk
    SLICE_X3Y196         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.379    -0.162 f  cpu_resetn_reg/Q
                         net (fo=4, routed)           0.997     0.834    confreg/cpu_resetn
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.115     0.949 r  confreg/pc[31]_i_1/O
                         net (fo=603, routed)         1.821     2.770    confreg/p_0_in
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.611     9.179    confreg/timer_clk
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism              0.260     9.439    
                         clock uncertainty           -0.222     9.217    
    SLICE_X1Y211         FDRE (Setup_fdre_C_R)       -0.522     8.695    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.494ns (14.916%)  route 2.818ns (85.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 9.179 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.555    -0.541    cpu_clk
    SLICE_X3Y196         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.379    -0.162 f  cpu_resetn_reg/Q
                         net (fo=4, routed)           0.997     0.834    confreg/cpu_resetn
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.115     0.949 r  confreg/pc[31]_i_1/O
                         net (fo=603, routed)         1.821     2.770    confreg/p_0_in
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.611     9.179    confreg/timer_clk
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism              0.260     9.439    
                         clock uncertainty           -0.222     9.217    
    SLICE_X1Y211         FDRE (Setup_fdre_C_R)       -0.522     8.695    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.494ns (14.916%)  route 2.818ns (85.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 9.179 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.555    -0.541    cpu_clk
    SLICE_X3Y196         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.379    -0.162 f  cpu_resetn_reg/Q
                         net (fo=4, routed)           0.997     0.834    confreg/cpu_resetn
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.115     0.949 r  confreg/pc[31]_i_1/O
                         net (fo=603, routed)         1.821     2.770    confreg/p_0_in
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.611     9.179    confreg/timer_clk
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism              0.260     9.439    
                         clock uncertainty           -0.222     9.217    
    SLICE_X1Y211         FDRE (Setup_fdre_C_R)       -0.522     8.695    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.494ns (14.916%)  route 2.818ns (85.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( 9.179 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.555    -0.541    cpu_clk
    SLICE_X3Y196         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.379    -0.162 f  cpu_resetn_reg/Q
                         net (fo=4, routed)           0.997     0.834    confreg/cpu_resetn
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.115     0.949 r  confreg/pc[31]_i_1/O
                         net (fo=603, routed)         1.821     2.770    confreg/p_0_in
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.611     9.179    confreg/timer_clk
    SLICE_X1Y211         FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism              0.260     9.439    
                         clock uncertainty           -0.222     9.217    
    SLICE_X1Y211         FDRE (Setup_fdre_C_R)       -0.522     8.695    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.494ns (15.421%)  route 2.710ns (84.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 9.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.555    -0.541    cpu_clk
    SLICE_X3Y196         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.379    -0.162 f  cpu_resetn_reg/Q
                         net (fo=4, routed)           0.997     0.834    confreg/cpu_resetn
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.115     0.949 r  confreg/pc[31]_i_1/O
                         net (fo=603, routed)         1.713     2.662    confreg/p_0_in
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.612     9.180    confreg/timer_clk
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism              0.260     9.440    
                         clock uncertainty           -0.222     9.218    
    SLICE_X1Y210         FDRE (Setup_fdre_C_R)       -0.522     8.696    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.494ns (15.421%)  route 2.710ns (84.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 9.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.555    -0.541    cpu_clk
    SLICE_X3Y196         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.379    -0.162 f  cpu_resetn_reg/Q
                         net (fo=4, routed)           0.997     0.834    confreg/cpu_resetn
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.115     0.949 r  confreg/pc[31]_i_1/O
                         net (fo=603, routed)         1.713     2.662    confreg/p_0_in
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.612     9.180    confreg/timer_clk
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism              0.260     9.440    
                         clock uncertainty           -0.222     9.218    
    SLICE_X1Y210         FDRE (Setup_fdre_C_R)       -0.522     8.696    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.494ns (15.421%)  route 2.710ns (84.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 9.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.555    -0.541    cpu_clk
    SLICE_X3Y196         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.379    -0.162 f  cpu_resetn_reg/Q
                         net (fo=4, routed)           0.997     0.834    confreg/cpu_resetn
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.115     0.949 r  confreg/pc[31]_i_1/O
                         net (fo=603, routed)         1.713     2.662    confreg/p_0_in
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.612     9.180    confreg/timer_clk
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism              0.260     9.440    
                         clock uncertainty           -0.222     9.218    
    SLICE_X1Y210         FDRE (Setup_fdre_C_R)       -0.522     8.696    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.494ns (15.421%)  route 2.710ns (84.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( 9.180 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.555    -0.541    cpu_clk
    SLICE_X3Y196         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.379    -0.162 f  cpu_resetn_reg/Q
                         net (fo=4, routed)           0.997     0.834    confreg/cpu_resetn
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.115     0.949 r  confreg/pc[31]_i_1/O
                         net (fo=603, routed)         1.713     2.662    confreg/p_0_in
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.612     9.180    confreg/timer_clk
    SLICE_X1Y210         FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism              0.260     9.440    
                         clock uncertainty           -0.222     9.218    
    SLICE_X1Y210         FDRE (Setup_fdre_C_R)       -0.522     8.696    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.494ns (16.146%)  route 2.566ns (83.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( 9.181 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.555    -0.541    cpu_clk
    SLICE_X3Y196         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.379    -0.162 f  cpu_resetn_reg/Q
                         net (fo=4, routed)           0.997     0.834    confreg/cpu_resetn
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.115     0.949 r  confreg/pc[31]_i_1/O
                         net (fo=603, routed)         1.569     2.518    confreg/p_0_in
    SLICE_X1Y209         FDRE                                         r  confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613     9.181    confreg/timer_clk
    SLICE_X1Y209         FDRE                                         r  confreg/timer_reg[20]/C
                         clock pessimism              0.260     9.441    
                         clock uncertainty           -0.222     9.219    
    SLICE_X1Y209         FDRE (Setup_fdre_C_R)       -0.522     8.697    confreg/timer_reg[20]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.494ns (16.146%)  route 2.566ns (83.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( 9.181 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.194     2.588    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.325    -3.736 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.178    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.097 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        1.555    -0.541    cpu_clk
    SLICE_X3Y196         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.379    -0.162 f  cpu_resetn_reg/Q
                         net (fo=4, routed)           0.997     0.834    confreg/cpu_resetn
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.115     0.949 r  confreg/pc[31]_i_1/O
                         net (fo=603, routed)         1.569     2.518    confreg/p_0_in
    SLICE_X1Y209         FDRE                                         r  confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    K21                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    11.328 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127    12.455    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451     6.004 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     7.491    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.568 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.613     9.181    confreg/timer_clk
    SLICE_X1Y209         FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism              0.260     9.441    
                         clock uncertainty           -0.222     9.219    
    SLICE_X1Y209         FDRE (Setup_fdre_C_R)       -0.522     8.697    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                  6.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.725%)  route 0.574ns (80.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.743    -0.526    confreg/cpu_clk
    SLICE_X3Y201         FDRE                                         r  confreg/conf_wdata_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y201         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  confreg/conf_wdata_r_reg[1]/Q
                         net (fo=1, routed)           0.574     0.188    confreg/conf_wdata_r_reg_n_0_[1]
    SLICE_X7Y201         FDRE                                         r  confreg/conf_wdata_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.019    -0.758    confreg/timer_clk
    SLICE_X7Y201         FDRE                                         r  confreg/conf_wdata_r1_reg[1]/C
                         clock pessimism              0.560    -0.198    
                         clock uncertainty            0.222     0.025    
    SLICE_X7Y201         FDRE (Hold_fdre_C_D)         0.061     0.086    confreg/conf_wdata_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.198%)  route 0.634ns (81.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.743    -0.526    confreg/cpu_clk
    SLICE_X1Y202         FDRE                                         r  confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y202         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           0.634     0.248    confreg/conf_wdata_r_reg_n_0_[14]
    SLICE_X5Y202         FDRE                                         r  confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.019    -0.758    confreg/timer_clk
    SLICE_X5Y202         FDRE                                         r  confreg/conf_wdata_r1_reg[14]/C
                         clock pessimism              0.560    -0.198    
                         clock uncertainty            0.222     0.025    
    SLICE_X5Y202         FDRE (Hold_fdre_C_D)         0.070     0.095    confreg/conf_wdata_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.144%)  route 0.636ns (81.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.743    -0.526    confreg/cpu_clk
    SLICE_X1Y200         FDRE                                         r  confreg/conf_wdata_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y200         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  confreg/conf_wdata_r_reg[6]/Q
                         net (fo=1, routed)           0.636     0.251    confreg/conf_wdata_r_reg_n_0_[6]
    SLICE_X1Y201         FDRE                                         r  confreg/conf_wdata_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.021    -0.756    confreg/timer_clk
    SLICE_X1Y201         FDRE                                         r  confreg/conf_wdata_r1_reg[6]/C
                         clock pessimism              0.560    -0.196    
                         clock uncertainty            0.222     0.027    
    SLICE_X1Y201         FDRE (Hold_fdre_C_D)         0.070     0.097    confreg/conf_wdata_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.136%)  route 0.636ns (81.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.742    -0.527    confreg/cpu_clk
    SLICE_X1Y203         FDRE                                         r  confreg/conf_wdata_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  confreg/conf_wdata_r_reg[2]/Q
                         net (fo=1, routed)           0.636     0.250    confreg/conf_wdata_r_reg_n_0_[2]
    SLICE_X5Y203         FDRE                                         r  confreg/conf_wdata_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.018    -0.759    confreg/timer_clk
    SLICE_X5Y203         FDRE                                         r  confreg/conf_wdata_r1_reg[2]/C
                         clock pessimism              0.560    -0.199    
                         clock uncertainty            0.222     0.024    
    SLICE_X5Y203         FDRE (Hold_fdre_C_D)         0.070     0.094    confreg/conf_wdata_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.013%)  route 0.642ns (81.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.740    -0.529    confreg/cpu_clk
    SLICE_X7Y203         FDRE                                         r  confreg/conf_wdata_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y203         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/conf_wdata_r_reg[5]/Q
                         net (fo=1, routed)           0.642     0.253    confreg/conf_wdata_r_reg_n_0_[5]
    SLICE_X5Y203         FDRE                                         r  confreg/conf_wdata_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.018    -0.759    confreg/timer_clk
    SLICE_X5Y203         FDRE                                         r  confreg/conf_wdata_r1_reg[5]/C
                         clock pessimism              0.560    -0.199    
                         clock uncertainty            0.222     0.024    
    SLICE_X5Y203         FDRE (Hold_fdre_C_D)         0.066     0.090    confreg/conf_wdata_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.164ns (20.665%)  route 0.630ns (79.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.741    -0.528    confreg/cpu_clk
    SLICE_X2Y207         FDRE                                         r  confreg/conf_wdata_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y207         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  confreg/conf_wdata_r_reg[21]/Q
                         net (fo=1, routed)           0.630     0.265    confreg/conf_wdata_r_reg_n_0_[21]
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.019    -0.758    confreg/timer_clk
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r1_reg[21]/C
                         clock pessimism              0.560    -0.198    
                         clock uncertainty            0.222     0.025    
    SLICE_X2Y208         FDRE (Hold_fdre_C_D)         0.076     0.101    confreg/conf_wdata_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.128ns (17.472%)  route 0.605ns (82.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.714    -0.555    confreg/cpu_clk
    SLICE_X9Y202         FDRE                                         r  confreg/conf_wdata_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y202         FDRE (Prop_fdre_C_Q)         0.128    -0.427 r  confreg/conf_wdata_r_reg[28]/Q
                         net (fo=1, routed)           0.605     0.177    confreg/conf_wdata_r_reg_n_0_[28]
    SLICE_X9Y207         FDRE                                         r  confreg/conf_wdata_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.988    -0.789    confreg/timer_clk
    SLICE_X9Y207         FDRE                                         r  confreg/conf_wdata_r1_reg[28]/C
                         clock pessimism              0.560    -0.229    
                         clock uncertainty            0.222    -0.006    
    SLICE_X9Y207         FDRE (Hold_fdre_C_D)         0.016     0.010    confreg/conf_wdata_r1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.164ns (20.404%)  route 0.640ns (79.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.741    -0.528    confreg/cpu_clk
    SLICE_X2Y207         FDRE                                         r  confreg/conf_wdata_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y207         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  confreg/conf_wdata_r_reg[17]/Q
                         net (fo=1, routed)           0.640     0.275    confreg/conf_wdata_r_reg_n_0_[17]
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.019    -0.758    confreg/timer_clk
    SLICE_X2Y208         FDRE                                         r  confreg/conf_wdata_r1_reg[17]/C
                         clock pessimism              0.560    -0.198    
                         clock uncertainty            0.222     0.025    
    SLICE_X2Y208         FDRE (Hold_fdre_C_D)         0.075     0.100    confreg/conf_wdata_r1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.277%)  route 0.675ns (82.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.743    -0.526    confreg/cpu_clk
    SLICE_X1Y202         FDRE                                         r  confreg/conf_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y202         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  confreg/conf_wdata_r_reg[7]/Q
                         net (fo=1, routed)           0.675     0.290    confreg/conf_wdata_r_reg_n_0_[7]
    SLICE_X1Y201         FDRE                                         r  confreg/conf_wdata_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.021    -0.756    confreg/timer_clk
    SLICE_X1Y201         FDRE                                         r  confreg/conf_wdata_r1_reg[7]/C
                         clock pessimism              0.560    -0.196    
                         clock uncertainty            0.222     0.027    
    SLICE_X1Y201         FDRE (Hold_fdre_C_D)         0.066     0.093    confreg/conf_wdata_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_wdata_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.141ns (17.233%)  route 0.677ns (82.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.720    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.840 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.295    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.269 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=9491, routed)        0.741    -0.528    confreg/cpu_clk
    SLICE_X3Y208         FDRE                                         r  confreg/conf_wdata_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y208         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  confreg/conf_wdata_r_reg[29]/Q
                         net (fo=1, routed)           0.677     0.290    confreg/conf_wdata_r_reg_n_0_[29]
    SLICE_X7Y208         FDRE                                         r  confreg/conf_wdata_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.955    pll.clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.400 r  pll.clk_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.806    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.777 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.017    -0.760    confreg/timer_clk
    SLICE_X7Y208         FDRE                                         r  confreg/conf_wdata_r1_reg[29]/C
                         clock pessimism              0.560    -0.200    
                         clock uncertainty            0.222     0.023    
    SLICE_X7Y208         FDRE (Hold_fdre_C_D)         0.070     0.093    confreg/conf_wdata_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.197    





