# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../repository/src/PELib/PElib.vhd" \
"../../../../../repository/src/PEGates/PEGates.vhd" \
"../../../../../repository/src/Nbits/Nbits.vhd" \
"../../../../../repository/src/PELib/activity_monitor.vhd" \
"../../../../../repository/src/PEGates/and3_gate.vhd" \
"../../../../../repository/src/PEGates/and4_gate.vhd" \
"../../../../../repository/src/PEGates/and5_gate.vhd" \
"../../../../../repository/src/PEGates/and_gate.vhd" \
"../../../../../repository/src/PEGates/inv_gate.vhd" \
"../../../../tdc.srcs/sources_1/new/or4_gate.vhd" \
"../../../../tdc.srcs/sources_1/new/or9_gate.vhd" \
"../../../../../repository/src/PEGates/or_gate.vhd" \
"../../../../tdc.srcs/sources_1/new/pr_encoder_32bit.vhd" \
"../../../../../repository/src/Nbits/pr_encoder_8bit.vhd" \
"../../../../tdc.srcs/sim_1/new/test_encoders.vhd" \

# Do not sort compile order
nosort
