//
// File created by:  irun
// Do not modify this file

s1::(27Jun2020:20:39:50):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s2::(27Jun2020:20:40:05):( ncverilog Final_tb.v CHIP_L2.v slow_memory.v +define+L2cache +access+r )
s3::(27Jun2020:20:40:14):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s4::(27Jun2020:20:41:53):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s5::(27Jun2020:20:52:41):( ncverilog Final_tb.v CHIP_L2.v slow_memory.v +define+L2cache +access+r )
s6::(27Jun2020:20:52:57):( ncverilog Final_tb.v CHIP_L2.v slow_memory.v +define+L2cache +access+r )
s7::(27Jun2020:20:53:11):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s8::(27Jun2020:20:54:19):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s9::(27Jun2020:20:55:04):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s10::(27Jun2020:20:57:57):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s11::(27Jun2020:21:02:50):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s12::(27Jun2020:21:36:42):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s13::(27Jun2020:21:37:38):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s14::(27Jun2020:21:38:06):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s15::(27Jun2020:21:39:05):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s16::(27Jun2020:21:40:44):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s17::(27Jun2020:21:42:16):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s18::(27Jun2020:21:42:46):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s19::(27Jun2020:21:43:08):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s20::(27Jun2020:21:47:55):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s21::(27Jun2020:21:54:08):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s22::(27Jun2020:21:55:28):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s23::(27Jun2020:21:56:21):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s24::(27Jun2020:21:57:29):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s25::(27Jun2020:21:58:07):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s26::(27Jun2020:22:29:30):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s27::(27Jun2020:22:32:29):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s28::(27Jun2020:22:33:15):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s29::(27Jun2020:22:35:12):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s30::(27Jun2020:22:35:45):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s31::(27Jun2020:22:36:00):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s32::(27Jun2020:22:39:13):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s33::(27Jun2020:22:41:22):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s34::(27Jun2020:22:46:30):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s35::(27Jun2020:22:46:44):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s36::(27Jun2020:22:48:42):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s37::(27Jun2020:22:49:00):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s38::(27Jun2020:22:53:38):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s39::(27Jun2020:22:57:20):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s40::(27Jun2020:22:59:55):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s41::(27Jun2020:23:02:30):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s42::(27Jun2020:23:03:45):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s43::(27Jun2020:23:04:58):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s44::(27Jun2020:23:07:24):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s45::(27Jun2020:23:11:23):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s46::(27Jun2020:23:11:54):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s47::(27Jun2020:23:12:31):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s48::(27Jun2020:23:14:11):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s49::(27Jun2020:23:16:09):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s50::(27Jun2020:23:23:04):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s51::(27Jun2020:23:26:58):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
s52::(27Jun2020:23:43:34):( ncverilog Final_tb.v CHIP_opt.v slow_memory.v +define+L2cache +access+r )
