/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [19:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  reg [13:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  reg [10:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z[3] ? celloutsig_0_2z[4] : in_data[17];
  assign celloutsig_0_11z = celloutsig_0_4z ? celloutsig_0_5z[4] : celloutsig_0_6z[4];
  assign celloutsig_0_29z = ~(celloutsig_0_12z & celloutsig_0_18z[6]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[4] | in_data[117]);
  assign celloutsig_0_1z = ~(in_data[89] | celloutsig_0_0z[2]);
  assign celloutsig_0_10z = ~((in_data[24] | celloutsig_0_3z) & (celloutsig_0_3z | celloutsig_0_6z[0]));
  assign celloutsig_0_30z = celloutsig_0_23z[0] | ~(celloutsig_0_26z[6]);
  assign celloutsig_0_32z = celloutsig_0_10z | ~(celloutsig_0_29z);
  assign celloutsig_1_18z = celloutsig_1_0z[2] | ~(celloutsig_1_15z);
  assign celloutsig_0_34z = celloutsig_0_32z | celloutsig_0_22z;
  assign celloutsig_1_5z = celloutsig_1_1z ^ celloutsig_1_3z;
  assign celloutsig_1_1z = ~(in_data[154] ^ celloutsig_1_0z[3]);
  assign celloutsig_0_12z = ~(celloutsig_0_7z[6] ^ in_data[66]);
  assign celloutsig_0_26z = in_data[54:46] + celloutsig_0_24z[8:0];
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[82:77] };
  assign celloutsig_0_4z = { in_data[25:17], celloutsig_0_3z } <= { celloutsig_0_2z[5:0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_0z[4:1] <= { in_data[146:144], celloutsig_1_1z };
  assign celloutsig_1_19z = ! celloutsig_1_8z[5:1];
  assign celloutsig_0_17z = { celloutsig_0_13z[3:1], celloutsig_0_16z, celloutsig_0_15z } || { in_data[74:67], celloutsig_0_11z };
  assign celloutsig_0_48z = celloutsig_0_6z[10] & ~(celloutsig_0_36z[3]);
  assign celloutsig_1_15z = celloutsig_1_5z & ~(celloutsig_1_12z[0]);
  assign celloutsig_1_0z = in_data[174:170] % { 1'h1, in_data[119:116] };
  assign celloutsig_0_36z = { celloutsig_0_6z[4:0], celloutsig_0_16z } % { 1'h1, celloutsig_0_18z[17:13] };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } * { celloutsig_1_0z[2:1], celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_2z[1:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } * { in_data[37:36], celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } * { in_data[164:160], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_21z = { celloutsig_0_19z[5:2], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_0z } * { celloutsig_0_7z[7:4], celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_0_23z = { celloutsig_0_6z[7:5], celloutsig_0_17z, celloutsig_0_1z } * { celloutsig_0_21z[2:0], celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_24z = { celloutsig_0_18z[17:13], celloutsig_0_15z } * { celloutsig_0_5z[4:1], celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_35z = celloutsig_0_34z ? celloutsig_0_19z : in_data[84:78];
  assign celloutsig_1_12z = celloutsig_1_11z[3] ? { celloutsig_1_11z[4], 1'h1, celloutsig_1_4z } : { celloutsig_1_6z[4:1], celloutsig_1_5z };
  assign celloutsig_0_7z = celloutsig_0_4z ? { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } : { celloutsig_0_6z[11:10], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_13z = celloutsig_0_4z ? { celloutsig_0_5z[1:0], 1'h1, celloutsig_0_1z } : celloutsig_0_9z[5:2];
  assign celloutsig_0_18z[19:3] = celloutsig_0_6z[7] ? in_data[71:55] : { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_16z = { in_data[83:82], celloutsig_0_14z, celloutsig_0_11z } != { in_data[19:17], celloutsig_0_1z };
  assign celloutsig_0_47z = ~ { celloutsig_0_35z[0], celloutsig_0_34z, celloutsig_0_8z, celloutsig_0_30z, celloutsig_0_22z };
  assign celloutsig_1_11z = ~ { celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_9z = ~ celloutsig_0_6z[10:5];
  assign celloutsig_0_0z = in_data[70:68] | in_data[14:12];
  assign celloutsig_0_19z = celloutsig_0_6z[6:0] | { celloutsig_0_7z[5:4], celloutsig_0_15z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_9z[2:0], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_22z = ^ celloutsig_0_21z[11:1];
  assign celloutsig_1_9z = celloutsig_1_8z[8:4] >> { in_data[162], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_0z[0], celloutsig_0_7z } ^ { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 11'h000;
    else if (!clkin_data[32]) celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_6z = { in_data[23:16], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_15z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_15z = { celloutsig_0_7z[7:4], celloutsig_0_3z };
  assign celloutsig_0_18z[2:0] = celloutsig_0_0z;
  assign { out_data[128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
