{"Source Block": ["oh/elink/dv/elink_e16_model.v@1770:1780@HdlIdDef", "   wire [2*LW-1:0]\trdmesh_tran;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [AW-1:0]\tsrcaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tsrcaddr_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twait_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twrite_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twrite_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   // End of automatics\n\n   // #########\n   // # WIRES\n   // #########\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3629:3639", "   wire [AW-1:0]\tsrcaddr_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tsrcaddr_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\ttran_written_tlc;\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\twait_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twr_fifo_full;\t\t// From link_txo_fifo of link_txo_fifo.v\n   wire\t\t\twrite_out;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twrite_reg;\t\t// From e16_mesh_interface of e16_mesh_interface.v\n   // End of automatics\n\n   //##################################\n   //#    Interface with emesh\n"], ["oh/elink/dv/elink_e16_model.v@1769:1779", "   wire\t\t\trdmesh_frame;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [2*LW-1:0]\trdmesh_tran;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [AW-1:0]\tsrcaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tsrcaddr_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twait_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twrite_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twrite_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   // End of automatics\n\n   // #########\n   // # WIRES\n"], ["oh/elink/dv/elink_e16_model.v@1768:1778", "   wire [14*LW-1:0]\tfifo_tran_out;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\trdmesh_frame;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [2*LW-1:0]\trdmesh_tran;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire [AW-1:0]\tsrcaddr_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire [AW-1:0]\tsrcaddr_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twait_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twrite_out;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   wire\t\t\twrite_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n   // End of automatics\n\n   // #########\n"]], "Diff Content": {"Delete": [[1775, "   wire\t\t\twrite_reg;\t\t// From rde16_mesh_interface of e16_mesh_interface.v\n"]], "Add": [[1775, "   reg [LW-1:0] tran_byte0;\n"], [1775, "   reg [2:0] \trxi_assemble_cnt;\n"], [1775, "   reg [3:0] \tctrlmode;\n"], [1775, "   reg [AW-1:0] dstaddr_int;\n"], [1775, "   reg [1:0] \tdatamode;\n"], [1775, "   reg \t\twrite;\n"], [1775, "   reg \t\taccess;\n"], [1775, "   reg [DW-1:0] data;\n"], [1775, "   reg [AW-1:0] srcaddr;\n"], [1775, "   reg \t\trxi_cx_access;\n"]]}}