;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	MOV -1, <-26
	SUB 421, 1
	SLT 1, 20
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL -9, @-12
	SPL -9, @-12
	JMZ -127, 100
	JMZ -127, 100
	SUB 0, 20
	ADD 3, 33
	SUB 0, 20
	SUB 0, 20
	MOV -1, <-26
	SUB 0, 600
	SUB 0, 0
	SUB 0, 0
	SUB @0, 0
	MOV -1, <-26
	MOV @121, 106
	MOV @121, 106
	MOV -1, <-26
	MOV @121, 106
	ADD #129, 109
	SUB @0, 0
	SUB #0, 0
	SUB 0, 600
	SUB 0, 600
	CMP 12, @0
	MOV @121, 106
	SUB 90, 600
	SUB 0, 600
	SUB 0, 0
	MOV @121, 106
	SUB 90, 600
	MOV -1, <-26
	MOV -1, <-26
	SPL 909, @12
	MOV -1, <-26
	SPL -9, @-12
	MOV -1, <-26
	MOV -1, <-26
	SLT 1, 20
	MOV -1, <-26
	MOV -7, <-20
	SPL 0, <-742
