{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693440625563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693440625566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 18:10:25 2023 " "Processing started: Wed Aug 30 18:10:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693440625566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693440625566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MuxDec4disp -c MuxDec4disp " "Command: quartus_map --read_settings_files=on --write_settings_files=off MuxDec4disp -c MuxDec4disp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693440625567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693440625913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693440625913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxDec4disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MuxDec4disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxDec4disp-Behavioral " "Found design unit 1: MuxDec4disp-Behavioral" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693440643534 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxDec4disp " "Found entity 1: MuxDec4disp" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693440643534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693440643534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MuxDec4disp " "Elaborating entity \"MuxDec4disp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693440643590 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "segundo MuxDec4disp.vhd(16) " "Verilog HDL or VHDL warning at MuxDec4disp.vhd(16): object \"segundo\" assigned a value but never read" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693440643592 "|MuxDec4disp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "u MuxDec4disp.vhd(20) " "VHDL Signal Declaration warning at MuxDec4disp.vhd(20): used implicit default value for signal \"u\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693440643592 "|MuxDec4disp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d MuxDec4disp.vhd(21) " "VHDL Signal Declaration warning at MuxDec4disp.vhd(21): used implicit default value for signal \"d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693440643592 "|MuxDec4disp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset MuxDec4disp.vhd(22) " "Verilog HDL or VHDL warning at MuxDec4disp.vhd(22): object \"reset\" assigned a value but never read" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693440643592 "|MuxDec4disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 MuxDec4disp.vhd(122) " "VHDL Process Statement warning at MuxDec4disp.vhd(122): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693440643592 "|MuxDec4disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 MuxDec4disp.vhd(124) " "VHDL Process Statement warning at MuxDec4disp.vhd(124): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693440643592 "|MuxDec4disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 MuxDec4disp.vhd(126) " "VHDL Process Statement warning at MuxDec4disp.vhd(126): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693440643593 "|MuxDec4disp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 MuxDec4disp.vhd(128) " "VHDL Process Statement warning at MuxDec4disp.vhd(128): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693440643593 "|MuxDec4disp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Qs MuxDec4disp.vhd(119) " "VHDL Process Statement warning at MuxDec4disp.vhd(119): inferring latch(es) for signal or variable \"Qs\", which holds its previous value in one or more paths through the process" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 119 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1693440643593 "|MuxDec4disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qs\[0\] MuxDec4disp.vhd(119) " "Inferred latch for \"Qs\[0\]\" at MuxDec4disp.vhd(119)" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693440643593 "|MuxDec4disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qs\[1\] MuxDec4disp.vhd(119) " "Inferred latch for \"Qs\[1\]\" at MuxDec4disp.vhd(119)" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693440643593 "|MuxDec4disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qs\[2\] MuxDec4disp.vhd(119) " "Inferred latch for \"Qs\[2\]\" at MuxDec4disp.vhd(119)" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693440643593 "|MuxDec4disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qs\[3\] MuxDec4disp.vhd(119) " "Inferred latch for \"Qs\[3\]\" at MuxDec4disp.vhd(119)" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693440643593 "|MuxDec4disp"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Qs\[2\] " "LATCH primitive \"Qs\[2\]\" is permanently enabled" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693440643955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Qs\[3\] " "LATCH primitive \"Qs\[3\]\" is permanently enabled" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693440643955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Qs\[1\] " "LATCH primitive \"Qs\[1\]\" is permanently enabled" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693440643955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Qs\[0\] " "LATCH primitive \"Qs\[0\]\" is permanently enabled" {  } { { "MuxDec4disp.vhd" "" { Text "/home/alumno/mux/MuxDec4disp.vhd" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693440643956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693440644597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693440645323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693440645323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693440645404 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693440645404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693440645404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693440645404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1150 " "Peak virtual memory: 1150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693440645425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 18:10:45 2023 " "Processing ended: Wed Aug 30 18:10:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693440645425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693440645425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693440645425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693440645425 ""}
