INFO-FLOW: Workspace /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base opened at Tue Jul 15 11:37:32 CDT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xcvp1802-lsvc4072-2MP-e-S 
INFO: [HLS 200-1510] Running: set_part xcvp1802-lsvc4072-2MP-e-S 
Execute       create_platform xcvp1802-lsvc4072-2MP-e-S -board  
DBG:HLSDevice: Trying to load device library: /code/Xilinx_2024.2/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /code/Xilinx_2024.2/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvp1802-lsvc4072-2MP-e-S'
Command       create_platform done; 17.1 sec.
Execute       source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.42 sec.
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.54 sec.
Execute       ap_part_info -name xcvp1802-lsvc4072-2MP-e-S -data info 
Command       ap_part_info done; 0.37 sec.
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 18.05 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 653.258 MB.
Execute         set_directive_top top -name=top 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /code/Xilinx_2024.2/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'filtering.cc' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling filtering.cc as C++
Execute         ap_part_info -name xcvp1802-lsvc4072-2MP-e-S -data info 
Command         ap_part_info done; 0.14 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /code/Xilinx_2024.2/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang filtering.cc -foptimization-record-file=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/local/code/Xilinx_2024.2/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /code/Xilinx_2024.2/Vitis/2024.2/common/technology/autopilot -I /code/Xilinx_2024.2/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc -hls-platform-db-name=/code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_9882.000000_DSP_14352.000000_FF_6721792.000000_LUT_3360896.000000_SLICE_420112.000000_SLR_4.000000_URAM_2549.000000 -device-name-info=xcvp1802-lsvc4072-2MP-e-S > /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.cc.clang.out.log 2> /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.cc.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /code/Xilinx_2024.2/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc -hls-platform-db-name=/code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_9882.000000_DSP_14352.000000_FF_6721792.000000_LUT_3360896.000000_SLICE_420112.000000_SLR_4.000000_URAM_2549.000000 -device-name-info=xcvp1802-lsvc4072-2MP-e-S > /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/clang.out.log 2> /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc std=gnu++14 -target fpga  -directive=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /code/Xilinx_2024.2/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/.systemc_flag -fix-errors /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.03 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc std=gnu++14 -target fpga  -directive=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/all.directive.json 
INFO-FLOW: exec /code/Xilinx_2024.2/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/all.directive.json -fix-errors /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.01 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /code/Xilinx_2024.2/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc.clang-tidy.loop-label.out.log 2> /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc.clang-tidy.loop-label.err.log
Execute           source /code/Xilinx_2024.2/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 12.96 sec.
INFO-FLOW: run_clang exec: /code/Xilinx_2024.2/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc.xilinx-dataflow-lawyer.diag.yml /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcvp1802-lsvc4072-2MP-e-S -data info 
Command         ap_part_info done; 0.65 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /code/Xilinx_2024.2/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /code/Xilinx_2024.2/Vitis/2024.2/common/technology/autopilot -I /code/Xilinx_2024.2/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.bc -hls-platform-db-name=/code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_9882.000000_DSP_14352.000000_FF_6721792.000000_LUT_3360896.000000_SLICE_420112.000000_SLR_4.000000_URAM_2549.000000 -device-name-info=xcvp1802-lsvc4072-2MP-e-S > /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc.clang.out.log 2> /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.pp.0.cc.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.74 seconds. CPU system time: 1.55 seconds. Elapsed time: 47.35 seconds; current allocated memory: 654.848 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.0.bc -args  "/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.g.bc"  
INFO-FLOW: run_clang exec: /code/Xilinx_2024.2/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/filtering.g.bc -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.0.bc > /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.38 sec.
Execute         run_link_or_opt -opt -out /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.1.lower.bc -args /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /code/Xilinx_2024.2/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.1.lower.bc > /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.38 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.2.m1.bc -args /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.1.lower.bc -only-needed /code/Xilinx_2024.2/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /code/Xilinx_2024.2/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /code/Xilinx_2024.2/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.1.lower.bc -only-needed /code/Xilinx_2024.2/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /code/Xilinx_2024.2/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.2.m1.bc > /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 18.34 sec.
Execute         run_link_or_opt -opt -out /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.3.fpc.bc -args /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /code/Xilinx_2024.2/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.3.fpc.bc > /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 6.22 sec.
Execute         run_link_or_opt -out /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.4.m2.bc -args /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /code/Xilinx_2024.2/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /code/Xilinx_2024.2/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /code/Xilinx_2024.2/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.4.m2.bc > /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.5.gdce.bc -args /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
INFO-FLOW: run_clang exec: /code/Xilinx_2024.2/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.5.gdce.bc > /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.12 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /code/Xilinx_2024.2/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.08 -x ir /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.5.gdce.bc -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_9882.000000_DSP_14352.000000_FF_6721792.000000_LUT_3360896.000000_SLICE_420112.000000_SLR_4.000000_URAM_2549.000000 -device-name-info=xcvp1802-lsvc4072-2MP-e-S 2> /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 349 Compile/Link /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 349 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 69 Unroll/Inline (step 1) /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 55 Unroll/Inline (step 2) /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 53 Unroll/Inline (step 3) /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 53 Unroll/Inline (step 4) /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 951 Array/Struct (step 1) /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 951 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 951 Array/Struct (step 2) /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 951 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 951 Array/Struct (step 3) /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 951 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 951 Array/Struct (step 4) /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 951 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 953 Array/Struct (step 5) /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 953 Performance /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 951 Performance (step 2) /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 951 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Command         send_msg_by_id done; 0.11 sec.
Execute         send_msg_by_id INFO @200-1995@%s%s%s 951 Performance (step 3) /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 951 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 951 Performance (step 4) /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 951 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,467 HW Transforms (step 1) /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,467 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,476 HW Transforms (step 2) /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,476 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'inputArray': Complete partitioning on dimension 1. (filtering.cc:3:0)
INFO: [HLS 214-248] Applying array_partition to 'filterArray': Complete partitioning on dimension 1. (filtering.cc:3:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop1> at filtering.cc:12:12 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop2> at filtering.cc:22:12 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.52 seconds. CPU system time: 1.27 seconds. Elapsed time: 56.73 seconds; current allocated memory: 664.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 664.559 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.0.bc -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.01 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 668.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.1.bc -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.99 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.2.prechk.bc -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] filtering.cc:25: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 670.234 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.g.1.bc to /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.o.1.bc -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 4.32 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.o.1.tmp.bc -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (filtering.cc:3:182) to (filtering.cc:12:12) in function 'top'... converting 4 basic blocks.
Command           transform done; 1.64 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.97 seconds; current allocated memory: 699.691 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.o.2.bc -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 5.95 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.o.3.bc -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 3.15 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.12 seconds; current allocated memory: 718.500 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 17.29 sec.
Command       elaborate done; 121.43 sec.
Execute       ap_eval exec zip -j /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.43 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute         ap_set_top_model top 
Execute         get_model_list top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top 
Execute         preproc_iomode -model top_Pipeline_loop2 
Execute         preproc_iomode -model top_Pipeline_loop1 
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_Pipeline_loop1 top_Pipeline_loop2 top
INFO-FLOW: Configuring Module : top_Pipeline_loop1 ...
Execute         set_default_model top_Pipeline_loop1 
Execute         apply_spec_resource_limit top_Pipeline_loop1 
INFO-FLOW: Configuring Module : top_Pipeline_loop2 ...
Execute         set_default_model top_Pipeline_loop2 
Execute         apply_spec_resource_limit top_Pipeline_loop2 
INFO-FLOW: Configuring Module : top ...
Execute         set_default_model top 
Execute         apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: top_Pipeline_loop1 top_Pipeline_loop2 top
INFO-FLOW: Preprocessing Module: top_Pipeline_loop1 ...
Execute         set_default_model top_Pipeline_loop1 
Execute         cdfg_preprocess -model top_Pipeline_loop1 
Execute         rtl_gen_preprocess top_Pipeline_loop1 
INFO-FLOW: Preprocessing Module: top_Pipeline_loop2 ...
Execute         set_default_model top_Pipeline_loop2 
Execute         cdfg_preprocess -model top_Pipeline_loop2 
Command         cdfg_preprocess done; 4.14 sec.
Execute         rtl_gen_preprocess top_Pipeline_loop2 
INFO-FLOW: Preprocessing Module: top ...
Execute         set_default_model top 
Execute         cdfg_preprocess -model top 
Command         cdfg_preprocess done; 1.12 sec.
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: top_Pipeline_loop1 top_Pipeline_loop2 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_Pipeline_loop1 
Execute         schedule -model top_Pipeline_loop1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.91 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.19 seconds. CPU system time: 0.09 seconds. Elapsed time: 10.79 seconds; current allocated memory: 721.418 MB.
Execute         syn_report -verbosereport -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop1.verbose.sched.rpt 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Execute         db_write -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop1.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_loop1.
Execute         set_default_model top_Pipeline_loop1 
Execute         bind -model top_Pipeline_loop1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.56 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.66 seconds; current allocated memory: 721.418 MB.
Execute         syn_report -verbosereport -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop1.verbose.bind.rpt 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Execute         db_write -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop1.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_loop1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_Pipeline_loop2 
Execute         schedule -model top_Pipeline_loop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 15.82 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.68 seconds. CPU system time: 0.1 seconds. Elapsed time: 16.24 seconds; current allocated memory: 741.844 MB.
Execute         syn_report -verbosereport -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop2.verbose.sched.rpt 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Command             ap_part_info done; 0.18 sec.
Command           list_part done; 0.22 sec.
Command         syn_report done; 0.67 sec.
Execute         db_write -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop2.sched.adb -f 
Command         db_write done; 0.42 sec.
INFO-FLOW: Finish scheduling top_Pipeline_loop2.
Execute         set_default_model top_Pipeline_loop2 
Execute         bind -model top_Pipeline_loop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.51 seconds; current allocated memory: 755.871 MB.
Execute         syn_report -verbosereport -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop2.verbose.bind.rpt 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop2.bind.adb -f 
Command         db_write done; 0.62 sec.
INFO-FLOW: Finish binding top_Pipeline_loop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top 
Execute         schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.25 seconds; current allocated memory: 755.871 MB.
Execute         syn_report -verbosereport -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.verbose.sched.rpt 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.sched.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling top.
Execute         set_default_model top 
Execute         bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.98 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 2.51 seconds; current allocated memory: 755.871 MB.
Execute         syn_report -verbosereport -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.verbose.bind.rpt 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Command             ap_part_info done; 0.13 sec.
Command           list_part done; 0.16 sec.
Command         syn_report done; 0.43 sec.
Execute         db_write -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.bind.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish binding top.
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_Pipeline_loop1 
Execute         rtl_gen_preprocess top_Pipeline_loop2 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: top_Pipeline_loop1 top_Pipeline_loop2 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_Pipeline_loop1 -top_prefix top_ -sub_prefix top_ -mg_file /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_loop1' pipeline 'loop1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'top_Pipeline_loop1' is 12310 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_loop1'.
Command         create_rtl_model done; 1.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.97 seconds; current allocated memory: 755.871 MB.
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_Pipeline_loop1 -style xilinx -f -lang vhdl -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/vhdl/top_top_Pipeline_loop1 
Execute         gen_rtl top_Pipeline_loop1 -style xilinx -f -lang vlog -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/verilog/top_top_Pipeline_loop1 
Execute         syn_report -csynth -model top_Pipeline_loop1 -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/top_Pipeline_loop1_csynth.rpt 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Command             ap_part_info done; 0.19 sec.
Command           list_part done; 0.19 sec.
Command         syn_report done; 0.42 sec.
Execute         syn_report -rtlxml -model top_Pipeline_loop1 -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/top_Pipeline_loop1_csynth.xml 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Execute         syn_report -verbosereport -model top_Pipeline_loop1 -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop1.verbose.rpt 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Command         syn_report done; 0.21 sec.
Execute         db_write -model top_Pipeline_loop1 -f -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop1.adb 
Command         db_write done; 0.19 sec.
Execute         db_write -model top_Pipeline_loop1 -bindview -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_Pipeline_loop1 -p /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_Pipeline_loop2 -top_prefix top_ -sub_prefix top_ -mg_file /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_loop2' pipeline 'loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_4096ns_32ns_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_loop2'.
Command         create_rtl_model done; 1.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.69 seconds; current allocated memory: 755.871 MB.
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_Pipeline_loop2 -style xilinx -f -lang vhdl -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/vhdl/top_top_Pipeline_loop2 
Execute         gen_rtl top_Pipeline_loop2 -style xilinx -f -lang vlog -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/verilog/top_top_Pipeline_loop2 
Execute         syn_report -csynth -model top_Pipeline_loop2 -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/top_Pipeline_loop2_csynth.rpt 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model top_Pipeline_loop2 -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/top_Pipeline_loop2_csynth.xml 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model top_Pipeline_loop2 -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop2.verbose.rpt 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Command         syn_report done; 0.45 sec.
Execute         db_write -model top_Pipeline_loop2 -f -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop2.adb 
Command         db_write done; 0.63 sec.
Execute         db_write -model top_Pipeline_loop2 -bindview -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_Pipeline_loop2 -p /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_16' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_17' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_18' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_19' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_20' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_21' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_22' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_23' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_24' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_25' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_26' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_27' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_28' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_29' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_30' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_31' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_32' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_33' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_34' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_35' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_36' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_37' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_38' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_39' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_40' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_41' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_42' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_43' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_44' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_45' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_46' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_47' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_48' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_49' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_50' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_51' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_52' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_53' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_54' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_55' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_56' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_57' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_58' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_59' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_60' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_61' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_62' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_63' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_64' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_65' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_66' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_67' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_68' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_69' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_70' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_71' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_72' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_73' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_74' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_75' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_76' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_77' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_78' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_79' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_80' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_81' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_82' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_83' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_84' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_85' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_86' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_87' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_88' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_89' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_90' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_91' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_92' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_93' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_94' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_95' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_96' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_97' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_98' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_99' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_100' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_101' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_102' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_103' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_104' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_105' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_106' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_107' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_108' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_109' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_110' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_111' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_112' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_113' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_114' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_115' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_116' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_117' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_118' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_119' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_120' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_121' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_122' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_123' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_124' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_125' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_126' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/inputArray_127' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_23' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_24' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_25' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_26' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_27' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_28' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_29' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_30' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_31' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_32' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_33' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_34' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_35' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_36' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_37' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_38' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_39' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_40' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_41' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_42' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_43' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_44' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_45' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_46' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_47' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_48' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_49' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_50' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_51' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_52' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_53' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_54' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_55' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_56' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_57' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_58' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_59' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_60' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_61' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_62' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_63' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_64' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_65' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_66' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_67' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_68' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_69' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_70' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_71' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_72' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_73' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_74' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_75' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_76' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_77' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_78' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_79' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_80' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_81' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_82' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_83' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_84' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_85' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_86' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_87' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_88' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_89' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_90' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_91' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_92' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_93' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_94' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_95' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_96' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_97' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_98' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_99' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_100' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_101' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_102' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_103' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_104' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_105' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_106' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_107' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_108' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_109' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_110' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_111' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_112' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_113' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_114' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_115' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_116' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_117' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_118' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_119' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_120' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_121' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_122' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_123' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_124' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_125' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_126' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/filterArray_127' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/bitmask1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/bitmask2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'top/bitmask1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/bitmask2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
Command         create_rtl_model done; 8.84 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.21 seconds. Elapsed time: 11.59 seconds; current allocated memory: 770.355 MB.
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top -istop -style xilinx -f -lang vhdl -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/vhdl/top 
Command         gen_rtl done; 1.06 sec.
Execute         gen_rtl top -istop -style xilinx -f -lang vlog -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/verilog/top 
Command         gen_rtl done; 0.21 sec.
Execute         syn_report -csynth -model top -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/top_csynth.rpt 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model top -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/top_csynth.xml 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Execute         syn_report -verbosereport -model top -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.verbose.rpt 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Command         syn_report done; 0.15 sec.
Execute         db_write -model top -f -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.adb 
Command         db_write done; 0.29 sec.
Execute         db_write -model top -bindview -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top -p /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top 
Command         gen_tb_info done; 0.13 sec.
Execute         export_constraint_db -f -tool general -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.constraint.tcl 
Execute         syn_report -designview -model top -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.design.xml 
Command         syn_report done; 0.27 sec.
Execute         syn_report -csynthDesign -model top -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth.rpt -MHOut /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcvp1802-lsvc4072-2MP-e-S 
Execute             ap_family_info -name xcvp1802-lsvc4072-2MP-e-S -data names 
Execute             ap_part_info -quiet -name xcvp1802-lsvc4072-2MP-e-S -data family 
Execute         syn_report -wcfg -model top -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top -o /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.protoinst 
Execute         sc_get_clocks top 
Execute         sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: top_Pipeline_loop1 top_Pipeline_loop2 top
INFO-FLOW: Handling components in module [top_Pipeline_loop1] ... 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop1.compgen.tcl 
INFO-FLOW: Found component top_sparsemux_257_7_13_1_1.
INFO-FLOW: Append model top_sparsemux_257_7_13_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_Pipeline_loop2] ... 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop2.compgen.tcl 
INFO-FLOW: Found component top_bitselect_1ns_4096ns_32ns_1_1_1.
INFO-FLOW: Append model top_bitselect_1ns_4096ns_32ns_1_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top] ... 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Append model top_Pipeline_loop1
INFO-FLOW: Append model top_Pipeline_loop2
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_sparsemux_257_7_13_1_1 top_flow_control_loop_pipe_sequential_init top_bitselect_1ns_4096ns_32ns_1_1_1 top_flow_control_loop_pipe_sequential_init top_Pipeline_loop1 top_Pipeline_loop2 top
INFO-FLOW: Generating /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_sparsemux_257_7_13_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_bitselect_1ns_4096ns_32ns_1_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_Pipeline_loop1
INFO-FLOW: To file: write model top_Pipeline_loop2
INFO-FLOW: To file: write model top
INFO-FLOW: Generating /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/global.setting.tcl
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/global.setting.tcl 
Execute         ap_family_info -name versalprimees1 -data parts 
Execute         source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.59 sec.
Execute           source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /code/Xilinx_2024.2/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.79 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/vhdl' dstVlogDir='/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/vlog' tclDir='/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db' modelList='top_sparsemux_257_7_13_1_1
top_flow_control_loop_pipe_sequential_init
top_bitselect_1ns_4096ns_32ns_1_1_1
top_flow_control_loop_pipe_sequential_init
top_Pipeline_loop1
top_Pipeline_loop2
top
' expOnly='0'
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvp1802-lsvc4072-2MP-e-S -data names -quiet 
Execute         ap_part_info -name xcvp1802-lsvc4072-2MP-e-S -data info -quiet 
Command         ap_part_info done; 0.49 sec.
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/global.setting.tcl 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/global.setting.tcl 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop1.compgen.tcl 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop2.compgen.tcl 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.35 seconds. CPU system time: 0.15 seconds. Elapsed time: 4.26 seconds; current allocated memory: 777.316 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name top
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_sparsemux_257_7_13_1_1
top_flow_control_loop_pipe_sequential_init
top_bitselect_1ns_4096ns_32ns_1_1_1
top_flow_control_loop_pipe_sequential_init
top_Pipeline_loop1
top_Pipeline_loop2
top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/global.setting.tcl 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/global.setting.tcl 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top-io-be.tcl 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.tbgen.tcl 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop1.tbgen.tcl 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top_Pipeline_loop2.tbgen.tcl 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.tbgen.tcl 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvp1802-lsvc4072-2MP-e-S -data names -quiet 
Command         ap_part_info done; 0.14 sec.
Execute         ap_part_info -name xcvp1802-lsvc4072-2MP-e-S -data info -quiet 
Command         ap_part_info done; 0.37 sec.
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/top.constraint.tcl 
Execute         sc_get_clocks top 
Execute         source /home/esantos04/Documents/vitis_hls/LargeRadiusJets/algorithm/filtering_tests/loop1_base/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST top MODULE2INSTS {top top top_Pipeline_loop1 grp_top_Pipeline_loop1_fu_1316 top_Pipeline_loop2 grp_top_Pipeline_loop2_fu_1578} INST2MODULE {top top grp_top_Pipeline_loop1_fu_1316 top_Pipeline_loop1 grp_top_Pipeline_loop2_fu_1578 top_Pipeline_loop2} INSTDATA {top {DEPTH 1 CHILDREN {grp_top_Pipeline_loop1_fu_1316 grp_top_Pipeline_loop2_fu_1578}} grp_top_Pipeline_loop1_fu_1316 {DEPTH 2 CHILDREN {}} grp_top_Pipeline_loop2_fu_1578 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_Pipeline_loop1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_1376_p2 SOURCE filtering.cc:12 VARIABLE add_ln12 LOOP loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln12_fu_1382_p2 SOURCE filtering.cc:12 VARIABLE icmp_ln12 LOOP loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_257_7_13_1_1_U1 SOURCE filtering.cc:13 VARIABLE temp LOOP loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 1 OPTYPE shl PRAGMA {} RTLNAME shl_ln15_fu_1974_p2 SOURCE filtering.cc:15 VARIABLE shl_ln15 LOOP loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln17_fu_1928_p2 SOURCE filtering.cc:17 VARIABLE xor_ln17 LOOP loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 1 OPTYPE shl PRAGMA {} RTLNAME shl_ln17_fu_1954_p2 SOURCE filtering.cc:17 VARIABLE shl_ln17 LOOP loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bitmask2_2_fu_1980_p3 SOURCE filtering.cc:14 VARIABLE bitmask2_2 LOOP loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME bitmask2_1_fu_1986_p2 SOURCE filtering.cc:14 VARIABLE bitmask2_1 LOOP loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bitmask1_2_fu_1992_p3 SOURCE filtering.cc:14 VARIABLE bitmask1_2 LOOP loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME bitmask1_1_fu_1999_p2 SOURCE filtering.cc:14 VARIABLE bitmask1_1 LOOP loop1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_Pipeline_loop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_2374_p2 SOURCE filtering.cc:22 VARIABLE add_ln22 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln22_fu_2380_p2 SOURCE filtering.cc:22 VARIABLE icmp_ln22 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_257_7_13_1_1_U133 SOURCE filtering.cc:23 VARIABLE temp LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitselect PRAGMA {} RTLNAME bitselect_1ns_4096ns_32ns_1_1_1_U134 SOURCE filtering.cc:25 VARIABLE tmp_2 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitselect PRAGMA {} RTLNAME bitselect_1ns_4096ns_32ns_1_1_1_U135 SOURCE filtering.cc:29 VARIABLE tmp_1 LOOP loop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitselect} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 24.35 seconds. CPU system time: 0.1 seconds. Elapsed time: 68.42 seconds; current allocated memory: 796.969 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
Execute         syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 346.74 MHz
Command       autosyn done; 123.95 sec.
Command     csynth_design done; 246.45 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:04:06; Allocated memory: 143.711 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.21 sec.
