Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/FINAL_TEST_BENCH_isim_beh.exe" -prj "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/FINAL_TEST_BENCH_beh.prj" "work.FINAL_TEST_BENCH" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/sign_extend.vhd" into library work
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/shifter_32_32.vhd" into library work
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/reg_file.vhd" into library work
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/reg_dst_mux.vhd" into library work
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/PC_adder_4.vhd" into library work
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/PC.vhd" into library work
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/mux_2_x_1.vhd" into library work
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/mem_file.vhd" into library work
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/instruction_file.vhd" into library work
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/control_unit.vhd" into library work
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/ALU_Control.vhd" into library work
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/ALU.vhd" into library work
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/Adder.vhd" into library work
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/MIPS.vhd" into library work
WARNING:HDLCompiler:946 - "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/MIPS.vhd" Line 247: Actual for formal port sel is neither a static name nor a globally static expression
Parsing VHDL file "D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/FINAL_TEST_BENCH.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_signed
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity instruction_file [instruction_file_default]
Compiling architecture behavioral of entity control_unit [control_unit_default]
Compiling architecture behavioral of entity reg_dst_mux [reg_dst_mux_default]
Compiling architecture behavioral of entity reg_file [reg_file_default]
Compiling architecture behavioral of entity sign_extend [sign_extend_default]
Compiling architecture behavioral of entity shifter_32_32 [shifter_32_32_default]
Compiling architecture behavioral of entity ALU_Control [alu_control_default]
Compiling architecture behavioral of entity mux_2_x_1 [\mux_2_x_1(32)\]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity mem_file [mem_file_default]
Compiling architecture behavioral of entity PC_adder_4 [pc_adder_4_default]
Compiling architecture behavioral of entity Adder [adder_default]
Compiling architecture behavioral of entity MIPS [mips_default]
Compiling architecture behavior of entity final_test_bench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 35 VHDL Units
Built simulation executable D:/Uni/Term 5/Computer Architecture/AbdelrahmanNabil_221000309_NEW - Copy/FINAL_TEST_BENCH_isim_beh.exe
Fuse Memory Usage: 39220 KB
Fuse CPU Usage: 453 ms
