#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jan 30 08:59:21 2024
# Process ID: 11356
# Current directory: C:/Users/arous/Bureau/APP2/pb_logique_seq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21328 C:\Users\arous\Bureau\APP2\pb_logique_seq\pb_logique_seq.xpr
# Log file: C:/Users/arous/Bureau/APP2/pb_logique_seq/vivado.log
# Journal file: C:/Users/arous/Bureau/APP2/pb_logique_seq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.xpr
open_bd_design {C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
source C:/Users/arous/Bureau/APP2/pb_logique_seq/schema.tcl
update_module_reference design_1_calcul_param_1_0_0
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference design_1_calcul_param_1_0_0
update_module_reference design_1_compteur_nbits_0_0
generate_target Simulation [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simul_module_sig_tb.tcl
open_bd_design {C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
close_sim
update_module_reference design_1_calcul_param_1_0_0
generate_target Simulation [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 6}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 7}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 8}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
restart
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 9}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
restart
run all
restart
run all
close_sim
update_compile_order -fileset sources_1
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 10}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 11}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 12}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
close_sim
update_module_reference design_1_calcul_param_1_0_0
update_module_reference design_1_compteur_nbits_0_0
source C:/Users/arous/Bureau/APP2/pb_logique_seq/schema.tcl
save_bd_design
generate_target Simulation [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 13}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
close_sim
update_module_reference design_1_calcul_param_1_0_0
generate_target Simulation [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 14}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
close_sim
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 16}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 17}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M1_decodeur_i2s}} 
run all
current_wave_config {Untitled 17}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
close_sim
update_module_reference design_1_mef_decod_i2s_v1b_0_0
generate_target Simulation [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 18}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
current_wave_config {Untitled 18}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M1_decodeur_i2s}} 
run all
close_sim
update_module_reference design_1_mef_decod_i2s_v1b_0_0
generate_target Simulation [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simul_module_sig_tb.tcl
open_bd_design {C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
close_sim
close_project
