===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.0918 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.6315 ( 18.6%)    3.6315 ( 22.6%)  FIR Parser
    6.7312 ( 34.6%)    4.7184 ( 29.3%)  'firrtl.circuit' Pipeline
    1.2639 (  6.5%)    0.6323 (  3.9%)    'firrtl.module' Pipeline
    1.0903 (  5.6%)    0.5494 (  3.4%)      CSE
    0.0014 (  0.0%)    0.0010 (  0.0%)        (A) DominanceInfo
    0.1701 (  0.9%)    0.0886 (  0.6%)      LowerCHIRRTL
    0.1279 (  0.7%)    0.1279 (  0.8%)    InferWidths
    0.4773 (  2.5%)    0.4773 (  3.0%)    InferResets
    0.0482 (  0.2%)    0.0482 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0444 (  0.2%)    0.0444 (  0.3%)    PrefixModules
    0.3543 (  1.8%)    0.3543 (  2.2%)    LowerFIRRTLTypes
    1.8956 (  9.7%)    0.9479 (  5.9%)    'firrtl.module' Pipeline
    0.6112 (  3.1%)    0.3284 (  2.0%)      ExpandWhens
    1.2808 (  6.6%)    0.6636 (  4.1%)      Canonicalizer
    0.2164 (  1.1%)    0.2164 (  1.3%)    Inliner
    1.1721 (  6.0%)    1.1721 (  7.3%)    IMConstProp
    0.0479 (  0.2%)    0.0479 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    0.8676 (  4.5%)    0.4342 (  2.7%)    'firrtl.module' Pipeline
    0.8655 (  4.4%)    0.4334 (  2.7%)      Canonicalizer
    0.1708 (  0.9%)    0.1708 (  1.1%)    CreateSiFiveMetadata
    0.1356 (  0.7%)    0.1356 (  0.8%)    EmitOMIR
    0.0462 (  0.2%)    0.0462 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.1519 (  5.9%)    1.1519 (  7.2%)  LowerFIRRTLToHW
    0.2717 (  1.4%)    0.2717 (  1.7%)  HWMemSimImpl
    2.7433 ( 14.1%)    1.3729 (  8.5%)  'hw.module' Pipeline
    0.0825 (  0.4%)    0.0450 (  0.3%)    HWCleanup
    0.7355 (  3.8%)    0.3714 (  2.3%)    CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.5309 (  7.9%)    0.7750 (  4.8%)    Canonicalizer
    0.0147 (  0.1%)    0.0075 (  0.0%)    HWLegalizeModules
    0.3701 (  1.9%)    0.1855 (  1.2%)    PrettifyVerilog
    4.9377 ( 25.4%)    4.9377 ( 30.7%)  ExportVerilog
    0.0048 (  0.0%)    0.0048 (  0.0%)  Rest
   19.4748 (100.0%)   16.0918 (100.0%)  Total

{
  totalTime: 16.127,
  maxMemory: 805179392
}
