set_property ROUTE { LIOB33_X0Y51/IOB_IBUF1 LIOI3_X0Y51/LIOI_I1 LIOI3_X0Y51/LIOI_ILOGIC1_D LIOI3_X0Y51/IOI_ILOGIC1_O LIOI3_X0Y51/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y51/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y51/NE6BEG0 { INT_L_X2Y55/NE2BEG0 INT_R_X3Y56/NN6BEG0 INT_R_X3Y62/LV0 INT_R_X3Y71/NN6BEG1 INT_R_X3Y77/NN2BEG1 INT_R_X3Y79/BYP_ALT1 INT_R_X3Y79/BYP1 CLBLM_R_X3Y79/CLBLM_M_AX } INT_L_X2Y55/EE4BEG0 INT_L_X6Y55/NN6BEG0 INT_L_X6Y61/LV_L0 INT_L_X6Y79/WW4BEG3 INT_L_X2Y79/NL1BEG2 INT_L_X2Y80/EL1BEG1 INT_R_X3Y80/BYP_ALT1 INT_R_X3Y80/BYP1 CLBLM_R_X3Y80/CLBLM_M_AX }  [get_nets {din_IBUF[1]}]
set_property ROUTE { CLBLM_R_X3Y83/CLBLM_M_B CLBLM_R_X3Y83/CLBLM_LOGIC_OUTS13 INT_R_X3Y83/NW6BEG1 INT_R_X1Y87/NE2BEG1 INT_L_X2Y88/NW6BEG1 INT_L_X0Y92/SW6BEG0 INT_R_X1Y88/SL1BEG0 INT_R_X1Y87/WL1BEG_N3 INT_L_X0Y86/SR1BEG_S0 INT_L_X0Y86/IMUX_L34 LIOI3_X0Y85/IOI_OLOGIC0_D1 LIOI3_X0Y85/LIOI_OLOGIC0_OQ LIOI3_X0Y85/LIOI_O0 }  [get_nets {Rb_OBUF[9]}]
set_property ROUTE { CLBLM_R_X3Y84/CLBLM_M_AMUX CLBLM_R_X3Y84/CLBLM_LOGIC_OUTS20 INT_R_X3Y84/NW6BEG2 INT_R_X1Y88/NN6BEG2 INT_R_X1Y94/NN6BEG2 INT_R_X1Y100/NW6BEG2 INT_L_X0Y104/NR1BEG2 INT_L_X0Y105/NN2BEG2 INT_L_X0Y107/SR1BEG2 INT_L_X0Y106/FAN_ALT1 INT_L_X0Y106/FAN_BOUNCE1 INT_L_X0Y106/IMUX_L34 LIOI3_X0Y105/IOI_OLOGIC0_D1 LIOI3_X0Y105/LIOI_OLOGIC0_OQ LIOI3_X0Y105/LIOI_O0 }  [get_nets {Ra_OBUF[6]}]
set_property ROUTE { CLBLM_R_X3Y84/CLBLM_M_CMUX CLBLM_R_X3Y84/CLBLM_LOGIC_OUTS22 INT_R_X3Y84/WW4BEG0 INT_L_X0Y84/NN6BEG0 INT_L_X0Y90/NN6BEG0 INT_L_X0Y96/NN6BEG0 INT_L_X0Y102/NN6BEG0 INT_L_X0Y108/NL1BEG_N3 INT_L_X0Y108/NN2BEG3 INT_L_X0Y110/FAN_ALT1 INT_L_X0Y110/FAN_BOUNCE1 INT_L_X0Y110/IMUX_L34 LIOI3_X0Y109/IOI_OLOGIC0_D1 LIOI3_X0Y109/LIOI_OLOGIC0_OQ LIOI3_X0Y109/LIOI_O0 }  [get_nets {Ra_OBUF[10]}]
set_property ROUTE { CLBLM_R_X3Y79/CLBLM_M_A CLBLM_R_X3Y79/CLBLM_LOGIC_OUTS12 INT_R_X3Y79/WW4BEG0 INT_L_X0Y79/SE2BEG0 INT_R_X1Y78/SL1BEG0 INT_R_X1Y77/WL1BEG_N3 INT_L_X0Y77/NL1BEG_N3 INT_L_X0Y77/FAN_ALT1 INT_L_X0Y77/FAN_BOUNCE1 INT_L_X0Y77/IMUX_L34 LIOI3_X0Y77/IOI_OLOGIC1_D1 LIOI3_X0Y77/LIOI_OLOGIC1_OQ LIOI3_X0Y77/LIOI_O1 }  [get_nets {Rb_OBUF[1]}]
set_property ROUTE { CLBLM_R_X3Y83/CLBLM_M_C CLBLM_R_X3Y83/CLBLM_LOGIC_OUTS14 INT_R_X3Y83/NW6BEG2 INT_R_X1Y87/SW2BEG1 INT_L_X0Y86/NW2BEG2 INT_L_X0Y87/NN2BEG2 INT_L_X0Y89/SR1BEG2 INT_L_X0Y88/FAN_ALT1 INT_L_X0Y88/FAN_BOUNCE1 INT_L_X0Y88/IMUX_L34 LIOI3_TBYTETERM_X0Y87/IOI_OLOGIC0_D1 LIOI3_TBYTETERM_X0Y87/LIOI_OLOGIC0_OQ LIOI3_TBYTETERM_X0Y87/LIOI_O0 }  [get_nets {Rb_OBUF[11]}]
set_property ROUTE { LIOB33_X0Y65/IOB_IBUF1 LIOI3_X0Y65/LIOI_I1 LIOI3_X0Y65/LIOI_ILOGIC1_D LIOI3_X0Y65/IOI_ILOGIC1_O LIOI3_X0Y65/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y65/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y65/NE6BEG0 { INT_L_X2Y69/NL1BEG_N3 INT_L_X2Y69/NN2BEG3 INT_L_X2Y71/NN6BEG3 INT_L_X2Y77/NN2BEG3 INT_L_X2Y79/NN2BEG3 INT_L_X2Y81/NL1BEG2 INT_L_X2Y82/EL1BEG1 INT_R_X3Y82/BYP_ALT4 INT_R_X3Y82/BYP4 CLBLM_R_X3Y82/CLBLM_M_BX } INT_L_X2Y69/EE2BEG0 INT_L_X4Y69/NN6BEG0 INT_L_X4Y74/SR1BEG_S0 INT_L_X4Y74/WW2BEG0 INT_L_X2Y74/NN6BEG1 INT_L_X2Y80/NE2BEG1 INT_R_X3Y81/BYP_ALT4 INT_R_X3Y81/BYP4 CLBLM_R_X3Y81/CLBLM_M_BX }  [get_nets {din_IBUF[15]}]
set_property ROUTE { LIOB33_X0Y73/IOB_IBUF1 LIOI3_X0Y73/LIOI_I1 LIOI3_X0Y73/LIOI_ILOGIC1_D LIOI3_X0Y73/IOI_ILOGIC1_O LIOI3_X0Y73/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y73/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y73/NE6BEG0 { INT_L_X2Y77/NE2BEG0 INT_R_X3Y78/NR1BEG0 INT_R_X3Y79/NL1BEG_N3 INT_R_X3Y79/IMUX29 CLBLM_R_X3Y79/CLBLM_M_C2 } INT_L_X2Y77/NN6BEG0 { INT_L_X2Y83/EL1BEG_N3 { INT_R_X3Y82/NR1BEG3 INT_R_X3Y83/FAN_ALT1 INT_R_X3Y83/FAN_BOUNCE1 { INT_R_X3Y83/IMUX18 CLBLM_R_X3Y83/CLBLM_M_B2 } INT_R_X3Y83/IMUX2 CLBLM_R_X3Y83/CLBLM_M_A2 } INT_R_X3Y82/SL1BEG3 { INT_R_X3Y81/SR1BEG_S0 { INT_R_X3Y81/IMUX18 CLBLM_R_X3Y81/CLBLM_M_B2 } INT_R_X3Y81/IMUX2 CLBLM_R_X3Y81/CLBLM_M_A2 } INT_R_X3Y81/SS2BEG3 INT_R_X3Y79/SR1BEG_S0 { INT_R_X3Y79/IMUX2 CLBLM_R_X3Y79/CLBLM_M_A2 } INT_R_X3Y79/IMUX18 CLBLM_R_X3Y79/CLBLM_M_B2 } { INT_L_X2Y83/NR1BEG0 INT_L_X2Y84/EL1BEG_N3 INT_R_X3Y83/IMUX29 CLBLM_R_X3Y83/CLBLM_M_C2 } INT_L_X2Y82/SR1BEG_S0 INT_L_X2Y82/SR1BEG1 INT_L_X2Y81/ER1BEG2 INT_R_X3Y81/IMUX29 CLBLM_R_X3Y81/CLBLM_M_C2 }  [get_nets {SR2_IBUF[1]}]
set_property ROUTE { LIOB33_X0Y51/IOB_IBUF0 LIOI3_X0Y51/LIOI_I0 LIOI3_X0Y51/LIOI_ILOGIC0_D LIOI3_X0Y51/IOI_ILOGIC0_O LIOI3_X0Y51/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y52/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y52/NE6BEG0 { INT_L_X2Y56/NE2BEG0 INT_R_X3Y57/NN6BEG0 INT_R_X3Y63/LV0 INT_R_X3Y72/NN6BEG1 INT_R_X3Y78/NR1BEG1 INT_R_X3Y79/FAN_ALT2 INT_R_X3Y79/FAN2 CLBLM_R_X3Y79/CLBLM_M_BI } INT_L_X2Y56/NN2BEG0 INT_L_X2Y58/NN6BEG0 INT_L_X2Y64/LV_L0 INT_L_X2Y73/NN6BEG1 INT_L_X2Y79/NE2BEG1 INT_R_X3Y80/FAN_ALT2 INT_R_X3Y80/FAN2 CLBLM_R_X3Y80/CLBLM_M_BI }  [get_nets {din_IBUF[2]}]
set_property ROUTE { CLBLM_R_X3Y80/CLBLM_M_C CLBLM_R_X3Y80/CLBLM_LOGIC_OUTS14 INT_R_X3Y80/WW2BEG2 INT_R_X1Y80/NN6BEG3 INT_R_X1Y86/NN6BEG3 INT_R_X1Y92/NN6BEG3 INT_R_X1Y98/NN6BEG3 INT_R_X1Y104/NW2BEG3 INT_L_X0Y105/FAN_ALT1 INT_L_X0Y105/FAN_BOUNCE1 INT_L_X0Y105/IMUX_L34 LIOI3_X0Y105/IOI_OLOGIC1_D1 LIOI3_X0Y105/LIOI_OLOGIC1_OQ LIOI3_X0Y105/LIOI_O1 }  [get_nets {Ra_OBUF[5]}]
set_property ROUTE { CLBLM_R_X3Y79/CLBLM_M_BMUX CLBLM_R_X3Y79/CLBLM_LOGIC_OUTS21 INT_R_X3Y79/SS6BEG3 INT_R_X3Y73/WL1BEG2 INT_L_X2Y73/SR1BEG3 INT_L_X2Y72/SW2BEG3 INT_R_X1Y71/SW2BEG3 INT_L_X0Y71/NW2BEG0 INT_L_X0Y72/NN2BEG0 INT_L_X0Y74/NN6BEG0 INT_L_X0Y79/SR1BEG_S0 INT_L_X0Y79/IMUX_L34 LIOI3_X0Y79/IOI_OLOGIC1_D1 LIOI3_X0Y79/LIOI_OLOGIC1_OQ LIOI3_X0Y79/LIOI_O1 }  [get_nets {Rb_OBUF[2]}]
set_property ROUTE { CLBLM_R_X3Y83/CLBLM_M_CMUX CLBLM_R_X3Y83/CLBLM_LOGIC_OUTS22 INT_R_X3Y83/NW6BEG0 INT_R_X1Y87/NN2BEG0 INT_R_X1Y89/NW6BEG0 INT_L_X0Y93/EE4BEG0 INT_L_X4Y93/SW6BEG0 INT_L_X2Y89/WL1BEG_N3 INT_R_X1Y88/SR1BEG_S0 INT_R_X1Y88/WL1BEG_N3 INT_L_X0Y87/SR1BEG_S0 INT_L_X0Y87/IMUX_L34 LIOI3_TBYTETERM_X0Y87/IOI_OLOGIC1_D1 LIOI3_TBYTETERM_X0Y87/LIOI_OLOGIC1_OQ LIOI3_TBYTETERM_X0Y87/LIOI_O1 }  [get_nets {Rb_OBUF[10]}]
set_property ROUTE { LIOB33_X0Y71/IOB_IBUF0 LIOI3_X0Y71/LIOI_I0 LIOI3_X0Y71/LIOI_ILOGIC0_D LIOI3_X0Y71/IOI_ILOGIC0_O LIOI3_X0Y71/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y72/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y72/NE6BEG0 { INT_L_X2Y76/NN2BEG0 { INT_L_X2Y78/NN2BEG0 INT_L_X2Y80/EL1BEG_N3 INT_R_X3Y79/IMUX7 CLBLM_R_X3Y79/CLBLM_M_A1 } { INT_L_X2Y78/NE2BEG0 INT_R_X3Y79/IMUX32 CLBLM_R_X3Y79/CLBLM_M_C1 } INT_L_X2Y78/NL1BEG_N3 INT_L_X2Y78/NE2BEG3 INT_R_X3Y79/IMUX15 CLBLM_R_X3Y79/CLBLM_M_B1 } { INT_L_X2Y76/NE6BEG0 INT_L_X4Y80/NW2BEG0 INT_R_X3Y81/IMUX32 CLBLM_R_X3Y81/CLBLM_M_C1 } INT_L_X2Y76/NN6BEG0 { INT_L_X2Y82/NE2BEG0 { INT_R_X3Y83/IMUX32 CLBLM_R_X3Y83/CLBLM_M_C1 } INT_R_X3Y83/NR1BEG0 INT_R_X3Y84/FAN_ALT4 INT_R_X3Y84/FAN_BOUNCE4 { INT_R_X3Y83/IMUX7 CLBLM_R_X3Y83/CLBLM_M_A1 } INT_R_X3Y83/IMUX15 CLBLM_R_X3Y83/CLBLM_M_B1 } INT_L_X2Y82/EL1BEG_N3 { INT_R_X3Y81/IMUX15 CLBLM_R_X3Y81/CLBLM_M_B1 } INT_R_X3Y81/IMUX7 CLBLM_R_X3Y81/CLBLM_M_A1 }  [get_nets {SR2_IBUF[0]}]
set_property ROUTE { LIOB33_X0Y61/IOB_IBUF0 LIOI3_X0Y61/LIOI_I0 LIOI3_X0Y61/LIOI_ILOGIC0_D LIOI3_X0Y61/IOI_ILOGIC0_O LIOI3_X0Y61/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y62/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y62/NE6BEG0 INT_L_X2Y66/NR1BEG0 INT_L_X2Y67/LV_L0 INT_L_X2Y76/NN6BEG1 INT_L_X2Y82/EL1BEG0 { INT_R_X3Y82/SL1BEG0 INT_R_X3Y81/FAN_ALT0 INT_R_X3Y81/FAN0 CLBLM_R_X3Y81/CLBLM_M_AI } INT_R_X3Y82/FAN_ALT0 INT_R_X3Y82/FAN0 CLBLM_R_X3Y82/CLBLM_M_AI }  [get_nets {din_IBUF[12]}]
set_property ROUTE { LIOB33_X0Y53/IOB_IBUF1 LIOI3_X0Y53/LIOI_I1 LIOI3_X0Y53/LIOI_ILOGIC1_D LIOI3_X0Y53/IOI_ILOGIC1_O LIOI3_X0Y53/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y53/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y53/NE6BEG0 INT_L_X2Y57/NN6BEG0 { INT_L_X2Y63/NN6BEG0 INT_L_X2Y69/NN6BEG0 INT_L_X2Y75/NE6BEG0 INT_L_X4Y79/NW2BEG0 INT_R_X3Y79/BYP_ALT7 INT_R_X3Y79/BYP_BOUNCE7 INT_R_X3Y80/BYP_ALT4 INT_R_X3Y80/BYP4 CLBLM_R_X3Y80/CLBLM_M_BX } INT_L_X2Y63/LV_L0 INT_L_X2Y72/NN6BEG1 INT_L_X2Y78/NE2BEG1 INT_R_X3Y79/BYP_ALT4 INT_R_X3Y79/BYP4 CLBLM_R_X3Y79/CLBLM_M_BX }  [get_nets {din_IBUF[3]}]
set_property ROUTE { CLBLM_R_X3Y83/CLBLM_M_A CLBLM_R_X3Y83/CLBLM_LOGIC_OUTS12 INT_R_X3Y83/EE2BEG0 INT_R_X5Y83/SW6BEG0 INT_R_X3Y79/NW6BEG1 INT_R_X1Y83/NL1BEG0 INT_R_X1Y84/NL1BEG_N3 INT_R_X1Y84/WR1BEG_S0 INT_L_X0Y84/SR1BEG_S0 INT_L_X0Y84/IMUX_L34 LIOI3_X0Y83/IOI_OLOGIC0_D1 LIOI3_X0Y83/LIOI_OLOGIC0_OQ LIOI3_X0Y83/LIOI_O0 }  [get_nets {Rb_OBUF[7]}]
set_property ROUTE { CLBLM_R_X3Y80/CLBLM_M_CMUX CLBLM_R_X3Y80/CLBLM_LOGIC_OUTS22 INT_R_X3Y80/NW6BEG0 INT_R_X1Y84/NN6BEG0 INT_R_X1Y90/NN6BEG0 INT_R_X1Y96/NN6BEG0 INT_R_X1Y102/NN2BEG0 INT_R_X1Y103/WW2BEG3 INT_L_X0Y103/NR1BEG3 INT_L_X0Y104/FAN_ALT1 INT_L_X0Y104/FAN_BOUNCE1 INT_L_X0Y104/IMUX_L34 LIOI3_X0Y103/IOI_OLOGIC0_D1 LIOI3_X0Y103/LIOI_OLOGIC0_OQ LIOI3_X0Y103/LIOI_O0 }  [get_nets {Ra_OBUF[4]}]
set_property ROUTE { LIOB33_X0Y77/IOB_IBUF0 LIOI3_X0Y77/LIOI_I0 LIOI3_X0Y77/LIOI_ILOGIC0_D LIOI3_X0Y77/IOI_ILOGIC0_O LIOI3_X0Y77/LIOI_I2GCLK_TOP0 HCLK_CMT_X8Y78/HCLK_CMT_MUX_CLK_6 CLK_HROW_BOT_R_X78Y78/CLK_HROW_BOT_R_CK_BUFG_CASCO30 CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_BUFGCTRL15_I0 CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_BUFGCTRL15_O CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_R_FBG_OUT15 CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_BUFGCTRL0_I0 }  [get_nets {clk_IBUF}]
set_property ROUTE { CLBLM_R_X3Y81/CLBLM_M_A CLBLM_R_X3Y81/CLBLM_LOGIC_OUTS12 INT_R_X3Y81/NW6BEG0 INT_R_X1Y84/WW2BEG3 INT_L_X0Y84/NN6BEG3 INT_L_X0Y90/NW2BEG3 INT_L_X0Y91/SL1BEG3 INT_L_X0Y90/FAN_ALT1 INT_L_X0Y90/FAN_BOUNCE1 INT_L_X0Y90/IMUX_L34 LIOI3_X0Y89/IOI_OLOGIC0_D1 LIOI3_X0Y89/LIOI_OLOGIC0_OQ LIOI3_X0Y89/LIOI_O0 }  [get_nets {Rb_OBUF[13]}]
set_property ROUTE { LIOB33_X0Y53/IOB_IBUF0 LIOI3_X0Y53/LIOI_I0 LIOI3_X0Y53/LIOI_ILOGIC0_D LIOI3_X0Y53/IOI_ILOGIC0_O LIOI3_X0Y53/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y54/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y54/NE6BEG0 INT_L_X2Y58/NL1BEG_N3 { INT_L_X2Y58/NE2BEG3 INT_R_X3Y59/LH12 INT_R_X3Y59/LVB0 INT_R_X3Y71/NN6BEG2 INT_R_X3Y77/NN2BEG2 INT_R_X3Y79/FAN_ALT5 INT_R_X3Y79/FAN5 CLBLM_R_X3Y79/CLBLM_M_CI } INT_L_X2Y58/NL1BEG2 INT_L_X2Y59/NN2BEG2 INT_L_X2Y61/NN6BEG2 INT_L_X2Y67/NN6BEG2 INT_L_X2Y73/NN6BEG2 INT_L_X2Y79/NE2BEG2 INT_R_X3Y80/FAN_ALT5 INT_R_X3Y80/FAN5 CLBLM_R_X3Y80/CLBLM_M_CI }  [get_nets {din_IBUF[4]}]
set_property ROUTE { LIOB33_X0Y63/IOB_IBUF1 LIOI3_TBYTETERM_X0Y63/LIOI_I1 LIOI3_TBYTETERM_X0Y63/LIOI_ILOGIC1_D LIOI3_TBYTETERM_X0Y63/IOI_ILOGIC1_O LIOI3_TBYTETERM_X0Y63/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y63/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y63/NE6BEG0 INT_L_X2Y67/NR1BEG0 INT_L_X2Y68/LV_L0 { INT_L_X2Y86/SS6BEG3 INT_L_X2Y80/ER1BEG_S0 INT_R_X3Y81/BYP_ALT1 INT_R_X3Y81/BYP1 CLBLM_R_X3Y81/CLBLM_M_AX } INT_L_X2Y77/NN6BEG1 INT_L_X2Y83/EL1BEG0 INT_R_X3Y83/SL1BEG0 INT_R_X3Y82/BYP_ALT1 INT_R_X3Y82/BYP1 CLBLM_R_X3Y82/CLBLM_M_AX }  [get_nets {din_IBUF[13]}]
set_property ROUTE { CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_BUFGCTRL0_O CLK_BUFG_BOT_R_X78Y100/CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_X78Y90/CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_BOT_R_X78Y78/CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_BOT_R_X78Y78/CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_BOT_R_X78Y78/CLK_HROW_CK_BUFHCLK_L8 { HCLK_L_X11Y78/HCLK_CK_INOUT_L0 HCLK_R_X12Y78/HCLK_LEAF_CLK_B_TOP4 { INT_R_X3Y80/GCLK_B4_EAST INT_R_X3Y80/CLK1 CLBLM_R_X3Y80/CLBLM_M_CLK } { INT_R_X3Y79/GCLK_B4_EAST INT_R_X3Y79/CLK1 CLBLM_R_X3Y79/CLBLM_M_CLK } { INT_R_X3Y81/GCLK_B4_EAST INT_R_X3Y81/CLK1 CLBLM_R_X3Y81/CLBLM_M_CLK } INT_R_X3Y84/GCLK_B4_EAST INT_R_X3Y84/CLK1 CLBLM_R_X3Y84/CLBLM_M_CLK } HCLK_L_X11Y78/HCLK_LEAF_CLK_B_TOPL1 { INT_L_X2Y82/GCLK_L_B7_EAST INT_R_X3Y82/CLK1 CLBLM_R_X3Y82/CLBLM_M_CLK } INT_L_X2Y83/GCLK_L_B7_EAST INT_R_X3Y83/CLK1 CLBLM_R_X3Y83/CLBLM_M_CLK }  [get_nets {clk_IBUF_BUFG}]
set_property ROUTE { CLBLM_R_X3Y80/CLBLM_M_B CLBLM_R_X3Y80/CLBLM_LOGIC_OUTS13 INT_R_X3Y80/NW6BEG1 INT_R_X1Y84/NN6BEG1 INT_R_X1Y90/NN6BEG1 INT_R_X1Y96/NN6BEG1 INT_R_X1Y102/NL1BEG0 INT_R_X1Y103/NW2BEG0 INT_L_X0Y103/SR1BEG_S0 INT_L_X0Y103/IMUX_L34 LIOI3_X0Y103/IOI_OLOGIC1_D1 LIOI3_X0Y103/LIOI_OLOGIC1_OQ LIOI3_X0Y103/LIOI_O1 }  [get_nets {Ra_OBUF[3]}]
set_property ROUTE { CLBLM_R_X3Y83/CLBLM_M_BMUX CLBLM_R_X3Y83/CLBLM_LOGIC_OUTS21 INT_R_X3Y83/EE4BEG3 INT_R_X7Y83/SW6BEG3 INT_R_X5Y80/NW6BEG0 INT_R_X3Y83/WW2BEG3 INT_R_X1Y83/WW2BEG3 INT_L_X0Y83/ER1BEG_S0 INT_R_X1Y84/NR1BEG0 INT_R_X1Y85/NW2BEG0 INT_L_X0Y85/SR1BEG_S0 INT_L_X0Y85/IMUX_L34 LIOI3_X0Y85/IOI_OLOGIC1_D1 LIOI3_X0Y85/LIOI_OLOGIC1_OQ LIOI3_X0Y85/LIOI_O1 }  [get_nets {Rb_OBUF[8]}]
set_property ROUTE { CLBLM_R_X3Y82/CLBLM_M_B CLBLM_R_X3Y82/CLBLM_LOGIC_OUTS13 INT_R_X3Y82/NN6BEG1 INT_R_X3Y88/WW4BEG1 INT_L_X0Y88/NN6BEG1 INT_L_X0Y94/NN6BEG1 INT_L_X0Y100/NN6BEG1 INT_L_X0Y106/NN6BEG1 INT_L_X0Y112/NN2BEG1 INT_L_X0Y114/NR1BEG1 INT_L_X0Y115/IMUX_L34 LIOI3_X0Y115/IOI_OLOGIC1_D1 LIOI3_X0Y115/LIOI_OLOGIC1_OQ LIOI3_X0Y115/LIOI_O1 }  [get_nets {Ra_OBUF[15]}]
set_property ROUTE { CLBLM_R_X3Y79/CLBLM_M_AMUX CLBLM_R_X3Y79/CLBLM_LOGIC_OUTS20 INT_R_X3Y79/SW6BEG2 INT_R_X1Y75/WW2BEG2 INT_L_X0Y75/WR1BEG3 INT_L_X0Y75/NE2BEG3 INT_R_X1Y76/WR1BEG_S0 INT_L_X0Y77/FAN_ALT4 INT_L_X0Y77/FAN_BOUNCE4 INT_L_X0Y76/FAN_ALT1 INT_L_X0Y76/FAN_BOUNCE1 INT_L_X0Y76/IMUX_L34 LIOI3_X0Y75/IOI_OLOGIC0_D1 LIOI3_X0Y75/LIOI_OLOGIC0_OQ LIOI3_X0Y75/LIOI_O0 }  [get_nets {Rb_OBUF[0]}]
set_property ROUTE { CLBLM_R_X3Y81/CLBLM_M_AMUX CLBLM_R_X3Y81/CLBLM_LOGIC_OUTS20 INT_R_X3Y81/WW4BEG2 INT_L_X0Y81/NE6BEG2 INT_L_X2Y85/NW2BEG2 INT_R_X1Y86/NW2BEG2 INT_L_X0Y87/NN6BEG2 INT_L_X0Y93/SR1BEG2 INT_L_X0Y92/SR1BEG3 INT_L_X0Y91/SS2BEG3 INT_L_X0Y89/SR1BEG_S0 INT_L_X0Y89/IMUX_L34 LIOI3_X0Y89/IOI_OLOGIC1_D1 LIOI3_X0Y89/LIOI_OLOGIC1_OQ LIOI3_X0Y89/LIOI_O1 }  [get_nets {Rb_OBUF[12]}]
set_property ROUTE { LIOB33_X0Y63/IOB_IBUF0 LIOI3_TBYTETERM_X0Y63/LIOI_I0 LIOI3_TBYTETERM_X0Y63/LIOI_ILOGIC0_D LIOI3_TBYTETERM_X0Y63/IOI_ILOGIC0_O LIOI3_TBYTETERM_X0Y63/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y64/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y64/NE6BEG0 INT_L_X2Y68/NN6BEG0 { INT_L_X2Y74/EE4BEG0 INT_L_X6Y74/NN6BEG0 INT_L_X6Y80/NR1BEG0 INT_L_X6Y81/WR1BEG1 INT_R_X5Y81/WW2BEG0 INT_R_X3Y81/FAN_ALT2 INT_R_X3Y81/FAN2 CLBLM_R_X3Y81/CLBLM_M_BI } INT_L_X2Y74/LV_L0 INT_L_X2Y74/LH0 INT_R_X3Y74/NN6BEG1 INT_R_X3Y80/NN2BEG1 INT_R_X3Y82/FAN_ALT2 INT_R_X3Y82/FAN2 CLBLM_R_X3Y82/CLBLM_M_BI }  [get_nets {din_IBUF[14]}]
set_property ROUTE { LIOB33_X0Y65/IOB_IBUF0 LIOI3_X0Y65/LIOI_I0 LIOI3_X0Y65/LIOI_ILOGIC0_D LIOI3_X0Y65/IOI_ILOGIC0_O LIOI3_X0Y65/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y66/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y66/NE6BEG0 INT_L_X2Y70/NN6BEG0 INT_L_X2Y76/NE2BEG0 { INT_R_X3Y77/NL1BEG_N3 INT_R_X3Y77/NN2BEG3 INT_R_X3Y79/SR1BEG3 INT_R_X3Y79/IMUX40 CLBLM_R_X3Y79/CLBLM_M_D1 } { INT_R_X3Y77/EE4BEG0 INT_R_X7Y77/NN6BEG0 INT_R_X7Y83/LV18 INT_R_X7Y83/WW4BEG3 INT_R_X3Y83/SR1BEG3 INT_R_X3Y83/IMUX40 CLBLM_R_X3Y83/CLBLM_M_D1 } INT_R_X3Y77/NN6BEG0 INT_R_X3Y83/NW2BEG0 INT_L_X2Y84/NE2BEG0 INT_R_X3Y85/SL1BEG0 { INT_R_X3Y84/IMUX40 CLBLM_R_X3Y84/CLBLM_M_D1 } { INT_R_X3Y84/SR1BEG1 INT_R_X3Y83/SR1BEG2 INT_R_X3Y82/SL1BEG2 INT_R_X3Y81/SR1BEG3 INT_R_X3Y81/IMUX40 CLBLM_R_X3Y81/CLBLM_M_D1 } INT_R_X3Y84/SS2BEG0 { INT_R_X3Y82/SS2BEG0 INT_R_X3Y80/IMUX40 CLBLM_R_X3Y80/CLBLM_M_D1 } INT_R_X3Y82/IMUX40 CLBLM_R_X3Y82/CLBLM_M_D1 }  [get_nets {DR_IBUF[0]}]
set_property ROUTE { LIOB33_X0Y73/IOB_IBUF0 LIOI3_X0Y73/LIOI_I0 LIOI3_X0Y73/LIOI_ILOGIC0_D LIOI3_X0Y73/IOI_ILOGIC0_O LIOI3_X0Y73/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y74/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y74/NE6BEG0 INT_L_X2Y78/SE2BEG0 INT_R_X3Y77/NR1BEG0 INT_R_X3Y78/NL1BEG_N3 { INT_R_X3Y78/NR1BEG3 { INT_R_X3Y79/NL1BEG2 INT_R_X3Y80/NL1BEG1 { INT_R_X3Y81/IMUX17 CLBLM_R_X3Y81/CLBLM_M_B3 } INT_R_X3Y81/IMUX1 CLBLM_R_X3Y81/CLBLM_M_A3 } { INT_R_X3Y79/NN2BEG3 { INT_R_X3Y81/NN2BEG3 INT_R_X3Y83/IMUX22 CLBLM_R_X3Y83/CLBLM_M_C3 } { INT_R_X3Y81/IMUX22 CLBLM_R_X3Y81/CLBLM_M_C3 } INT_R_X3Y81/NR1BEG3 INT_R_X3Y82/BYP_ALT7 INT_R_X3Y82/BYP_BOUNCE7 { INT_R_X3Y83/IMUX17 CLBLM_R_X3Y83/CLBLM_M_B3 } INT_R_X3Y83/IMUX1 CLBLM_R_X3Y83/CLBLM_M_A3 } INT_R_X3Y79/IMUX22 CLBLM_R_X3Y79/CLBLM_M_C3 } INT_R_X3Y78/BYP_ALT3 INT_R_X3Y78/BYP_BOUNCE3 { INT_R_X3Y79/IMUX1 CLBLM_R_X3Y79/CLBLM_M_A3 } INT_R_X3Y79/IMUX17 CLBLM_R_X3Y79/CLBLM_M_B3 }  [get_nets {SR2_IBUF[2]}]
set_property ROUTE { LIOB33_X0Y55/IOB_IBUF1 LIOI3_X0Y55/LIOI_I1 LIOI3_X0Y55/LIOI_ILOGIC1_D LIOI3_X0Y55/IOI_ILOGIC1_O LIOI3_X0Y55/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y55/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y55/NE6BEG0 { INT_L_X2Y59/NN6BEG0 INT_L_X2Y65/NL1BEG_N3 INT_L_X2Y65/NL1BEG2 INT_L_X2Y66/NE2BEG2 INT_R_X3Y67/NN6BEG2 INT_R_X3Y73/NN6BEG2 INT_R_X3Y79/NR1BEG2 INT_R_X3Y80/BYP_ALT3 INT_R_X3Y80/BYP3 CLBLM_R_X3Y80/CLBLM_M_CX } INT_L_X2Y59/NR1BEG0 INT_L_X2Y60/EL1BEG_N3 INT_R_X3Y59/NR1BEG3 INT_R_X3Y60/LVB0 INT_R_X3Y72/NN6BEG2 INT_R_X3Y78/NR1BEG2 INT_R_X3Y79/BYP_ALT3 INT_R_X3Y79/BYP3 CLBLM_R_X3Y79/CLBLM_M_CX }  [get_nets {din_IBUF[5]}]
set_property ROUTE { LIOB33_X0Y75/IOB_IBUF1 LIOI3_X0Y75/LIOI_I1 LIOI3_X0Y75/LIOI_ILOGIC1_D LIOI3_X0Y75/IOI_ILOGIC1_O LIOI3_X0Y75/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y75/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y75/NE6BEG0 { INT_L_X2Y79/NE2BEG0 INT_R_X3Y80/NR1BEG0 INT_R_X3Y81/NL1BEG_N3 INT_R_X3Y81/NL1BEG2 INT_R_X3Y82/FAN_ALT7 INT_R_X3Y82/FAN7 CLBLM_R_X3Y82/CLBLM_M_CE } { INT_L_X2Y79/NN2BEG0 INT_L_X2Y81/NN2BEG0 INT_L_X2Y83/NL1BEG_N3 INT_L_X2Y83/EL1BEG2 { INT_R_X3Y83/NR1BEG2 INT_R_X3Y84/FAN_ALT7 INT_R_X3Y84/FAN7 CLBLM_R_X3Y84/CLBLM_M_CE } INT_R_X3Y83/FAN_ALT7 INT_R_X3Y83/FAN7 CLBLM_R_X3Y83/CLBLM_M_CE } INT_L_X2Y79/NR1BEG0 { INT_L_X2Y80/NL1BEG_N3 INT_L_X2Y80/EL1BEG2 { INT_R_X3Y80/NR1BEG2 INT_R_X3Y81/FAN_ALT7 INT_R_X3Y81/FAN7 CLBLM_R_X3Y81/CLBLM_M_CE } INT_R_X3Y80/FAN_ALT7 INT_R_X3Y80/FAN7 CLBLM_R_X3Y80/CLBLM_M_CE } INT_L_X2Y80/NE2BEG0 INT_R_X3Y81/SL1BEG0 INT_R_X3Y80/SR1BEG1 INT_R_X3Y79/FAN_ALT7 INT_R_X3Y79/FAN7 CLBLM_R_X3Y79/CLBLM_M_CE }  [get_nets {regWE_IBUF}]
set_property ROUTE { LIOB33_X0Y59/IOB_IBUF0 LIOI3_X0Y59/LIOI_I0 LIOI3_X0Y59/LIOI_ILOGIC0_D LIOI3_X0Y59/IOI_ILOGIC0_O LIOI3_X0Y59/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y60/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y60/NE6BEG0 INT_L_X2Y64/NE2BEG0 INT_R_X3Y65/NN2BEG0 INT_R_X3Y67/NN6BEG0 { INT_R_X3Y73/NE6BEG0 INT_R_X5Y77/NW6BEG0 INT_R_X3Y81/NW2BEG0 INT_L_X2Y82/NL1BEG_N3 INT_L_X2Y82/EL1BEG2 INT_R_X3Y82/NR1BEG2 INT_R_X3Y83/FAN_ALT5 INT_R_X3Y83/FAN5 CLBLM_R_X3Y83/CLBLM_M_CI } INT_R_X3Y73/LV0 INT_R_X3Y91/SS6BEG3 INT_R_X3Y85/SR1BEG_S0 INT_R_X3Y85/FAN_ALT4 INT_R_X3Y85/FAN_BOUNCE4 INT_R_X3Y85/FAN_ALT0 INT_R_X3Y85/FAN_BOUNCE0 INT_R_X3Y84/FAN_ALT5 INT_R_X3Y84/FAN5 CLBLM_R_X3Y84/CLBLM_M_CI }  [get_nets {din_IBUF[10]}]
set_property ROUTE { INT_R_X3Y79/GND_WIRE { INT_R_X3Y79/GFAN1 INT_R_X3Y79/BYP_ALT6 INT_R_X3Y79/BYP6 CLBLM_R_X3Y79/CLBLM_M_DX } INT_R_X3Y79/GFAN0 { INT_R_X3Y79/FAN_ALT6 INT_R_X3Y79/FAN_BOUNCE6 INT_R_X3Y78/BYP_ALT7 INT_R_X3Y78/BYP_BOUNCE7 { INT_R_X3Y79/IMUX27 CLBLM_R_X3Y79/CLBLM_M_B4 } { INT_R_X3Y79/IMUX11 CLBLM_R_X3Y79/CLBLM_M_A4 } INT_R_X3Y79/BYP_ALT0 INT_R_X3Y79/BYP_BOUNCE0 { INT_R_X3Y79/IMUX44 CLBLM_R_X3Y79/CLBLM_M_D4 } INT_R_X3Y79/IMUX28 CLBLM_R_X3Y79/CLBLM_M_C4 } { INT_R_X3Y79/BYP_ALT5 INT_R_X3Y79/BYP_BOUNCE5 { INT_R_X3Y79/IMUX47 CLBLM_R_X3Y79/CLBLM_M_D5 } { INT_R_X3Y79/FAN_ALT3 { INT_R_X3Y79/FAN3 CLBLM_R_X3Y79/CLBLM_M_DI } INT_R_X3Y79/FAN_BOUNCE3 } INT_R_X3Y79/IMUX31 CLBLM_R_X3Y79/CLBLM_M_C5 } INT_R_X3Y79/FAN_ALT4 INT_R_X3Y79/FAN_BOUNCE4 INT_R_X3Y78/FAN_ALT1 INT_R_X3Y78/FAN_BOUNCE1 INT_R_X3Y78/BYP_ALT2 INT_R_X3Y78/BYP_BOUNCE2 { INT_R_X3Y79/IMUX8 CLBLM_R_X3Y79/CLBLM_M_A5 } INT_R_X3Y79/IMUX24 CLBLM_R_X3Y79/CLBLM_M_B5 }  [get_nets {RapidSmithGlobalGNDNet}]
set_property ROUTE { CLBLM_R_X3Y80/CLBLM_M_BMUX CLBLM_R_X3Y80/CLBLM_LOGIC_OUTS21 INT_R_X3Y80/NN6BEG3 INT_R_X3Y86/NW2BEG3 INT_L_X2Y87/WW4BEG3 INT_R_X1Y87/NN6BEG3 INT_R_X1Y93/NW6BEG3 INT_L_X0Y97/LH0 INT_L_X0Y97/NN6BEG3 INT_L_X0Y103/SR1BEG3 INT_L_X0Y102/SR1BEG_S0 INT_L_X0Y102/IMUX_L34 LIOI3_X0Y101/IOI_OLOGIC0_D1 LIOI3_X0Y101/LIOI_OLOGIC0_OQ LIOI3_X0Y101/LIOI_O0 }  [get_nets {Ra_OBUF[2]}]
set_property ROUTE { CLBLM_R_X3Y82/CLBLM_M_BMUX CLBLM_R_X3Y82/CLBLM_LOGIC_OUTS21 INT_R_X3Y82/WW2BEG3 INT_R_X1Y83/NN6BEG0 INT_R_X1Y89/LV0 INT_R_X1Y107/NN6BEG3 INT_R_X1Y113/NW2BEG3 INT_L_X0Y114/FAN_ALT1 INT_L_X0Y114/FAN_BOUNCE1 INT_L_X0Y114/IMUX_L34 LIOI3_TBYTETERM_X0Y113/IOI_OLOGIC0_D1 LIOI3_TBYTETERM_X0Y113/LIOI_OLOGIC0_OQ LIOI3_TBYTETERM_X0Y113/LIOI_O0 }  [get_nets {Ra_OBUF[14]}]
set_property ROUTE { CLBLM_R_X3Y79/CLBLM_M_C CLBLM_R_X3Y79/CLBLM_LOGIC_OUTS14 INT_R_X3Y79/NW6BEG2 INT_R_X1Y83/WL1BEG0 INT_L_X0Y83/FAN_ALT2 INT_L_X0Y83/FAN_BOUNCE2 INT_L_X0Y83/FAN_ALT4 INT_L_X0Y83/FAN_BOUNCE4 INT_L_X0Y82/FAN_ALT1 INT_L_X0Y82/FAN_BOUNCE1 INT_L_X0Y82/IMUX_L34 LIOI3_TBYTESRC_X0Y81/IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y81/LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y81/LIOI_O0 }  [get_nets {Rb_OBUF[5]}]
set_property ROUTE { CLBLM_R_X3Y81/CLBLM_M_B CLBLM_R_X3Y81/CLBLM_LOGIC_OUTS13 INT_R_X3Y81/WR1BEG2 INT_L_X2Y81/WR1BEG3 INT_R_X1Y81/NN2BEG3 INT_R_X1Y83/NW6BEG3 INT_L_X0Y87/LH12 INT_L_X0Y87/NN6BEG0 INT_L_X0Y92/SR1BEG_S0 INT_L_X0Y92/IMUX_L34 LIOI3_X0Y91/IOI_OLOGIC0_D1 LIOI3_X0Y91/LIOI_OLOGIC0_OQ LIOI3_X0Y91/LIOI_O0 }  [get_nets {Rb_OBUF[15]}]
set_property ROUTE { LIOB33_X0Y67/IOB_IBUF1 LIOI3_X0Y67/LIOI_I1 LIOI3_X0Y67/LIOI_ILOGIC1_D LIOI3_X0Y67/IOI_ILOGIC1_O LIOI3_X0Y67/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y67/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y67/NE6BEG0 INT_L_X2Y71/NN6BEG0 { INT_L_X2Y77/LV_L0 INT_L_X2Y86/LH0 INT_R_X3Y86/SS6BEG1 { INT_R_X3Y80/NR1BEG1 INT_R_X3Y81/GFAN1 INT_R_X3Y81/IMUX45 CLBLM_R_X3Y81/CLBLM_M_D2 } INT_R_X3Y80/SR1BEG2 INT_R_X3Y79/IMUX45 CLBLM_R_X3Y79/CLBLM_M_D2 } INT_L_X2Y77/NL1BEG_N3 INT_L_X2Y77/NE2BEG3 INT_R_X3Y78/NN2BEG3 { INT_R_X3Y80/IMUX45 CLBLM_R_X3Y80/CLBLM_M_D2 } { INT_R_X3Y80/NL1BEG2 { INT_R_X3Y81/NR1BEG2 INT_R_X3Y82/IMUX45 CLBLM_R_X3Y82/CLBLM_M_D2 } INT_R_X3Y81/NN2BEG2 INT_R_X3Y83/NN2BEG2 INT_R_X3Y85/SR1BEG2 INT_R_X3Y84/IMUX45 CLBLM_R_X3Y84/CLBLM_M_D2 } INT_R_X3Y80/NR1BEG3 INT_R_X3Y81/NW2BEG3 INT_L_X2Y82/NE2BEG3 INT_R_X3Y83/IMUX45 CLBLM_R_X3Y83/CLBLM_M_D2 }  [get_nets {DR_IBUF[1]}]
set_property ROUTE { LIOB33_X0Y55/IOB_IBUF0 LIOI3_X0Y55/LIOI_I0 LIOI3_X0Y55/LIOI_ILOGIC0_D LIOI3_X0Y55/IOI_ILOGIC0_O LIOI3_X0Y55/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y56/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y56/NE6BEG0 INT_L_X2Y60/SE2BEG0 INT_R_X3Y59/NN6BEG0 INT_R_X3Y65/NN6BEG0 INT_R_X3Y71/NN6BEG0 INT_R_X3Y77/NN2BEG0 INT_R_X3Y79/NN2BEG0 INT_R_X3Y81/NR1BEG0 INT_R_X3Y82/NW2BEG0 INT_L_X2Y83/NE2BEG0 { INT_R_X3Y84/SL1BEG0 INT_R_X3Y83/FAN_ALT0 INT_R_X3Y83/FAN0 CLBLM_R_X3Y83/CLBLM_M_AI } INT_R_X3Y84/FAN_ALT0 INT_R_X3Y84/FAN0 CLBLM_R_X3Y84/CLBLM_M_AI }  [get_nets {din_IBUF[6]}]
set_property ROUTE { LIOB33_X0Y71/IOB_IBUF1 LIOI3_X0Y71/LIOI_I1 LIOI3_X0Y71/LIOI_ILOGIC1_D LIOI3_X0Y71/IOI_ILOGIC1_O LIOI3_X0Y71/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y71/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y71/NE6BEG0 { INT_L_X2Y75/NN6BEG0 { INT_L_X2Y81/NE2BEG0 { INT_R_X3Y81/BYP_ALT7 INT_R_X3Y81/BYP_BOUNCE7 INT_R_X3Y82/IMUX17 CLBLM_R_X3Y82/CLBLM_M_B3 } { INT_R_X3Y82/IMUX1 CLBLM_R_X3Y82/CLBLM_M_A3 } INT_R_X3Y82/NL1BEG_N3 INT_R_X3Y82/IMUX22 CLBLM_R_X3Y82/CLBLM_M_C3 } { INT_L_X2Y81/EL1BEG_N3 INT_R_X3Y80/IMUX22 CLBLM_R_X3Y80/CLBLM_M_C3 } { INT_L_X2Y81/NN6BEG0 INT_L_X2Y87/EL1BEG_N3 INT_R_X3Y86/SS2BEG3 INT_R_X3Y84/SR1BEG_S0 INT_R_X3Y84/IMUX1 CLBLM_R_X3Y84/CLBLM_M_A3 } INT_L_X2Y80/SR1BEG_S0 INT_L_X2Y80/SE2BEG0 INT_R_X3Y79/NR1BEG0 { INT_R_X3Y80/IMUX17 CLBLM_R_X3Y80/CLBLM_M_B3 } INT_R_X3Y80/IMUX1 CLBLM_R_X3Y80/CLBLM_M_A3 } INT_L_X2Y75/NL1BEG_N3 { INT_L_X2Y75/NE2BEG3 INT_R_X3Y76/NN6BEG3 INT_R_X3Y82/NN2BEG3 INT_R_X3Y84/IMUX22 CLBLM_R_X3Y84/CLBLM_M_C3 } INT_L_X2Y75/NL1BEG2 INT_L_X2Y76/NE2BEG2 INT_R_X3Y77/NN6BEG2 INT_R_X3Y83/NL1BEG1 INT_R_X3Y84/IMUX17 CLBLM_R_X3Y84/CLBLM_M_B3 }  [get_nets {SR1_IBUF[2]}]
set_property ROUTE { LIOB33_X0Y61/IOB_IBUF1 LIOI3_X0Y61/LIOI_I1 LIOI3_X0Y61/LIOI_ILOGIC1_D LIOI3_X0Y61/IOI_ILOGIC1_O LIOI3_X0Y61/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y61/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y61/NE6BEG0 { INT_L_X2Y65/NN6BEG0 INT_L_X2Y71/NN2BEG0 INT_L_X2Y73/NN6BEG0 INT_L_X2Y79/NN6BEG0 INT_L_X2Y85/EL1BEG_N3 INT_R_X3Y84/BYP_ALT3 INT_R_X3Y84/BYP3 CLBLM_R_X3Y84/CLBLM_M_CX } INT_L_X2Y65/SE2BEG0 INT_R_X3Y64/NN6BEG0 INT_R_X3Y70/NN6BEG0 INT_R_X3Y76/NN6BEG0 INT_R_X3Y82/NR1BEG0 INT_R_X3Y83/NL1BEG_N3 INT_R_X3Y83/BYP_ALT3 INT_R_X3Y83/BYP3 CLBLM_R_X3Y83/CLBLM_M_CX }  [get_nets {din_IBUF[11]}]
set_property ROUTE { CLBLM_R_X3Y80/CLBLM_M_A CLBLM_R_X3Y80/CLBLM_LOGIC_OUTS12 INT_R_X3Y80/NN6BEG0 INT_R_X3Y86/NW6BEG0 INT_R_X1Y90/NW6BEG0 INT_L_X0Y94/NN6BEG0 INT_L_X0Y100/NL1BEG_N3 INT_L_X0Y100/NR1BEG3 INT_L_X0Y101/FAN_ALT1 INT_L_X0Y101/FAN_BOUNCE1 INT_L_X0Y101/IMUX_L34 LIOI3_X0Y101/IOI_OLOGIC1_D1 LIOI3_X0Y101/LIOI_OLOGIC1_OQ LIOI3_X0Y101/LIOI_O1 }  [get_nets {Ra_OBUF[1]}]
set_property ROUTE { CLBLM_R_X3Y83/CLBLM_M_AMUX CLBLM_R_X3Y83/CLBLM_LOGIC_OUTS20 INT_R_X3Y83/SS6BEG2 INT_R_X3Y77/SE6BEG2 INT_R_X5Y73/SW2BEG2 INT_L_X4Y72/LVB_L0 INT_L_X4Y84/SW6BEG2 INT_L_X2Y80/NW6BEG3 INT_L_X0Y84/SR1BEG3 INT_L_X0Y83/SR1BEG_S0 INT_L_X0Y83/IMUX_L34 LIOI3_X0Y83/IOI_OLOGIC1_D1 LIOI3_X0Y83/LIOI_OLOGIC1_OQ LIOI3_X0Y83/LIOI_O1 }  [get_nets {Rb_OBUF[6]}]
set_property ROUTE { CLBLM_R_X3Y84/CLBLM_M_B CLBLM_R_X3Y84/CLBLM_LOGIC_OUTS13 INT_R_X3Y84/NW6BEG1 INT_R_X1Y88/NN6BEG1 INT_R_X1Y94/NN6BEG1 INT_R_X1Y100/NN6BEG1 INT_R_X1Y106/NN2BEG1 INT_R_X1Y108/NL1BEG0 INT_R_X1Y109/WR1BEG1 INT_L_X0Y109/IMUX_L34 LIOI3_X0Y109/IOI_OLOGIC1_D1 LIOI3_X0Y109/LIOI_OLOGIC1_OQ LIOI3_X0Y109/LIOI_O1 }  [get_nets {Ra_OBUF[9]}]
set_property ROUTE { CLBLM_R_X3Y82/CLBLM_M_A CLBLM_R_X3Y82/CLBLM_LOGIC_OUTS12 INT_R_X3Y82/NW6BEG0 INT_R_X1Y86/NN2BEG0 INT_R_X1Y88/NW2BEG0 INT_L_X0Y89/NN6BEG0 INT_L_X0Y95/LV_L0 INT_L_X0Y104/NN6BEG1 INT_L_X0Y110/NN2BEG1 INT_L_X0Y112/NR1BEG1 INT_L_X0Y113/IMUX_L34 LIOI3_TBYTETERM_X0Y113/IOI_OLOGIC1_D1 LIOI3_TBYTETERM_X0Y113/LIOI_OLOGIC1_OQ LIOI3_TBYTETERM_X0Y113/LIOI_O1 }  [get_nets {Ra_OBUF[13]}]
set_property ROUTE { LIOB33_X0Y67/IOB_IBUF0 LIOI3_X0Y67/LIOI_I0 LIOI3_X0Y67/LIOI_ILOGIC0_D LIOI3_X0Y67/IOI_ILOGIC0_O LIOI3_X0Y67/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y68/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y68/NE6BEG0 INT_L_X2Y72/NN6BEG0 { INT_L_X2Y78/NN6BEG0 { INT_L_X2Y84/NL1BEG_N3 INT_L_X2Y84/NE2BEG3 INT_R_X3Y85/SL1BEG3 { INT_R_X3Y84/IMUX38 CLBLM_R_X3Y84/CLBLM_M_D3 } INT_R_X3Y84/SL1BEG3 INT_R_X3Y83/IMUX38 CLBLM_R_X3Y83/CLBLM_M_D3 } INT_L_X2Y83/SR1BEG_S0 { INT_L_X2Y83/ER1BEG1 INT_R_X3Y83/SL1BEG1 INT_R_X3Y82/SR1BEG2 INT_R_X3Y81/IMUX38 CLBLM_R_X3Y81/CLBLM_M_D3 } INT_L_X2Y83/SR1BEG1 INT_L_X2Y82/SE2BEG1 INT_R_X3Y81/NR1BEG1 INT_R_X3Y82/GFAN1 INT_R_X3Y82/IMUX38 CLBLM_R_X3Y82/CLBLM_M_D3 } INT_L_X2Y78/NR1BEG0 INT_L_X2Y79/NL1BEG_N3 INT_L_X2Y79/NE2BEG3 { INT_R_X3Y80/SL1BEG3 INT_R_X3Y79/IMUX38 CLBLM_R_X3Y79/CLBLM_M_D3 } INT_R_X3Y80/IMUX38 CLBLM_R_X3Y80/CLBLM_M_D3 }  [get_nets {DR_IBUF[2]}]
set_property ROUTE { CLBLM_R_X3Y81/CLBLM_M_BMUX CLBLM_R_X3Y81/CLBLM_LOGIC_OUTS21 INT_R_X3Y81/WL1BEG2 INT_L_X2Y81/NN2BEG3 INT_L_X2Y83/NW2BEG3 INT_R_X1Y84/LH0 INT_R_X1Y84/NN6BEG3 INT_R_X1Y90/NL1BEG2 INT_R_X1Y91/WR1BEG3 INT_L_X0Y91/FAN_ALT1 INT_L_X0Y91/FAN_BOUNCE1 INT_L_X0Y91/IMUX_L34 LIOI3_X0Y91/IOI_OLOGIC1_D1 LIOI3_X0Y91/LIOI_OLOGIC1_OQ LIOI3_X0Y91/LIOI_O1 }  [get_nets {Rb_OBUF[14]}]
set_property ROUTE { LIOB33_X0Y57/IOB_IBUF1 LIOI3_TBYTESRC_X0Y57/LIOI_I1 LIOI3_TBYTESRC_X0Y57/LIOI_ILOGIC1_D LIOI3_TBYTESRC_X0Y57/IOI_ILOGIC1_O LIOI3_TBYTESRC_X0Y57/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y57/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y57/NE6BEG0 INT_L_X2Y61/SE2BEG0 INT_R_X3Y60/NN6BEG0 INT_R_X3Y66/LV0 INT_R_X3Y75/NN6BEG1 INT_R_X3Y81/NN2BEG1 { INT_R_X3Y83/BYP_ALT1 INT_R_X3Y83/BYP1 CLBLM_R_X3Y83/CLBLM_M_AX } INT_R_X3Y83/NR1BEG1 INT_R_X3Y84/GFAN0 INT_R_X3Y84/BYP_ALT1 INT_R_X3Y84/BYP1 CLBLM_R_X3Y84/CLBLM_M_AX }  [get_nets {din_IBUF[7]}]
set_property ROUTE { CLBLM_R_X3Y80/CLBLM_M_AMUX CLBLM_R_X3Y80/CLBLM_LOGIC_OUTS20 INT_R_X3Y80/NW6BEG2 INT_R_X1Y84/NN6BEG2 INT_R_X1Y90/NN2BEG2 INT_R_X1Y92/NN6BEG2 INT_R_X1Y98/NW2BEG2 INT_L_X0Y99/NN2BEG2 INT_L_X0Y101/SR1BEG2 INT_L_X0Y100/FAN_ALT1 INT_L_X0Y100/FAN_BOUNCE1 INT_L_X0Y100/IMUX_L34 LIOI3_SING_X0Y100/IOI_OLOGIC0_D1 LIOI3_SING_X0Y100/LIOI_OLOGIC0_OQ LIOI3_SING_X0Y100/LIOI_O0 }  [get_nets {Ra_OBUF[0]}]
set_property ROUTE { CLBLM_R_X3Y79/CLBLM_M_B CLBLM_R_X3Y79/CLBLM_LOGIC_OUTS13 INT_R_X3Y79/SR1BEG2 INT_R_X3Y78/ER1BEG3 INT_L_X4Y78/NR1BEG3 INT_L_X4Y79/NE2BEG3 INT_R_X5Y80/WW4BEG3 INT_R_X1Y80/WR1BEG_S0 INT_L_X0Y80/SR1BEG_S0 INT_L_X0Y80/IMUX_L34 LIOI3_X0Y79/IOI_OLOGIC0_D1 LIOI3_X0Y79/LIOI_OLOGIC0_OQ LIOI3_X0Y79/LIOI_O0 }  [get_nets {Rb_OBUF[3]}]
set_property ROUTE { CLBLM_R_X3Y84/CLBLM_M_BMUX CLBLM_R_X3Y84/CLBLM_LOGIC_OUTS21 INT_R_X3Y84/WR1BEG_S0 INT_L_X2Y85/LV_L0 INT_L_X2Y103/NW6BEG3 INT_L_X0Y107/NE2BEG3 INT_R_X1Y108/NW2BEG3 INT_L_X0Y109/SR1BEG3 INT_L_X0Y108/SR1BEG_S0 INT_L_X0Y108/IMUX_L34 LIOI3_TBYTESRC_X0Y107/IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y107/LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y107/LIOI_O0 }  [get_nets {Ra_OBUF[8]}]
set_property ROUTE { CLBLM_R_X3Y82/CLBLM_M_AMUX CLBLM_R_X3Y82/CLBLM_LOGIC_OUTS20 INT_R_X3Y82/NW6BEG2 INT_R_X1Y86/NN6BEG2 INT_R_X1Y92/NW6BEG2 INT_L_X0Y96/NW6BEG2 INT_R_X1Y100/NN6BEG2 INT_R_X1Y106/NW6BEG2 INT_L_X0Y110/NE2BEG2 INT_R_X1Y111/NR1BEG2 INT_R_X1Y112/WR1BEG3 INT_L_X0Y112/FAN_ALT1 INT_L_X0Y112/FAN_BOUNCE1 INT_L_X0Y112/IMUX_L34 LIOI3_X0Y111/IOI_OLOGIC0_D1 LIOI3_X0Y111/LIOI_OLOGIC0_OQ LIOI3_X0Y111/LIOI_O0 }  [get_nets {Ra_OBUF[12]}]
set_property ROUTE { LIOB33_X0Y69/IOB_IBUF0 LIOI3_TBYTESRC_X0Y69/LIOI_I0 LIOI3_TBYTESRC_X0Y69/LIOI_ILOGIC0_D LIOI3_TBYTESRC_X0Y69/IOI_ILOGIC0_O LIOI3_TBYTESRC_X0Y69/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y70/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y70/NE6BEG0 { INT_L_X2Y74/NE2BEG0 INT_R_X3Y75/NN6BEG0 INT_R_X3Y81/NN2BEG0 { INT_R_X3Y83/FAN_ALT4 INT_R_X3Y83/FAN_BOUNCE4 INT_R_X3Y82/IMUX29 CLBLM_R_X3Y82/CLBLM_M_C2 } INT_R_X3Y82/SR1BEG_S0 { INT_R_X3Y82/IMUX2 CLBLM_R_X3Y82/CLBLM_M_A2 } INT_R_X3Y82/IMUX18 CLBLM_R_X3Y82/CLBLM_M_B2 } INT_L_X2Y74/NN6BEG0 { INT_L_X2Y80/NN2BEG0 INT_L_X2Y81/SR1BEG_S0 INT_L_X2Y81/SR1BEG1 INT_L_X2Y80/ER1BEG2 INT_R_X3Y80/IMUX29 CLBLM_R_X3Y80/CLBLM_M_C2 } { INT_L_X2Y80/NE6BEG0 INT_L_X4Y84/WR1BEG1 { INT_R_X3Y84/IMUX18 CLBLM_R_X3Y84/CLBLM_M_B2 } INT_R_X3Y84/IMUX2 CLBLM_R_X3Y84/CLBLM_M_A2 } INT_L_X2Y79/SR1BEG_S0 { INT_L_X2Y79/ER1BEG1 INT_R_X3Y79/NR1BEG1 { INT_R_X3Y80/IMUX18 CLBLM_R_X3Y80/CLBLM_M_B2 } INT_R_X3Y80/IMUX2 CLBLM_R_X3Y80/CLBLM_M_A2 } INT_L_X2Y79/SE2BEG0 INT_R_X3Y78/NN6BEG0 INT_R_X3Y84/NL1BEG_N3 INT_R_X3Y84/IMUX29 CLBLM_R_X3Y84/CLBLM_M_C2 }  [get_nets {SR1_IBUF[1]}]
set_property ROUTE { LIOB33_X0Y57/IOB_IBUF0 LIOI3_TBYTESRC_X0Y57/LIOI_I0 LIOI3_TBYTESRC_X0Y57/LIOI_ILOGIC0_D LIOI3_TBYTESRC_X0Y57/IOI_ILOGIC0_O LIOI3_TBYTESRC_X0Y57/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y58/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y58/NE6BEG0 INT_L_X2Y62/NN6BEG0 INT_L_X2Y68/NE2BEG0 INT_R_X3Y69/NN6BEG0 { INT_R_X3Y75/NL1BEG_N3 INT_R_X3Y75/NN2BEG3 INT_R_X3Y77/NN6BEG3 INT_R_X3Y83/NW2BEG3 INT_L_X2Y84/SR1BEG3 INT_L_X2Y83/ER1BEG_S0 INT_R_X3Y84/FAN_ALT2 INT_R_X3Y84/FAN2 CLBLM_R_X3Y84/CLBLM_M_BI } INT_R_X3Y75/NR1BEG0 INT_R_X3Y76/LV0 INT_R_X3Y76/LVB0 INT_R_X3Y76/NN6BEG2 INT_R_X3Y82/NL1BEG1 INT_R_X3Y83/FAN_ALT2 INT_R_X3Y83/FAN2 CLBLM_R_X3Y83/CLBLM_M_BI }  [get_nets {din_IBUF[8]}]
set_property ROUTE { LIOB33_SING_X0Y50/IOB_IBUF0 LIOI3_SING_X0Y50/LIOI_I0 LIOI3_SING_X0Y50/LIOI_ILOGIC0_D LIOI3_SING_X0Y50/IOI_ILOGIC0_O LIOI3_SING_X0Y50/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y50/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y50/NE6BEG0 { INT_L_X2Y54/NN6BEG0 INT_L_X2Y60/LV_L0 INT_L_X2Y69/NN6BEG1 INT_L_X2Y75/NE2BEG1 INT_R_X3Y76/NN2BEG1 INT_R_X3Y78/NL1BEG0 INT_R_X3Y79/FAN_ALT0 INT_R_X3Y79/FAN0 CLBLM_R_X3Y79/CLBLM_M_AI } INT_L_X2Y54/NN2BEG0 INT_L_X2Y56/NR1BEG0 INT_L_X2Y57/LV_L0 INT_L_X2Y75/NE6BEG3 INT_L_X4Y79/WR1BEG_S0 INT_R_X3Y80/FAN_ALT0 INT_R_X3Y80/FAN0 CLBLM_R_X3Y80/CLBLM_M_AI }  [get_nets {din_IBUF[0]}]
set_property ROUTE { CLBLM_R_X3Y84/CLBLM_M_A CLBLM_R_X3Y84/CLBLM_LOGIC_OUTS12 INT_R_X3Y84/NW6BEG0 INT_R_X1Y88/NN6BEG0 INT_R_X1Y94/NN6BEG0 INT_R_X1Y100/NN6BEG0 INT_R_X1Y106/NR1BEG0 INT_R_X1Y107/NW2BEG0 INT_L_X0Y107/SR1BEG_S0 INT_L_X0Y107/IMUX_L34 LIOI3_TBYTESRC_X0Y107/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y107/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y107/LIOI_O1 }  [get_nets {Ra_OBUF[7]}]
set_property ROUTE { CLBLM_R_X3Y79/CLBLM_M_CMUX CLBLM_R_X3Y79/CLBLM_LOGIC_OUTS22 INT_R_X3Y79/SL1BEG0 INT_R_X3Y78/WW2BEG0 INT_R_X1Y78/WL1BEG_N3 INT_L_X0Y78/NL1BEG_N3 INT_L_X0Y78/NR1BEG3 INT_L_X0Y79/NW2BEG3 INT_L_X0Y80/NR1BEG3 INT_L_X0Y81/FAN_ALT1 INT_L_X0Y81/FAN_BOUNCE1 INT_L_X0Y81/IMUX_L34 LIOI3_TBYTESRC_X0Y81/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y81/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y81/LIOI_O1 }  [get_nets {Rb_OBUF[4]}]
set_property ROUTE { CLBLM_R_X3Y84/CLBLM_M_C CLBLM_R_X3Y84/CLBLM_LOGIC_OUTS14 INT_R_X3Y84/WW4BEG2 INT_L_X0Y84/NN6BEG2 INT_L_X0Y90/NN6BEG2 INT_L_X0Y96/NN6BEG2 INT_L_X0Y102/NN6BEG2 INT_L_X0Y108/NN2BEG2 INT_L_X0Y110/NL1BEG1 INT_L_X0Y111/IMUX_L34 LIOI3_X0Y111/IOI_OLOGIC1_D1 LIOI3_X0Y111/LIOI_OLOGIC1_OQ LIOI3_X0Y111/LIOI_O1 }  [get_nets {Ra_OBUF[11]}]
set_property ROUTE { LIOB33_X0Y69/IOB_IBUF1 LIOI3_TBYTESRC_X0Y69/LIOI_I1 LIOI3_TBYTESRC_X0Y69/LIOI_ILOGIC1_D LIOI3_TBYTESRC_X0Y69/IOI_ILOGIC1_O LIOI3_TBYTESRC_X0Y69/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y69/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y69/NE6BEG0 { INT_L_X2Y73/NL1BEG_N3 INT_L_X2Y73/NE2BEG3 INT_R_X3Y74/NN6BEG3 INT_R_X3Y80/SR1BEG3 INT_R_X3Y80/IMUX32 CLBLM_R_X3Y80/CLBLM_M_C1 } INT_L_X2Y73/NE2BEG0 INT_R_X3Y74/NN6BEG0 { INT_R_X3Y80/NL1BEG_N3 INT_R_X3Y80/NN2BEG3 { INT_R_X3Y82/IMUX15 CLBLM_R_X3Y82/CLBLM_M_B1 } { INT_R_X3Y82/IMUX7 CLBLM_R_X3Y82/CLBLM_M_A1 } { INT_R_X3Y82/SR1BEG3 INT_R_X3Y81/SL1BEG3 { INT_R_X3Y80/IMUX7 CLBLM_R_X3Y80/CLBLM_M_A1 } INT_R_X3Y80/IMUX15 CLBLM_R_X3Y80/CLBLM_M_B1 } INT_R_X3Y82/NW2BEG3 INT_L_X2Y83/NE2BEG3 { INT_R_X3Y84/IMUX15 CLBLM_R_X3Y84/CLBLM_M_B1 } INT_R_X3Y84/IMUX7 CLBLM_R_X3Y84/CLBLM_M_A1 } INT_R_X3Y80/NN2BEG0 { INT_R_X3Y82/IMUX32 CLBLM_R_X3Y82/CLBLM_M_C1 } INT_R_X3Y82/NN2BEG0 INT_R_X3Y84/IMUX32 CLBLM_R_X3Y84/CLBLM_M_C1 }  [get_nets {SR1_IBUF[0]}]
set_property ROUTE { LIOB33_X0Y59/IOB_IBUF1 LIOI3_X0Y59/LIOI_I1 LIOI3_X0Y59/LIOI_ILOGIC1_D LIOI3_X0Y59/IOI_ILOGIC1_O LIOI3_X0Y59/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y59/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y59/NE6BEG0 INT_L_X2Y63/NE2BEG0 { INT_R_X3Y64/NR1BEG0 INT_R_X3Y65/LV0 INT_R_X3Y83/SS6BEG3 INT_R_X3Y77/LH12 INT_R_X3Y77/LV0 INT_R_X3Y95/SS6BEG3 INT_R_X3Y89/SS6BEG3 INT_R_X3Y83/SR1BEG_S0 INT_R_X3Y83/BYP_ALT4 INT_R_X3Y83/BYP4 CLBLM_R_X3Y83/CLBLM_M_BX } INT_R_X3Y64/NN2BEG0 INT_R_X3Y66/NN6BEG0 INT_R_X3Y72/NN6BEG0 INT_R_X3Y78/LV0 INT_R_X3Y96/SS6BEG3 INT_R_X3Y90/LH0 INT_L_X2Y90/SS6BEG1 INT_L_X2Y84/ER1BEG2 INT_R_X3Y84/FAN_ALT1 INT_R_X3Y84/FAN_BOUNCE1 INT_R_X3Y84/BYP_ALT4 INT_R_X3Y84/BYP4 CLBLM_R_X3Y84/CLBLM_M_BX }  [get_nets {din_IBUF[9]}]
