Analysis & Synthesis report for FMC
Sat Jul 20 08:40:35 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component
 18. Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated
 19. Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p
 20. Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p
 21. Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram
 22. Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 23. Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 24. Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 25. Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 26. Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component
 27. Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated
 28. Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p
 29. Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p
 30. Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram
 31. Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 32. Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 33. Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 34. Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 35. Source assignments for SINROM:inst6|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated
 36. Source assignments for SINROM:inst14|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated
 37. Source assignments for sld_signaltap:auto_signaltap_0
 38. Parameter Settings for User Entity Instance: MYPLL:inst1|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: MASTER_CTRL:inst3
 40. Parameter Settings for User Entity Instance: AD_FREQ_MEASURE:u_AD_FREQ_MEASURE
 41. Parameter Settings for User Entity Instance: AD_DATA_DEAL:u_AD_DATA_DEAL
 42. Parameter Settings for User Entity Instance: TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component
 43. Parameter Settings for User Entity Instance: AD_FREQ_WORD:u_AD_FREQ_WORD
 44. Parameter Settings for User Entity Instance: TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component
 45. Parameter Settings for User Entity Instance: DA_FREQ_WORD:u_DA_FREQ_WORD
 46. Parameter Settings for User Entity Instance: SINROM:inst6|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: SINROM:inst14|altsyncram:altsyncram_component
 48. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 49. altpll Parameter Settings by Entity Instance
 50. dcfifo Parameter Settings by Entity Instance
 51. altsyncram Parameter Settings by Entity Instance
 52. Signal Tap Logic Analyzer Settings
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 55. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 56. Elapsed Time Per Partition
 57. Connections to In-System Debugging Instance "auto_signaltap_0"
 58. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 20 08:40:35 2024           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; FMC                                             ;
; Top-level Entity Name              ; TOP                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,235                                           ;
;     Total combinational functions  ; 1,475                                           ;
;     Dedicated logic registers      ; 1,589                                           ;
; Total registers                    ; 1589                                            ;
; Total pins                         ; 80                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 86,016                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; TOP                ; FMC                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; ../src/AD_FREQ_MEASURE.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v                                                  ;             ;
; ../src/CNT32.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/CNT32.v                                                            ;             ;
; ../src/AD_DATA_DEAL.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v                                                     ;             ;
; ../src/AD_FREQ_WORD.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v                                                     ;             ;
; ../src/DA_FREQ_WORD.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v                                                     ;             ;
; ../src/CNT10.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/CNT10.v                                                            ;             ;
; ../src/FREQ_DEV.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FREQ_DEV.v                                                         ;             ;
; ../src/MASTER_CTRL.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v                                                      ;             ;
; ../src/FMC/fmc_control.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v                                                  ;             ;
; ../src/test.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/test.v                                                             ;             ;
; TOP.bdf                                                            ; yes             ; User Block Diagram/Schematic File            ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/TOP.bdf                                                            ;             ;
; ../ip/MYPLL.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/MYPLL.v                                                             ;             ;
; ../ip/SINROM.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/SINROM.v                                                            ;             ;
; ../ip/TYFIFO.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/TYFIFO.v                                                            ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                                             ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                         ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                        ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                      ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                      ;             ;
; db/mypll_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/mypll_altpll.v                                                  ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                      ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                           ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                         ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                            ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                        ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                    ;             ;
; db/dcfifo_vve1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/dcfifo_vve1.tdf                                                 ;             ;
; db/a_graycounter_4p6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/a_graycounter_4p6.tdf                                           ;             ;
; db/a_graycounter_07c.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/a_graycounter_07c.tdf                                           ;             ;
; db/altsyncram_ce41.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/altsyncram_ce41.tdf                                             ;             ;
; db/alt_synch_pipe_qal.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/alt_synch_pipe_qal.tdf                                          ;             ;
; db/dffpipe_b09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/dffpipe_b09.tdf                                                 ;             ;
; db/alt_synch_pipe_ral.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/alt_synch_pipe_ral.tdf                                          ;             ;
; db/dffpipe_c09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/dffpipe_c09.tdf                                                 ;             ;
; db/cmpr_o76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/cmpr_o76.tdf                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                             ;             ;
; db/altsyncram_eja1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/altsyncram_eja1.tdf                                             ;             ;
; ../script/sin.mif                                                  ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/script/sin.mif                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                                             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                 ;             ;
; db/altsyncram_ca24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/altsyncram_ca24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                           ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                                             ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                           ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/cntr_egi.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld  ;
; db/ip/sld57ffc29f/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/ip/sld57ffc29f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,235                                                                            ;
;                                             ;                                                                                  ;
; Total combinational functions               ; 1475                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                  ;
;     -- 4 input functions                    ; 465                                                                              ;
;     -- 3 input functions                    ; 688                                                                              ;
;     -- <=2 input functions                  ; 322                                                                              ;
;                                             ;                                                                                  ;
; Logic elements by mode                      ;                                                                                  ;
;     -- normal mode                          ; 1129                                                                             ;
;     -- arithmetic mode                      ; 346                                                                              ;
;                                             ;                                                                                  ;
; Total registers                             ; 1589                                                                             ;
;     -- Dedicated logic registers            ; 1589                                                                             ;
;     -- I/O registers                        ; 0                                                                                ;
;                                             ;                                                                                  ;
; I/O pins                                    ; 80                                                                               ;
; Total memory bits                           ; 86016                                                                            ;
;                                             ;                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                ;
;                                             ;                                                                                  ;
; Total PLLs                                  ; 1                                                                                ;
;     -- PLLs                                 ; 1                                                                                ;
;                                             ;                                                                                  ;
; Maximum fan-out node                        ; MYPLL:inst1|altpll:altpll_component|MYPLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 906                                                                              ;
; Total fan-out                               ; 11176                                                                            ;
; Average fan-out                             ; 3.35                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TOP                                                                                                                                    ; 1475 (1)            ; 1589 (2)                  ; 86016       ; 0            ; 0       ; 0         ; 80   ; 0            ; |TOP                                                                                                                                                                                                                                                                                                                                            ; TOP                               ; work         ;
;    |AD_DATA_DEAL:u_AD_DATA_DEAL|                                                                                                        ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|AD_DATA_DEAL:u_AD_DATA_DEAL                                                                                                                                                                                                                                                                                                                ; AD_DATA_DEAL                      ; work         ;
;    |AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|                                                                                                  ; 137 (137)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE                                                                                                                                                                                                                                                                                                          ; AD_FREQ_MEASURE                   ; work         ;
;    |AD_FREQ_WORD:u_AD_FREQ_WORD|                                                                                                        ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|AD_FREQ_WORD:u_AD_FREQ_WORD                                                                                                                                                                                                                                                                                                                ; AD_FREQ_WORD                      ; work         ;
;    |CNT10:u_DA1_CNT10|                                                                                                                  ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|CNT10:u_DA1_CNT10                                                                                                                                                                                                                                                                                                                          ; CNT10                             ; work         ;
;    |CNT10:u_DA2_CNT10|                                                                                                                  ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|CNT10:u_DA2_CNT10                                                                                                                                                                                                                                                                                                                          ; CNT10                             ; work         ;
;    |CNT32:u_AD1_CNT32|                                                                                                                  ; 64 (64)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|CNT32:u_AD1_CNT32                                                                                                                                                                                                                                                                                                                          ; CNT32                             ; work         ;
;    |CNT32:u_AD2_CNT32|                                                                                                                  ; 64 (64)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|CNT32:u_AD2_CNT32                                                                                                                                                                                                                                                                                                                          ; CNT32                             ; work         ;
;    |DA_FREQ_WORD:u_DA_FREQ_WORD|                                                                                                        ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DA_FREQ_WORD:u_DA_FREQ_WORD                                                                                                                                                                                                                                                                                                                ; DA_FREQ_WORD                      ; work         ;
;    |FREQ_DEV:u_AD1_DEV|                                                                                                                 ; 32 (32)             ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|FREQ_DEV:u_AD1_DEV                                                                                                                                                                                                                                                                                                                         ; FREQ_DEV                          ; work         ;
;    |FREQ_DEV:u_AD2_DEV|                                                                                                                 ; 32 (32)             ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|FREQ_DEV:u_AD2_DEV                                                                                                                                                                                                                                                                                                                         ; FREQ_DEV                          ; work         ;
;    |FREQ_DEV:u_DA1_DEV|                                                                                                                 ; 32 (32)             ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|FREQ_DEV:u_DA1_DEV                                                                                                                                                                                                                                                                                                                         ; FREQ_DEV                          ; work         ;
;    |FREQ_DEV:u_DA2_DEV|                                                                                                                 ; 32 (32)             ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|FREQ_DEV:u_DA2_DEV                                                                                                                                                                                                                                                                                                                         ; FREQ_DEV                          ; work         ;
;    |MASTER_CTRL:inst3|                                                                                                                  ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|MASTER_CTRL:inst3                                                                                                                                                                                                                                                                                                                          ; MASTER_CTRL                       ; work         ;
;    |MYPLL:inst1|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|MYPLL:inst1                                                                                                                                                                                                                                                                                                                                ; MYPLL                             ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|MYPLL:inst1|altpll:altpll_component                                                                                                                                                                                                                                                                                                        ; altpll                            ; work         ;
;          |MYPLL_altpll:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|MYPLL:inst1|altpll:altpll_component|MYPLL_altpll:auto_generated                                                                                                                                                                                                                                                                            ; MYPLL_altpll                      ; work         ;
;    |SINROM:inst14|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|SINROM:inst14                                                                                                                                                                                                                                                                                                                              ; SINROM                            ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|SINROM:inst14|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;          |altsyncram_eja1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|SINROM:inst14|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_eja1                   ; work         ;
;    |SINROM:inst6|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|SINROM:inst6                                                                                                                                                                                                                                                                                                                               ; SINROM                            ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|SINROM:inst6|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_eja1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|SINROM:inst6|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_eja1                   ; work         ;
;    |TYFIFO:u_AD1_FIFO|                                                                                                                  ; 66 (0)              ; 107 (0)                   ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD1_FIFO                                                                                                                                                                                                                                                                                                                          ; TYFIFO                            ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 66 (0)              ; 107 (0)                   ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                  ; dcfifo                            ; work         ;
;          |dcfifo_vve1:auto_generated|                                                                                                   ; 66 (5)              ; 107 (33)                  ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated                                                                                                                                                                                                                                                                       ; dcfifo_vve1                       ; work         ;
;             |a_graycounter_07c:wrptr_g1p|                                                                                               ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p                                                                                                                                                                                                                                           ; a_graycounter_07c                 ; work         ;
;             |a_graycounter_4p6:rdptr_g1p|                                                                                               ; 24 (24)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p                                                                                                                                                                                                                                           ; a_graycounter_4p6                 ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                                                                                                ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp                                                                                                                                                                                                                                            ; alt_synch_pipe_qal                ; work         ;
;                |dffpipe_b09:dffpipe12|                                                                                                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12                                                                                                                                                                                                                      ; dffpipe_b09                       ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                                                                                                ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp                                                                                                                                                                                                                                            ; alt_synch_pipe_ral                ; work         ;
;                |dffpipe_c09:dffpipe15|                                                                                                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15                                                                                                                                                                                                                      ; dffpipe_c09                       ; work         ;
;             |altsyncram_ce41:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram                                                                                                                                                                                                                                              ; altsyncram_ce41                   ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                                              ; cmpr_o76                          ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                                                                                   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                                               ; cmpr_o76                          ; work         ;
;    |TYFIFO:u_AD2_FIFO|                                                                                                                  ; 66 (0)              ; 107 (0)                   ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD2_FIFO                                                                                                                                                                                                                                                                                                                          ; TYFIFO                            ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 66 (0)              ; 107 (0)                   ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                  ; dcfifo                            ; work         ;
;          |dcfifo_vve1:auto_generated|                                                                                                   ; 66 (5)              ; 107 (33)                  ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated                                                                                                                                                                                                                                                                       ; dcfifo_vve1                       ; work         ;
;             |a_graycounter_07c:wrptr_g1p|                                                                                               ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p                                                                                                                                                                                                                                           ; a_graycounter_07c                 ; work         ;
;             |a_graycounter_4p6:rdptr_g1p|                                                                                               ; 24 (24)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p                                                                                                                                                                                                                                           ; a_graycounter_4p6                 ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                                                                                                ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp                                                                                                                                                                                                                                            ; alt_synch_pipe_qal                ; work         ;
;                |dffpipe_b09:dffpipe12|                                                                                                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12                                                                                                                                                                                                                      ; dffpipe_b09                       ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                                                                                                ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp                                                                                                                                                                                                                                            ; alt_synch_pipe_ral                ; work         ;
;                |dffpipe_c09:dffpipe15|                                                                                                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15                                                                                                                                                                                                                      ; dffpipe_c09                       ; work         ;
;             |altsyncram_ce41:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram                                                                                                                                                                                                                                              ; altsyncram_ce41                   ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                                              ; cmpr_o76                          ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                                                                                   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                                               ; cmpr_o76                          ; work         ;
;    |fmc_control:inst|                                                                                                                   ; 178 (178)           ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|fmc_control:inst                                                                                                                                                                                                                                                                                                                           ; fmc_control                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 439 (2)             ; 714 (64)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 437 (0)             ; 650 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 437 (88)            ; 650 (208)                 ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ca24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated                                                                                                                                                 ; altsyncram_ca24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 76 (1)              ; 176 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 64 (0)              ; 160 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 64 (0)              ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (11)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 109 (10)            ; 95 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_egi:auto_generated                                                             ; cntr_egi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; SINROM:inst14|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; ROM              ; 1024         ; 14           ; --           ; --           ; 14336 ; ../script/sin.mif ;
; SINROM:inst6|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; ROM              ; 1024         ; 14           ; --           ; --           ; 14336 ; ../script/sin.mif ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 1024         ; 12           ; 1024         ; 12           ; 12288 ; None              ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 1024         ; 12           ; 1024         ; 12           ; 12288 ; None              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |TOP|MYPLL:inst1                                                                                                                                                                                                                                                         ; ../ip/MYPLL.v   ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |TOP|SINROM:inst6                                                                                                                                                                                                                                                        ; ../ip/SINROM.v  ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |TOP|SINROM:inst14                                                                                                                                                                                                                                                       ; ../ip/SINROM.v  ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |TOP|TYFIFO:u_AD1_FIFO                                                                                                                                                                                                                                                   ; ../ip/TYFIFO.v  ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |TOP|TYFIFO:u_AD2_FIFO                                                                                                                                                                                                                                                   ; ../ip/TYFIFO.v  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 88                                                                                         ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                      ;
+------------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                      ; Free of Timing Hazards ;
+------------------------------------------------------+------------------------------------------+------------------------+
; MASTER_CTRL:inst3|CTRL_DATA[0]                       ; MASTER_CTRL:inst3|always0                ; yes                    ;
; MASTER_CTRL:inst3|CTRL_DATA[1]                       ; MASTER_CTRL:inst3|always0                ; yes                    ;
; MASTER_CTRL:inst3|CTRL_DATA[2]                       ; MASTER_CTRL:inst3|always0                ; yes                    ;
; MASTER_CTRL:inst3|CTRL_DATA[3]                       ; MASTER_CTRL:inst3|always0                ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[14]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[13]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[12]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[11]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[10]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[9]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[8]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[7]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[6]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[5]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[4]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[3]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[2]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[1]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[0]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[14]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[13]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[12]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[11]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[10]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[9]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[8]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[7]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[6]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[5]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[4]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[3]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[2]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[1]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[0]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15] ; yes                    ;
; fmc_control:inst|addr[1]                             ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[2]                             ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[3]                             ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[4]                             ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[5]                             ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[6]                             ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[7]                             ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[8]                             ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[9]                             ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[10]                            ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[11]                            ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[12]                            ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[13]                            ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[14]                            ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[15]                            ; fmc_control:inst|addr                    ; yes                    ;
; fmc_control:inst|addr[0]                             ; fmc_control:inst|addr                    ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[14]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[13]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[12]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[11]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[10]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[9]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[8]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[7]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[6]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[5]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[4]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[3]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[2]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[1]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[0]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[14]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[13]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[12]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[11]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[10]             ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[9]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[8]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[7]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[6]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[5]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[4]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[3]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[2]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[1]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[0]              ; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15]             ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[14]             ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[13]             ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[12]             ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[11]             ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[10]             ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[9]              ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[8]              ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[7]              ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[6]              ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[5]              ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[4]              ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[3]              ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[2]              ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[1]              ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[0]              ; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15] ; yes                    ;
; Number of user-specified and inferred latches = 314  ;                                          ;                        ;
+------------------------------------------------------+------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 24                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1589  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 556   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 883   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                                                                                                                                                                                                                     ; 7       ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                                                                                                                                                                                                                     ; 7       ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                                                                                                                                                                                                                     ; 6       ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                                                                                                                                                                                                                     ; 7       ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                                                                                                                                                                                                                        ; 4       ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                                                                                                                                                                                                                        ; 4       ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                                                                                                                                                                                                                        ; 4       ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 21                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17:1               ; 4 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |TOP|fmc_control:inst|rd_data_reg[14]                                                                                                                                                                                                                                                                                                                         ;
; 17:1               ; 11 bits   ; 121 LEs       ; 121 LEs              ; 0 LEs                  ; Yes        ; |TOP|fmc_control:inst|rd_data_reg[11]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------+
; Assignment                      ; Value ; From ; To              ;
+---------------------------------+-------+------+-----------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -               ;
+---------------------------------+-------+------+-----------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------+
; Assignment                            ; Value ; From ; To                                   ;
+---------------------------------------+-------+------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                              ;
+---------------------------------------+-------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------+
; Assignment                      ; Value ; From ; To              ;
+---------------------------------+-------+------+-----------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -               ;
+---------------------------------+-------+------+-----------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------+
; Assignment                            ; Value ; From ; To                                   ;
+---------------------------------------+-------+------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                              ;
+---------------------------------------+-------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for SINROM:inst6|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for SINROM:inst14|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MYPLL:inst1|altpll:altpll_component ;
+-------------------------------+-------------------------+------------------------+
; Parameter Name                ; Value                   ; Type                   ;
+-------------------------------+-------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                ;
; PLL_TYPE                      ; AUTO                    ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MYPLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                ;
; LOCK_HIGH                     ; 1                       ; Untyped                ;
; LOCK_LOW                      ; 1                       ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                ;
; SKIP_VCO                      ; OFF                     ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                ;
; BANDWIDTH                     ; 0                       ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                ;
; DOWN_SPREAD                   ; 0                       ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 6                       ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 3                       ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK1_DIVIDE_BY                ; 293                     ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                ;
; DPA_DIVIDER                   ; 0                       ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                ;
; VCO_MIN                       ; 0                       ; Untyped                ;
; VCO_MAX                       ; 0                       ; Untyped                ;
; VCO_CENTER                    ; 0                       ; Untyped                ;
; PFD_MIN                       ; 0                       ; Untyped                ;
; PFD_MAX                       ; 0                       ; Untyped                ;
; M_INITIAL                     ; 0                       ; Untyped                ;
; M                             ; 0                       ; Untyped                ;
; N                             ; 1                       ; Untyped                ;
; M2                            ; 1                       ; Untyped                ;
; N2                            ; 1                       ; Untyped                ;
; SS                            ; 1                       ; Untyped                ;
; C0_HIGH                       ; 0                       ; Untyped                ;
; C1_HIGH                       ; 0                       ; Untyped                ;
; C2_HIGH                       ; 0                       ; Untyped                ;
; C3_HIGH                       ; 0                       ; Untyped                ;
; C4_HIGH                       ; 0                       ; Untyped                ;
; C5_HIGH                       ; 0                       ; Untyped                ;
; C6_HIGH                       ; 0                       ; Untyped                ;
; C7_HIGH                       ; 0                       ; Untyped                ;
; C8_HIGH                       ; 0                       ; Untyped                ;
; C9_HIGH                       ; 0                       ; Untyped                ;
; C0_LOW                        ; 0                       ; Untyped                ;
; C1_LOW                        ; 0                       ; Untyped                ;
; C2_LOW                        ; 0                       ; Untyped                ;
; C3_LOW                        ; 0                       ; Untyped                ;
; C4_LOW                        ; 0                       ; Untyped                ;
; C5_LOW                        ; 0                       ; Untyped                ;
; C6_LOW                        ; 0                       ; Untyped                ;
; C7_LOW                        ; 0                       ; Untyped                ;
; C8_LOW                        ; 0                       ; Untyped                ;
; C9_LOW                        ; 0                       ; Untyped                ;
; C0_INITIAL                    ; 0                       ; Untyped                ;
; C1_INITIAL                    ; 0                       ; Untyped                ;
; C2_INITIAL                    ; 0                       ; Untyped                ;
; C3_INITIAL                    ; 0                       ; Untyped                ;
; C4_INITIAL                    ; 0                       ; Untyped                ;
; C5_INITIAL                    ; 0                       ; Untyped                ;
; C6_INITIAL                    ; 0                       ; Untyped                ;
; C7_INITIAL                    ; 0                       ; Untyped                ;
; C8_INITIAL                    ; 0                       ; Untyped                ;
; C9_INITIAL                    ; 0                       ; Untyped                ;
; C0_MODE                       ; BYPASS                  ; Untyped                ;
; C1_MODE                       ; BYPASS                  ; Untyped                ;
; C2_MODE                       ; BYPASS                  ; Untyped                ;
; C3_MODE                       ; BYPASS                  ; Untyped                ;
; C4_MODE                       ; BYPASS                  ; Untyped                ;
; C5_MODE                       ; BYPASS                  ; Untyped                ;
; C6_MODE                       ; BYPASS                  ; Untyped                ;
; C7_MODE                       ; BYPASS                  ; Untyped                ;
; C8_MODE                       ; BYPASS                  ; Untyped                ;
; C9_MODE                       ; BYPASS                  ; Untyped                ;
; C0_PH                         ; 0                       ; Untyped                ;
; C1_PH                         ; 0                       ; Untyped                ;
; C2_PH                         ; 0                       ; Untyped                ;
; C3_PH                         ; 0                       ; Untyped                ;
; C4_PH                         ; 0                       ; Untyped                ;
; C5_PH                         ; 0                       ; Untyped                ;
; C6_PH                         ; 0                       ; Untyped                ;
; C7_PH                         ; 0                       ; Untyped                ;
; C8_PH                         ; 0                       ; Untyped                ;
; C9_PH                         ; 0                       ; Untyped                ;
; L0_HIGH                       ; 1                       ; Untyped                ;
; L1_HIGH                       ; 1                       ; Untyped                ;
; G0_HIGH                       ; 1                       ; Untyped                ;
; G1_HIGH                       ; 1                       ; Untyped                ;
; G2_HIGH                       ; 1                       ; Untyped                ;
; G3_HIGH                       ; 1                       ; Untyped                ;
; E0_HIGH                       ; 1                       ; Untyped                ;
; E1_HIGH                       ; 1                       ; Untyped                ;
; E2_HIGH                       ; 1                       ; Untyped                ;
; E3_HIGH                       ; 1                       ; Untyped                ;
; L0_LOW                        ; 1                       ; Untyped                ;
; L1_LOW                        ; 1                       ; Untyped                ;
; G0_LOW                        ; 1                       ; Untyped                ;
; G1_LOW                        ; 1                       ; Untyped                ;
; G2_LOW                        ; 1                       ; Untyped                ;
; G3_LOW                        ; 1                       ; Untyped                ;
; E0_LOW                        ; 1                       ; Untyped                ;
; E1_LOW                        ; 1                       ; Untyped                ;
; E2_LOW                        ; 1                       ; Untyped                ;
; E3_LOW                        ; 1                       ; Untyped                ;
; L0_INITIAL                    ; 1                       ; Untyped                ;
; L1_INITIAL                    ; 1                       ; Untyped                ;
; G0_INITIAL                    ; 1                       ; Untyped                ;
; G1_INITIAL                    ; 1                       ; Untyped                ;
; G2_INITIAL                    ; 1                       ; Untyped                ;
; G3_INITIAL                    ; 1                       ; Untyped                ;
; E0_INITIAL                    ; 1                       ; Untyped                ;
; E1_INITIAL                    ; 1                       ; Untyped                ;
; E2_INITIAL                    ; 1                       ; Untyped                ;
; E3_INITIAL                    ; 1                       ; Untyped                ;
; L0_MODE                       ; BYPASS                  ; Untyped                ;
; L1_MODE                       ; BYPASS                  ; Untyped                ;
; G0_MODE                       ; BYPASS                  ; Untyped                ;
; G1_MODE                       ; BYPASS                  ; Untyped                ;
; G2_MODE                       ; BYPASS                  ; Untyped                ;
; G3_MODE                       ; BYPASS                  ; Untyped                ;
; E0_MODE                       ; BYPASS                  ; Untyped                ;
; E1_MODE                       ; BYPASS                  ; Untyped                ;
; E2_MODE                       ; BYPASS                  ; Untyped                ;
; E3_MODE                       ; BYPASS                  ; Untyped                ;
; L0_PH                         ; 0                       ; Untyped                ;
; L1_PH                         ; 0                       ; Untyped                ;
; G0_PH                         ; 0                       ; Untyped                ;
; G1_PH                         ; 0                       ; Untyped                ;
; G2_PH                         ; 0                       ; Untyped                ;
; G3_PH                         ; 0                       ; Untyped                ;
; E0_PH                         ; 0                       ; Untyped                ;
; E1_PH                         ; 0                       ; Untyped                ;
; E2_PH                         ; 0                       ; Untyped                ;
; E3_PH                         ; 0                       ; Untyped                ;
; M_PH                          ; 0                       ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                ;
; CLK0_COUNTER                  ; G0                      ; Untyped                ;
; CLK1_COUNTER                  ; G0                      ; Untyped                ;
; CLK2_COUNTER                  ; G0                      ; Untyped                ;
; CLK3_COUNTER                  ; G0                      ; Untyped                ;
; CLK4_COUNTER                  ; G0                      ; Untyped                ;
; CLK5_COUNTER                  ; G0                      ; Untyped                ;
; CLK6_COUNTER                  ; E0                      ; Untyped                ;
; CLK7_COUNTER                  ; E1                      ; Untyped                ;
; CLK8_COUNTER                  ; E2                      ; Untyped                ;
; CLK9_COUNTER                  ; E3                      ; Untyped                ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                ;
; M_TIME_DELAY                  ; 0                       ; Untyped                ;
; N_TIME_DELAY                  ; 0                       ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                ;
; VCO_POST_SCALE                ; 0                       ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                ;
; CBXI_PARAMETER                ; MYPLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE         ;
+-------------------------------+-------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MASTER_CTRL:inst3 ;
+----------------+------------------+----------------------------+
; Parameter Name ; Value            ; Type                       ;
+----------------+------------------+----------------------------+
; ADDR1          ; 0000000000000001 ; Unsigned Binary            ;
+----------------+------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AD_FREQ_MEASURE:u_AD_FREQ_MEASURE ;
+----------------+------------------+--------------------------------------------+
; Parameter Name ; Value            ; Type                                       ;
+----------------+------------------+--------------------------------------------+
; ADDR2          ; 0000000000000010 ; Unsigned Binary                            ;
; ADDR3          ; 0000000000000011 ; Unsigned Binary                            ;
; ADDR4          ; 0000000000000100 ; Unsigned Binary                            ;
; ADDR5          ; 0000000000000101 ; Unsigned Binary                            ;
; ADDR10         ; 0000000000001010 ; Unsigned Binary                            ;
; ADDR11         ; 0000000000001011 ; Unsigned Binary                            ;
; ADDR12         ; 0000000000001100 ; Unsigned Binary                            ;
; ADDR13         ; 0000000000001101 ; Unsigned Binary                            ;
+----------------+------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AD_DATA_DEAL:u_AD_DATA_DEAL ;
+----------------+------------------+--------------------------------------+
; Parameter Name ; Value            ; Type                                 ;
+----------------+------------------+--------------------------------------+
; ADDR6          ; 0000000000000110 ; Unsigned Binary                      ;
; ADDR7          ; 0000000000000111 ; Unsigned Binary                      ;
; ADDR8          ; 0000000000001000 ; Unsigned Binary                      ;
; ADDR9          ; 0000000000001001 ; Unsigned Binary                      ;
+----------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------+
; Parameter Name          ; Value        ; Type                                          ;
+-------------------------+--------------+-----------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTH               ; 12           ; Signed Integer                                ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                       ;
; USE_EAB                 ; ON           ; Untyped                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                       ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                       ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                       ;
; CBXI_PARAMETER          ; dcfifo_vve1  ; Untyped                                       ;
+-------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AD_FREQ_WORD:u_AD_FREQ_WORD ;
+----------------+------------------+--------------------------------------+
; Parameter Name ; Value            ; Type                                 ;
+----------------+------------------+--------------------------------------+
; ADDR6          ; 0000000000000110 ; Unsigned Binary                      ;
; ADDR7          ; 0000000000000111 ; Unsigned Binary                      ;
; ADDR8          ; 0000000000001000 ; Unsigned Binary                      ;
; ADDR9          ; 0000000000001001 ; Unsigned Binary                      ;
+----------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------+
; Parameter Name          ; Value        ; Type                                          ;
+-------------------------+--------------+-----------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTH               ; 12           ; Signed Integer                                ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                       ;
; USE_EAB                 ; ON           ; Untyped                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                       ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                       ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                       ;
; CBXI_PARAMETER          ; dcfifo_vve1  ; Untyped                                       ;
+-------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DA_FREQ_WORD:u_DA_FREQ_WORD ;
+----------------+------------------+--------------------------------------+
; Parameter Name ; Value            ; Type                                 ;
+----------------+------------------+--------------------------------------+
; ADDR2          ; 0000000000000010 ; Unsigned Binary                      ;
; ADDR3          ; 0000000000000011 ; Unsigned Binary                      ;
; ADDR4          ; 0000000000000100 ; Unsigned Binary                      ;
; ADDR5          ; 0000000000000101 ; Unsigned Binary                      ;
+----------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINROM:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 14                   ; Signed Integer                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; ../script/sin.mif    ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_eja1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINROM:inst14|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 14                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; ../script/sin.mif    ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_eja1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 32                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 32                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                        ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 120                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 32                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; MYPLL:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                           ;
+----------------------------+-------------------------------------------+
; Name                       ; Value                                     ;
+----------------------------+-------------------------------------------+
; Number of entity instances ; 2                                         ;
; Entity Instance            ; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                ;
;     -- LPM_WIDTH           ; 12                                        ;
;     -- LPM_NUMWORDS        ; 1024                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                       ;
;     -- USE_EAB             ; ON                                        ;
; Entity Instance            ; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                ;
;     -- LPM_WIDTH           ; 12                                        ;
;     -- LPM_NUMWORDS        ; 1024                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                       ;
;     -- USE_EAB             ; ON                                        ;
+----------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 2                                             ;
; Entity Instance                           ; SINROM:inst6|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 14                                            ;
;     -- NUMWORDS_A                         ; 1024                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; SINROM:inst14|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                           ;
;     -- WIDTH_A                            ; 14                                            ;
;     -- NUMWORDS_A                         ; 1024                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 32                  ; 32               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 81                          ;
; cycloneiii_ff         ; 784                         ;
;     ENA               ; 208                         ;
;     ENA CLR           ; 272                         ;
;     plain             ; 304                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 908                         ;
;     arith             ; 260                         ;
;         2 data inputs ; 130                         ;
;         3 data inputs ; 130                         ;
;     normal            ; 648                         ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 386                         ;
;         4 data inputs ; 216                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 52                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.09                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 244                                                    ;
; cycloneiii_ff         ; 714                                                    ;
;     CLR               ; 78                                                     ;
;     ENA               ; 124                                                    ;
;     ENA CLR           ; 168                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 11                                                     ;
;     SLD               ; 10                                                     ;
;     plain             ; 287                                                    ;
; cycloneiii_lcell_comb ; 439                                                    ;
;     arith             ; 78                                                     ;
;         2 data inputs ; 77                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 361                                                    ;
;         0 data inputs ; 5                                                      ;
;         1 data inputs ; 6                                                      ;
;         2 data inputs ; 21                                                     ;
;         3 data inputs ; 134                                                    ;
;         4 data inputs ; 195                                                    ;
; cycloneiii_ram_block  ; 32                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 5.00                                                   ;
; Average LUT depth     ; 1.85                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 127                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 119                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 37                                       ;
;         4 data inputs ; 54                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.83                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:01     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                ; Details                                                                                                                                                        ;
+-------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKBASE                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MYPLL:inst1|altpll:altpll_component|MYPLL_altpll:auto_generated|wire_pll1_clk[0] ; N/A                                                                                                                                                            ;
; FMC_ctrl:inst|ADDR[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[10]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[11]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[12]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[13]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[14]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[15]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[8]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|ADDR[9]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; FMC_ctrl:inst|DBOUT[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                            ;
+-------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Jul 20 08:40:13 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off JYX_FPGA_OBJECT -c FMC
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/zuolan/desktop/ee_object/jyx_fpga_object/src/ad_freq_measure.v
    Info (12023): Found entity 1: AD_FREQ_MEASURE File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/zuolan/desktop/ee_object/jyx_fpga_object/src/cnt32.v
    Info (12023): Found entity 1: CNT32 File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/CNT32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/zuolan/desktop/ee_object/jyx_fpga_object/src/ad_data_deal.v
    Info (12023): Found entity 1: AD_DATA_DEAL File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/zuolan/desktop/ee_object/jyx_fpga_object/src/ad_freq_word.v
    Info (12023): Found entity 1: AD_FREQ_WORD File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/zuolan/desktop/ee_object/jyx_fpga_object/src/da_freq_word.v
    Info (12023): Found entity 1: DA_FREQ_WORD File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/zuolan/desktop/ee_object/jyx_fpga_object/src/cnt10.v
    Info (12023): Found entity 1: CNT10 File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/CNT10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/zuolan/desktop/ee_object/jyx_fpga_object/src/freq_dev.v
    Info (12023): Found entity 1: FREQ_DEV File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FREQ_DEV.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/zuolan/desktop/ee_object/jyx_fpga_object/src/master_ctrl.v
    Info (12023): Found entity 1: MASTER_CTRL File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/zuolan/desktop/ee_object/jyx_fpga_object/src/fmc/fmc_control.v
    Info (12023): Found entity 1: fmc_control File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/zuolan/desktop/ee_object/jyx_fpga_object/src/test.v
    Info (12023): Found entity 1: test File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.bdf
    Info (12023): Found entity 1: TOP
Info (12021): Found 1 design units, including 1 entities, in source file /users/zuolan/desktop/ee_object/jyx_fpga_object/ip/mypll.v
    Info (12023): Found entity 1: MYPLL File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/MYPLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/zuolan/desktop/ee_object/jyx_fpga_object/ip/sinrom.v
    Info (12023): Found entity 1: SINROM File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/SINROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/zuolan/desktop/ee_object/jyx_fpga_object/ip/tyfifo.v
    Info (12023): Found entity 1: TYFIFO File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/TYFIFO.v Line: 39
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Info (12128): Elaborating entity "FREQ_DEV" for hierarchy "FREQ_DEV:u_DA1_DEV"
Info (12128): Elaborating entity "MYPLL" for hierarchy "MYPLL:inst1"
Info (12128): Elaborating entity "altpll" for hierarchy "MYPLL:inst1|altpll:altpll_component" File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/MYPLL.v Line: 94
Info (12130): Elaborated megafunction instantiation "MYPLL:inst1|altpll:altpll_component" File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/MYPLL.v Line: 94
Info (12133): Instantiated megafunction "MYPLL:inst1|altpll:altpll_component" with the following parameter: File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/MYPLL.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "293"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MYPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mypll_altpll.v
    Info (12023): Found entity 1: MYPLL_altpll File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/mypll_altpll.v Line: 29
Info (12128): Elaborating entity "MYPLL_altpll" for hierarchy "MYPLL:inst1|altpll:altpll_component|MYPLL_altpll:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "MASTER_CTRL" for hierarchy "MASTER_CTRL:inst3"
Warning (10235): Verilog HDL Always Construct warning at MASTER_CTRL.v(12): variable "DATA" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 12
Warning (10240): Verilog HDL Always Construct warning at MASTER_CTRL.v(10): inferring latch(es) for variable "CTRL_DATA", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[0]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[1]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[2]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[3]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[4]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[5]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[6]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[7]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[8]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[9]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[10]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[11]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[12]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[13]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[14]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (10041): Inferred latch for "CTRL_DATA[15]" at MASTER_CTRL.v(10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/MASTER_CTRL.v Line: 10
Info (12128): Elaborating entity "fmc_control" for hierarchy "fmc_control:inst"
Info (10041): Inferred latch for "addr[0]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[1]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[2]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[3]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[4]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[5]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[6]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[7]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[8]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[9]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[10]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[11]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[12]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[13]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[14]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (10041): Inferred latch for "addr[15]" at fmc_control.v(105) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/FMC/fmc_control.v Line: 105
Info (12128): Elaborating entity "AD_FREQ_MEASURE" for hierarchy "AD_FREQ_MEASURE:u_AD_FREQ_MEASURE"
Warning (10270): Verilog HDL Case Statement warning at AD_FREQ_MEASURE.v(30): incomplete case statement has no default case item File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(29): inferring latch(es) for variable "BASE1_FREQ_DATA_H", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(29): inferring latch(es) for variable "BASE1_FREQ_DATA_L", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(29): inferring latch(es) for variable "BASE2_FREQ_DATA_H", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(29): inferring latch(es) for variable "BASE2_FREQ_DATA_L", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(29): inferring latch(es) for variable "AD1_FREQ_DATA_H", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(29): inferring latch(es) for variable "AD1_FREQ_DATA_L", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(29): inferring latch(es) for variable "AD2_FREQ_DATA_H", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at AD_FREQ_MEASURE.v(29): inferring latch(es) for variable "AD2_FREQ_DATA_L", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[0]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[1]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[2]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[3]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[4]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[5]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[6]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[7]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[8]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[9]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[10]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[11]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[12]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[13]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[14]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_L[15]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[0]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[1]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[2]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[3]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[4]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[5]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[6]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[7]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[8]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[9]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[10]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[11]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[12]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[13]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[14]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD2_FREQ_DATA_H[15]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[0]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[1]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[2]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[3]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[4]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[5]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[6]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[7]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[8]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[9]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[10]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[11]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[12]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[13]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[14]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_L[15]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[0]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[1]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[2]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[3]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[4]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[5]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[6]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[7]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[8]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[9]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[10]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[11]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[12]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[13]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[14]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "AD1_FREQ_DATA_H[15]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[0]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[1]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[2]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[3]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[4]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[5]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[6]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[7]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[8]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[9]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[10]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[11]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[12]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[13]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[14]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_L[15]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[0]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[1]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[2]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[3]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[4]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[5]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[6]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[7]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[8]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[9]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[10]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[11]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[12]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[13]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[14]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE2_FREQ_DATA_H[15]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[0]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[1]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[2]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[3]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[4]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[5]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[6]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[7]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[8]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[9]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[10]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[11]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[12]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[13]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[14]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_L[15]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[0]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[1]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[2]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[3]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[4]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[5]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[6]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[7]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[8]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[9]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[10]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[11]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[12]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[13]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[14]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (10041): Inferred latch for "BASE1_FREQ_DATA_H[15]" at AD_FREQ_MEASURE.v(29) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_MEASURE.v Line: 29
Info (12128): Elaborating entity "CNT32" for hierarchy "CNT32:u_AD1_CNT32"
Info (12128): Elaborating entity "test" for hierarchy "test:inst2"
Info (12128): Elaborating entity "AD_DATA_DEAL" for hierarchy "AD_DATA_DEAL:u_AD_DATA_DEAL"
Warning (10270): Verilog HDL Case Statement warning at AD_DATA_DEAL.v(23): incomplete case statement has no default case item File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at AD_DATA_DEAL.v(22): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at AD_DATA_DEAL.v(22): inferring latch(es) for variable "ad1_fifo_recv", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at AD_DATA_DEAL.v(22): inferring latch(es) for variable "AD1_FIFO_DATA_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at AD_DATA_DEAL.v(22): inferring latch(es) for variable "AD1_FLAG_SHOW", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at AD_DATA_DEAL.v(22): inferring latch(es) for variable "ad2_fifo_recv", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at AD_DATA_DEAL.v(22): inferring latch(es) for variable "AD2_FIFO_DATA_OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at AD_DATA_DEAL.v(22): inferring latch(es) for variable "AD2_FLAG_SHOW", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[0]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[1]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[2]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[3]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[4]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[5]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[6]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[7]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[8]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[9]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[10]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[11]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[12]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[13]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[14]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FLAG_SHOW[15]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[0]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[1]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[2]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[3]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[4]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[5]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[6]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[7]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[8]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[9]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[10]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[11]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[12]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[13]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[14]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD2_FIFO_DATA_OUT[15]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[0]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[1]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[2]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[3]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[4]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[5]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[6]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[7]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[8]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[9]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[10]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[11]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[12]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[13]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[14]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FLAG_SHOW[15]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[0]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[1]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[2]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[3]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[4]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[5]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[6]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[7]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[8]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[9]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[10]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[11]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[12]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[13]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[14]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (10041): Inferred latch for "AD1_FIFO_DATA_OUT[15]" at AD_DATA_DEAL.v(22) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_DATA_DEAL.v Line: 22
Info (12128): Elaborating entity "TYFIFO" for hierarchy "TYFIFO:u_AD1_FIFO"
Info (12128): Elaborating entity "dcfifo" for hierarchy "TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component" File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/TYFIFO.v Line: 75
Info (12130): Elaborated megafunction instantiation "TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component" File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/TYFIFO.v Line: 75
Info (12133): Instantiated megafunction "TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/TYFIFO.v Line: 75
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_vve1.tdf
    Info (12023): Found entity 1: dcfifo_vve1 File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/dcfifo_vve1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_vve1" for hierarchy "TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf
    Info (12023): Found entity 1: a_graycounter_4p6 File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/a_graycounter_4p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_4p6" for hierarchy "TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p" File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/dcfifo_vve1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf
    Info (12023): Found entity 1: a_graycounter_07c File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/a_graycounter_07c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_07c" for hierarchy "TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p" File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/dcfifo_vve1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ce41.tdf
    Info (12023): Found entity 1: altsyncram_ce41 File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/altsyncram_ce41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ce41" for hierarchy "TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram" File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/dcfifo_vve1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qal File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/alt_synch_pipe_qal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_qal" for hierarchy "TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp" File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/dcfifo_vve1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf
    Info (12023): Found entity 1: dffpipe_b09 File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/dffpipe_b09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_b09" for hierarchy "TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12" File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/alt_synch_pipe_qal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ral File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/alt_synch_pipe_ral.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ral" for hierarchy "TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp" File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/dcfifo_vve1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf
    Info (12023): Found entity 1: dffpipe_c09 File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/dffpipe_c09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_c09" for hierarchy "TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15" File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/alt_synch_pipe_ral.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/cmpr_o76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|cmpr_o76:rdempty_eq_comp" File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/dcfifo_vve1.tdf Line: 58
Info (12128): Elaborating entity "AD_FREQ_WORD" for hierarchy "AD_FREQ_WORD:u_AD_FREQ_WORD"
Warning (10270): Verilog HDL Case Statement warning at AD_FREQ_WORD.v(22): incomplete case statement has no default case item File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at AD_FREQ_WORD.v(21): inferring latch(es) for variable "AD1_OUTH", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at AD_FREQ_WORD.v(21): inferring latch(es) for variable "AD1_OUTL", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at AD_FREQ_WORD.v(21): inferring latch(es) for variable "AD2_OUTH", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at AD_FREQ_WORD.v(21): inferring latch(es) for variable "AD2_OUTL", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[0]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[1]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[2]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[3]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[4]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[5]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[6]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[7]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[8]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[9]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[10]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[11]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[12]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[13]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[14]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTL[15]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[0]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[1]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[2]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[3]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[4]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[5]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[6]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[7]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[8]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[9]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[10]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[11]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[12]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[13]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[14]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD2_OUTH[15]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[0]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[1]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[2]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[3]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[4]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[5]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[6]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[7]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[8]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[9]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[10]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[11]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[12]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[13]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[14]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTL[15]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[0]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[1]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[2]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[3]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[4]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[5]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[6]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[7]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[8]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[9]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[10]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[11]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[12]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[13]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[14]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "AD1_OUTH[15]" at AD_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/AD_FREQ_WORD.v Line: 21
Info (12128): Elaborating entity "DA_FREQ_WORD" for hierarchy "DA_FREQ_WORD:u_DA_FREQ_WORD"
Warning (10270): Verilog HDL Case Statement warning at DA_FREQ_WORD.v(22): incomplete case statement has no default case item File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at DA_FREQ_WORD.v(21): inferring latch(es) for variable "DA1_OUTH", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at DA_FREQ_WORD.v(21): inferring latch(es) for variable "DA1_OUTL", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at DA_FREQ_WORD.v(21): inferring latch(es) for variable "DA2_OUTH", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at DA_FREQ_WORD.v(21): inferring latch(es) for variable "DA2_OUTL", which holds its previous value in one or more paths through the always construct File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[0]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[1]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[2]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[3]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[4]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[5]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[6]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[7]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[8]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[9]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[10]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[11]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[12]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[13]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[14]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTL[15]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[0]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[1]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[2]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[3]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[4]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[5]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[6]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[7]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[8]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[9]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[10]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[11]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[12]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[13]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[14]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA2_OUTH[15]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[0]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[1]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[2]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[3]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[4]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[5]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[6]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[7]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[8]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[9]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[10]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[11]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[12]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[13]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[14]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTL[15]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[0]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[1]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[2]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[3]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[4]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[5]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[6]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[7]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[8]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[9]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[10]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[11]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[12]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[13]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[14]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (10041): Inferred latch for "DA1_OUTH[15]" at DA_FREQ_WORD.v(21) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/DA_FREQ_WORD.v Line: 21
Info (12128): Elaborating entity "SINROM" for hierarchy "SINROM:inst6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SINROM:inst6|altsyncram:altsyncram_component" File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/SINROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "SINROM:inst6|altsyncram:altsyncram_component" File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/SINROM.v Line: 81
Info (12133): Instantiated megafunction "SINROM:inst6|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/ip/SINROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../script/sin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eja1.tdf
    Info (12023): Found entity 1: altsyncram_eja1 File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/altsyncram_eja1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_eja1" for hierarchy "SINROM:inst6|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "CNT10" for hierarchy "CNT10:u_DA1_CNT10"
Warning (10230): Verilog HDL assignment warning at CNT10.v(7): truncated value with size 32 to match size of target (10) File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/src/CNT10.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ca24.tdf
    Info (12023): Found entity 1: altsyncram_ca24 File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/altsyncram_ca24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/mux_psc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/cntr_egi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/cntr_89j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/cntr_cgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.07.20.08:40:24 Progress: Loading sld57ffc29f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld57ffc29f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/ip/sld57ffc29f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/ip/sld57ffc29f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 33 of its 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 64 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "MYPLL:inst1|altpll:altpll_component|MYPLL_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/zuolan/Desktop/EE_OBJECT/JYX_FPGA_OBJECT/prj/db/mypll_altpll.v Line: 43
Info (21057): Implemented 2551 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 33 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2381 logic cells
    Info (21064): Implemented 84 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4923 megabytes
    Info: Processing ended: Sat Jul 20 08:40:35 2024
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:14


