# Course-Design-of-the-Principles-of-Computer-Organization
MIPS with exception handler

**P4**	single-cycle CPU

**P5**	pipeline CPU with  (basic instructions)

**P6**	pipeline CPU with 5 levels (50 instructions)

**P7**	pipeline CPU with 5 levels (50 instructions + exception handler)