{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694957316731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694957316731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 17 14:28:36 2023 " "Processing started: Sun Sep 17 14:28:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694957316731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694957316731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ds18b20_seg7 -c ds18b20_seg7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ds18b20_seg7 -c ds18b20_seg7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694957316731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694957316809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694957316809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ds18b20_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ds18b20_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20_drive " "Found entity 1: ds18b20_drive" {  } { { "src/ds18b20_drive.v" "" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/DS18B20/src/ds18b20_drive.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694957321234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694957321234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ds18b20_seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ds18b20_seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20_seg7 " "Found entity 1: ds18b20_seg7" {  } { { "src/ds18b20_seg7.v" "" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/DS18B20/src/ds18b20_seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694957321234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694957321234 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/seg7x8_drive.v " "Can't analyze file -- file src/seg7x8_drive.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694957321235 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/sel_4.v " "Can't analyze file -- file src/sel_4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694957321235 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/seg_7.v " "Can't analyze file -- file src/seg_7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694957321235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_dynamic_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_dynamic_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic_drive " "Found entity 1: seg_dynamic_drive" {  } { { "src/seg_dynamic_drive.v" "" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/DS18B20/src/seg_dynamic_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694957321236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694957321236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ds18b20_seg7 " "Elaborating entity \"ds18b20_seg7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694957321259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds18b20_drive ds18b20_drive:ds18b20_u0 " "Elaborating entity \"ds18b20_drive\" for hierarchy \"ds18b20_drive:ds18b20_u0\"" {  } { { "src/ds18b20_seg7.v" "ds18b20_u0" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/DS18B20/src/ds18b20_seg7.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694957321262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds18b20_drive.v(507) " "Verilog HDL assignment warning at ds18b20_drive.v(507): truncated value with size 32 to match size of target (4)" {  } { { "src/ds18b20_drive.v" "" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/DS18B20/src/ds18b20_drive.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694957321267 "|ds18b20_seg7|ds18b20_drive:ds18b20_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds18b20_drive.v(509) " "Verilog HDL assignment warning at ds18b20_drive.v(509): truncated value with size 32 to match size of target (4)" {  } { { "src/ds18b20_drive.v" "" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/DS18B20/src/ds18b20_drive.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694957321267 "|ds18b20_seg7|ds18b20_drive:ds18b20_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds18b20_drive.v(511) " "Verilog HDL assignment warning at ds18b20_drive.v(511): truncated value with size 32 to match size of target (4)" {  } { { "src/ds18b20_drive.v" "" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/DS18B20/src/ds18b20_drive.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694957321267 "|ds18b20_seg7|ds18b20_drive:ds18b20_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ds18b20_drive.v(513) " "Verilog HDL assignment warning at ds18b20_drive.v(513): truncated value with size 32 to match size of target (4)" {  } { { "src/ds18b20_drive.v" "" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/DS18B20/src/ds18b20_drive.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694957321267 "|ds18b20_seg7|ds18b20_drive:ds18b20_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic_drive seg_dynamic_drive:seg7_u0 " "Elaborating entity \"seg_dynamic_drive\" for hierarchy \"seg_dynamic_drive:seg7_u0\"" {  } { { "src/ds18b20_seg7.v" "seg7_u0" { Text "/home/akram/Embedded_Projects/OpenEPM1270_CPLD_Projects/DS18B20/src/ds18b20_seg7.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694957321296 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694957321728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694957321734 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694957321734 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1694957321734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694957321734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694957321734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694957321755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 17 14:28:41 2023 " "Processing ended: Sun Sep 17 14:28:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694957321755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694957321755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694957321755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694957321755 ""}
