
STM32_SimpleEmbeddedProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082b4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  0800843c  0800843c  0001843c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008468  08008468  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08008468  08008468  00018468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008470  08008470  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008470  08008470  00018470  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008474  08008474  00018474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08008478  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020088  2**0
                  CONTENTS
 10 .bss          00000944  20000088  20000088  00020088  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200009cc  200009cc  00020088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 14 .debug_info   000150bb  00000000  00000000  000200fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003ac5  00000000  00000000  000351b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000011c8  00000000  00000000  00038c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d7f  00000000  00000000  00039e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000248b6  00000000  00000000  0003abc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000183df  00000000  00000000  0005f47d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ccbc4  00000000  00000000  0007785c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004ff4  00000000  00000000  00144420  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  00149414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000088 	.word	0x20000088
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008424 	.word	0x08008424

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000008c 	.word	0x2000008c
 80001c4:	08008424 	.word	0x08008424

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80004c4:	b480      	push	{r7}
 80004c6:	b083      	sub	sp, #12
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004d0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80004d4:	f003 0301 	and.w	r3, r3, #1
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d013      	beq.n	8000504 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80004dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004e0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80004e4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d00b      	beq.n	8000504 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80004ec:	e000      	b.n	80004f0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80004ee:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80004f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d0f9      	beq.n	80004ee <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80004fa:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004fe:	687a      	ldr	r2, [r7, #4]
 8000500:	b2d2      	uxtb	r2, r2
 8000502:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000504:	687b      	ldr	r3, [r7, #4]
}
 8000506:	4618      	mov	r0, r3
 8000508:	370c      	adds	r7, #12
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
	...

08000514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000518:	f000 fc66 	bl	8000de8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800051c:	f000 f816 	bl	800054c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000520:	f000 f912 	bl	8000748 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000524:	f000 f87c 	bl	8000620 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000528:	f000 f8a8 	bl	800067c <MX_I2S3_Init>
  MX_SPI1_Init();
 800052c:	f000 f8d6 	bl	80006dc <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000530:	f006 ffc8 	bl	80074c4 <MX_USB_HOST_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    printf("Hello World!!!\n");
 8000534:	4804      	ldr	r0, [pc, #16]	; (8000548 <main+0x34>)
 8000536:	f007 fc8d 	bl	8007e54 <puts>
    HAL_Delay(1000);
 800053a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800053e:	f000 fcc5 	bl	8000ecc <HAL_Delay>
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000542:	f006 ffe5 	bl	8007510 <MX_USB_HOST_Process>
  {
 8000546:	e7f5      	b.n	8000534 <main+0x20>
 8000548:	0800843c 	.word	0x0800843c

0800054c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b094      	sub	sp, #80	; 0x50
 8000550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000552:	f107 0320 	add.w	r3, r7, #32
 8000556:	2230      	movs	r2, #48	; 0x30
 8000558:	2100      	movs	r1, #0
 800055a:	4618      	mov	r0, r3
 800055c:	f007 fd5a 	bl	8008014 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000560:	f107 030c 	add.w	r3, r7, #12
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
 8000568:	605a      	str	r2, [r3, #4]
 800056a:	609a      	str	r2, [r3, #8]
 800056c:	60da      	str	r2, [r3, #12]
 800056e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000570:	2300      	movs	r3, #0
 8000572:	60bb      	str	r3, [r7, #8]
 8000574:	4b28      	ldr	r3, [pc, #160]	; (8000618 <SystemClock_Config+0xcc>)
 8000576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000578:	4a27      	ldr	r2, [pc, #156]	; (8000618 <SystemClock_Config+0xcc>)
 800057a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800057e:	6413      	str	r3, [r2, #64]	; 0x40
 8000580:	4b25      	ldr	r3, [pc, #148]	; (8000618 <SystemClock_Config+0xcc>)
 8000582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000588:	60bb      	str	r3, [r7, #8]
 800058a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800058c:	2300      	movs	r3, #0
 800058e:	607b      	str	r3, [r7, #4]
 8000590:	4b22      	ldr	r3, [pc, #136]	; (800061c <SystemClock_Config+0xd0>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a21      	ldr	r2, [pc, #132]	; (800061c <SystemClock_Config+0xd0>)
 8000596:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800059a:	6013      	str	r3, [r2, #0]
 800059c:	4b1f      	ldr	r3, [pc, #124]	; (800061c <SystemClock_Config+0xd0>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005a4:	607b      	str	r3, [r7, #4]
 80005a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005a8:	2301      	movs	r3, #1
 80005aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005b0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005b2:	2302      	movs	r3, #2
 80005b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80005ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005bc:	2308      	movs	r3, #8
 80005be:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005c0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005c6:	2302      	movs	r3, #2
 80005c8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005ca:	2307      	movs	r3, #7
 80005cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ce:	f107 0320 	add.w	r3, r7, #32
 80005d2:	4618      	mov	r0, r3
 80005d4:	f003 f954 	bl	8003880 <HAL_RCC_OscConfig>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005de:	f000 f9cd 	bl	800097c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005e2:	230f      	movs	r3, #15
 80005e4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005e6:	2302      	movs	r3, #2
 80005e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ea:	2300      	movs	r3, #0
 80005ec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005ee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005fa:	f107 030c 	add.w	r3, r7, #12
 80005fe:	2105      	movs	r1, #5
 8000600:	4618      	mov	r0, r3
 8000602:	f003 fbb5 	bl	8003d70 <HAL_RCC_ClockConfig>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800060c:	f000 f9b6 	bl	800097c <Error_Handler>
  }
}
 8000610:	bf00      	nop
 8000612:	3750      	adds	r7, #80	; 0x50
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	40023800 	.word	0x40023800
 800061c:	40007000 	.word	0x40007000

08000620 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000624:	4b12      	ldr	r3, [pc, #72]	; (8000670 <MX_I2C1_Init+0x50>)
 8000626:	4a13      	ldr	r2, [pc, #76]	; (8000674 <MX_I2C1_Init+0x54>)
 8000628:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800062a:	4b11      	ldr	r3, [pc, #68]	; (8000670 <MX_I2C1_Init+0x50>)
 800062c:	4a12      	ldr	r2, [pc, #72]	; (8000678 <MX_I2C1_Init+0x58>)
 800062e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000630:	4b0f      	ldr	r3, [pc, #60]	; (8000670 <MX_I2C1_Init+0x50>)
 8000632:	2200      	movs	r2, #0
 8000634:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000636:	4b0e      	ldr	r3, [pc, #56]	; (8000670 <MX_I2C1_Init+0x50>)
 8000638:	2200      	movs	r2, #0
 800063a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800063c:	4b0c      	ldr	r3, [pc, #48]	; (8000670 <MX_I2C1_Init+0x50>)
 800063e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000642:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000644:	4b0a      	ldr	r3, [pc, #40]	; (8000670 <MX_I2C1_Init+0x50>)
 8000646:	2200      	movs	r2, #0
 8000648:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800064a:	4b09      	ldr	r3, [pc, #36]	; (8000670 <MX_I2C1_Init+0x50>)
 800064c:	2200      	movs	r2, #0
 800064e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000650:	4b07      	ldr	r3, [pc, #28]	; (8000670 <MX_I2C1_Init+0x50>)
 8000652:	2200      	movs	r2, #0
 8000654:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000656:	4b06      	ldr	r3, [pc, #24]	; (8000670 <MX_I2C1_Init+0x50>)
 8000658:	2200      	movs	r2, #0
 800065a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800065c:	4804      	ldr	r0, [pc, #16]	; (8000670 <MX_I2C1_Init+0x50>)
 800065e:	f002 fb2b 	bl	8002cb8 <HAL_I2C_Init>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000668:	f000 f988 	bl	800097c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800066c:	bf00      	nop
 800066e:	bd80      	pop	{r7, pc}
 8000670:	200000a4 	.word	0x200000a4
 8000674:	40005400 	.word	0x40005400
 8000678:	000186a0 	.word	0x000186a0

0800067c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000680:	4b13      	ldr	r3, [pc, #76]	; (80006d0 <MX_I2S3_Init+0x54>)
 8000682:	4a14      	ldr	r2, [pc, #80]	; (80006d4 <MX_I2S3_Init+0x58>)
 8000684:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000686:	4b12      	ldr	r3, [pc, #72]	; (80006d0 <MX_I2S3_Init+0x54>)
 8000688:	f44f 7200 	mov.w	r2, #512	; 0x200
 800068c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800068e:	4b10      	ldr	r3, [pc, #64]	; (80006d0 <MX_I2S3_Init+0x54>)
 8000690:	2200      	movs	r2, #0
 8000692:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000694:	4b0e      	ldr	r3, [pc, #56]	; (80006d0 <MX_I2S3_Init+0x54>)
 8000696:	2200      	movs	r2, #0
 8000698:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800069a:	4b0d      	ldr	r3, [pc, #52]	; (80006d0 <MX_I2S3_Init+0x54>)
 800069c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006a0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006a2:	4b0b      	ldr	r3, [pc, #44]	; (80006d0 <MX_I2S3_Init+0x54>)
 80006a4:	4a0c      	ldr	r2, [pc, #48]	; (80006d8 <MX_I2S3_Init+0x5c>)
 80006a6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006a8:	4b09      	ldr	r3, [pc, #36]	; (80006d0 <MX_I2S3_Init+0x54>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006ae:	4b08      	ldr	r3, [pc, #32]	; (80006d0 <MX_I2S3_Init+0x54>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006b4:	4b06      	ldr	r3, [pc, #24]	; (80006d0 <MX_I2S3_Init+0x54>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006ba:	4805      	ldr	r0, [pc, #20]	; (80006d0 <MX_I2S3_Init+0x54>)
 80006bc:	f002 fc40 	bl	8002f40 <HAL_I2S_Init>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006c6:	f000 f959 	bl	800097c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	200000f8 	.word	0x200000f8
 80006d4:	40003c00 	.word	0x40003c00
 80006d8:	00017700 	.word	0x00017700

080006dc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006e0:	4b17      	ldr	r3, [pc, #92]	; (8000740 <MX_SPI1_Init+0x64>)
 80006e2:	4a18      	ldr	r2, [pc, #96]	; (8000744 <MX_SPI1_Init+0x68>)
 80006e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006e6:	4b16      	ldr	r3, [pc, #88]	; (8000740 <MX_SPI1_Init+0x64>)
 80006e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ee:	4b14      	ldr	r3, [pc, #80]	; (8000740 <MX_SPI1_Init+0x64>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006f4:	4b12      	ldr	r3, [pc, #72]	; (8000740 <MX_SPI1_Init+0x64>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006fa:	4b11      	ldr	r3, [pc, #68]	; (8000740 <MX_SPI1_Init+0x64>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000700:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <MX_SPI1_Init+0x64>)
 8000702:	2200      	movs	r2, #0
 8000704:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000706:	4b0e      	ldr	r3, [pc, #56]	; (8000740 <MX_SPI1_Init+0x64>)
 8000708:	f44f 7200 	mov.w	r2, #512	; 0x200
 800070c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800070e:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <MX_SPI1_Init+0x64>)
 8000710:	2200      	movs	r2, #0
 8000712:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000714:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <MX_SPI1_Init+0x64>)
 8000716:	2200      	movs	r2, #0
 8000718:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800071a:	4b09      	ldr	r3, [pc, #36]	; (8000740 <MX_SPI1_Init+0x64>)
 800071c:	2200      	movs	r2, #0
 800071e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000720:	4b07      	ldr	r3, [pc, #28]	; (8000740 <MX_SPI1_Init+0x64>)
 8000722:	2200      	movs	r2, #0
 8000724:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000726:	4b06      	ldr	r3, [pc, #24]	; (8000740 <MX_SPI1_Init+0x64>)
 8000728:	220a      	movs	r2, #10
 800072a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800072c:	4804      	ldr	r0, [pc, #16]	; (8000740 <MX_SPI1_Init+0x64>)
 800072e:	f003 fe6b 	bl	8004408 <HAL_SPI_Init>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000738:	f000 f920 	bl	800097c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800073c:	bf00      	nop
 800073e:	bd80      	pop	{r7, pc}
 8000740:	20000140 	.word	0x20000140
 8000744:	40013000 	.word	0x40013000

08000748 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b08c      	sub	sp, #48	; 0x30
 800074c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074e:	f107 031c 	add.w	r3, r7, #28
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
 8000756:	605a      	str	r2, [r3, #4]
 8000758:	609a      	str	r2, [r3, #8]
 800075a:	60da      	str	r2, [r3, #12]
 800075c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	61bb      	str	r3, [r7, #24]
 8000762:	4b72      	ldr	r3, [pc, #456]	; (800092c <MX_GPIO_Init+0x1e4>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000766:	4a71      	ldr	r2, [pc, #452]	; (800092c <MX_GPIO_Init+0x1e4>)
 8000768:	f043 0310 	orr.w	r3, r3, #16
 800076c:	6313      	str	r3, [r2, #48]	; 0x30
 800076e:	4b6f      	ldr	r3, [pc, #444]	; (800092c <MX_GPIO_Init+0x1e4>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	f003 0310 	and.w	r3, r3, #16
 8000776:	61bb      	str	r3, [r7, #24]
 8000778:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]
 800077e:	4b6b      	ldr	r3, [pc, #428]	; (800092c <MX_GPIO_Init+0x1e4>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	4a6a      	ldr	r2, [pc, #424]	; (800092c <MX_GPIO_Init+0x1e4>)
 8000784:	f043 0304 	orr.w	r3, r3, #4
 8000788:	6313      	str	r3, [r2, #48]	; 0x30
 800078a:	4b68      	ldr	r3, [pc, #416]	; (800092c <MX_GPIO_Init+0x1e4>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	f003 0304 	and.w	r3, r3, #4
 8000792:	617b      	str	r3, [r7, #20]
 8000794:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000796:	2300      	movs	r3, #0
 8000798:	613b      	str	r3, [r7, #16]
 800079a:	4b64      	ldr	r3, [pc, #400]	; (800092c <MX_GPIO_Init+0x1e4>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	4a63      	ldr	r2, [pc, #396]	; (800092c <MX_GPIO_Init+0x1e4>)
 80007a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007a4:	6313      	str	r3, [r2, #48]	; 0x30
 80007a6:	4b61      	ldr	r3, [pc, #388]	; (800092c <MX_GPIO_Init+0x1e4>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007ae:	613b      	str	r3, [r7, #16]
 80007b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	60fb      	str	r3, [r7, #12]
 80007b6:	4b5d      	ldr	r3, [pc, #372]	; (800092c <MX_GPIO_Init+0x1e4>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	4a5c      	ldr	r2, [pc, #368]	; (800092c <MX_GPIO_Init+0x1e4>)
 80007bc:	f043 0301 	orr.w	r3, r3, #1
 80007c0:	6313      	str	r3, [r2, #48]	; 0x30
 80007c2:	4b5a      	ldr	r3, [pc, #360]	; (800092c <MX_GPIO_Init+0x1e4>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	f003 0301 	and.w	r3, r3, #1
 80007ca:	60fb      	str	r3, [r7, #12]
 80007cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	60bb      	str	r3, [r7, #8]
 80007d2:	4b56      	ldr	r3, [pc, #344]	; (800092c <MX_GPIO_Init+0x1e4>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	4a55      	ldr	r2, [pc, #340]	; (800092c <MX_GPIO_Init+0x1e4>)
 80007d8:	f043 0302 	orr.w	r3, r3, #2
 80007dc:	6313      	str	r3, [r2, #48]	; 0x30
 80007de:	4b53      	ldr	r3, [pc, #332]	; (800092c <MX_GPIO_Init+0x1e4>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	f003 0302 	and.w	r3, r3, #2
 80007e6:	60bb      	str	r3, [r7, #8]
 80007e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	607b      	str	r3, [r7, #4]
 80007ee:	4b4f      	ldr	r3, [pc, #316]	; (800092c <MX_GPIO_Init+0x1e4>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	4a4e      	ldr	r2, [pc, #312]	; (800092c <MX_GPIO_Init+0x1e4>)
 80007f4:	f043 0308 	orr.w	r3, r3, #8
 80007f8:	6313      	str	r3, [r2, #48]	; 0x30
 80007fa:	4b4c      	ldr	r3, [pc, #304]	; (800092c <MX_GPIO_Init+0x1e4>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	f003 0308 	and.w	r3, r3, #8
 8000802:	607b      	str	r3, [r7, #4]
 8000804:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	2108      	movs	r1, #8
 800080a:	4849      	ldr	r0, [pc, #292]	; (8000930 <MX_GPIO_Init+0x1e8>)
 800080c:	f000 fe30 	bl	8001470 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000810:	2201      	movs	r2, #1
 8000812:	2101      	movs	r1, #1
 8000814:	4847      	ldr	r0, [pc, #284]	; (8000934 <MX_GPIO_Init+0x1ec>)
 8000816:	f000 fe2b 	bl	8001470 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800081a:	2200      	movs	r2, #0
 800081c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000820:	4845      	ldr	r0, [pc, #276]	; (8000938 <MX_GPIO_Init+0x1f0>)
 8000822:	f000 fe25 	bl	8001470 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000826:	2308      	movs	r3, #8
 8000828:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082a:	2301      	movs	r3, #1
 800082c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082e:	2300      	movs	r3, #0
 8000830:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000832:	2300      	movs	r3, #0
 8000834:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000836:	f107 031c 	add.w	r3, r7, #28
 800083a:	4619      	mov	r1, r3
 800083c:	483c      	ldr	r0, [pc, #240]	; (8000930 <MX_GPIO_Init+0x1e8>)
 800083e:	f000 fc7b 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000842:	2301      	movs	r3, #1
 8000844:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000846:	2301      	movs	r3, #1
 8000848:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084a:	2300      	movs	r3, #0
 800084c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084e:	2300      	movs	r3, #0
 8000850:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000852:	f107 031c 	add.w	r3, r7, #28
 8000856:	4619      	mov	r1, r3
 8000858:	4836      	ldr	r0, [pc, #216]	; (8000934 <MX_GPIO_Init+0x1ec>)
 800085a:	f000 fc6d 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800085e:	2308      	movs	r3, #8
 8000860:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000862:	2302      	movs	r3, #2
 8000864:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000866:	2300      	movs	r3, #0
 8000868:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086a:	2300      	movs	r3, #0
 800086c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800086e:	2305      	movs	r3, #5
 8000870:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000872:	f107 031c 	add.w	r3, r7, #28
 8000876:	4619      	mov	r1, r3
 8000878:	482e      	ldr	r0, [pc, #184]	; (8000934 <MX_GPIO_Init+0x1ec>)
 800087a:	f000 fc5d 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800087e:	2301      	movs	r3, #1
 8000880:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000882:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000886:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800088c:	f107 031c 	add.w	r3, r7, #28
 8000890:	4619      	mov	r1, r3
 8000892:	482a      	ldr	r0, [pc, #168]	; (800093c <MX_GPIO_Init+0x1f4>)
 8000894:	f000 fc50 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000898:	2304      	movs	r3, #4
 800089a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800089c:	2300      	movs	r3, #0
 800089e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008a4:	f107 031c 	add.w	r3, r7, #28
 80008a8:	4619      	mov	r1, r3
 80008aa:	4825      	ldr	r0, [pc, #148]	; (8000940 <MX_GPIO_Init+0x1f8>)
 80008ac:	f000 fc44 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b6:	2302      	movs	r3, #2
 80008b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008be:	2300      	movs	r3, #0
 80008c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008c2:	2305      	movs	r3, #5
 80008c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008c6:	f107 031c 	add.w	r3, r7, #28
 80008ca:	4619      	mov	r1, r3
 80008cc:	481c      	ldr	r0, [pc, #112]	; (8000940 <MX_GPIO_Init+0x1f8>)
 80008ce:	f000 fc33 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008d2:	f24f 0310 	movw	r3, #61456	; 0xf010
 80008d6:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d8:	2301      	movs	r3, #1
 80008da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	2300      	movs	r3, #0
 80008de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e0:	2300      	movs	r3, #0
 80008e2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008e4:	f107 031c 	add.w	r3, r7, #28
 80008e8:	4619      	mov	r1, r3
 80008ea:	4813      	ldr	r0, [pc, #76]	; (8000938 <MX_GPIO_Init+0x1f0>)
 80008ec:	f000 fc24 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80008f0:	2320      	movs	r3, #32
 80008f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008f4:	2300      	movs	r3, #0
 80008f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008fc:	f107 031c 	add.w	r3, r7, #28
 8000900:	4619      	mov	r1, r3
 8000902:	480d      	ldr	r0, [pc, #52]	; (8000938 <MX_GPIO_Init+0x1f0>)
 8000904:	f000 fc18 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000908:	2302      	movs	r3, #2
 800090a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800090c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000910:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	2300      	movs	r3, #0
 8000914:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4619      	mov	r1, r3
 800091c:	4804      	ldr	r0, [pc, #16]	; (8000930 <MX_GPIO_Init+0x1e8>)
 800091e:	f000 fc0b 	bl	8001138 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000922:	bf00      	nop
 8000924:	3730      	adds	r7, #48	; 0x30
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	40023800 	.word	0x40023800
 8000930:	40021000 	.word	0x40021000
 8000934:	40020800 	.word	0x40020800
 8000938:	40020c00 	.word	0x40020c00
 800093c:	40020000 	.word	0x40020000
 8000940:	40020400 	.word	0x40020400

08000944 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af00      	add	r7, sp, #0
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	60b9      	str	r1, [r7, #8]
 800094e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000950:	2300      	movs	r3, #0
 8000952:	617b      	str	r3, [r7, #20]
 8000954:	e009      	b.n	800096a <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8000956:	68bb      	ldr	r3, [r7, #8]
 8000958:	1c5a      	adds	r2, r3, #1
 800095a:	60ba      	str	r2, [r7, #8]
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	4618      	mov	r0, r3
 8000960:	f7ff fdb0 	bl	80004c4 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	3301      	adds	r3, #1
 8000968:	617b      	str	r3, [r7, #20]
 800096a:	697a      	ldr	r2, [r7, #20]
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	429a      	cmp	r2, r3
 8000970:	dbf1      	blt.n	8000956 <_write+0x12>
  }
  return len;
 8000972:	687b      	ldr	r3, [r7, #4]
}
 8000974:	4618      	mov	r0, r3
 8000976:	3718      	adds	r7, #24
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}

0800097c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000980:	b672      	cpsid	i
}
 8000982:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000984:	e7fe      	b.n	8000984 <Error_Handler+0x8>
	...

08000988 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	607b      	str	r3, [r7, #4]
 8000992:	4b10      	ldr	r3, [pc, #64]	; (80009d4 <HAL_MspInit+0x4c>)
 8000994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000996:	4a0f      	ldr	r2, [pc, #60]	; (80009d4 <HAL_MspInit+0x4c>)
 8000998:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800099c:	6453      	str	r3, [r2, #68]	; 0x44
 800099e:	4b0d      	ldr	r3, [pc, #52]	; (80009d4 <HAL_MspInit+0x4c>)
 80009a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009a6:	607b      	str	r3, [r7, #4]
 80009a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	603b      	str	r3, [r7, #0]
 80009ae:	4b09      	ldr	r3, [pc, #36]	; (80009d4 <HAL_MspInit+0x4c>)
 80009b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b2:	4a08      	ldr	r2, [pc, #32]	; (80009d4 <HAL_MspInit+0x4c>)
 80009b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009b8:	6413      	str	r3, [r2, #64]	; 0x40
 80009ba:	4b06      	ldr	r3, [pc, #24]	; (80009d4 <HAL_MspInit+0x4c>)
 80009bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009c2:	603b      	str	r3, [r7, #0]
 80009c4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009c6:	2007      	movs	r0, #7
 80009c8:	f000 fb74 	bl	80010b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	40023800 	.word	0x40023800

080009d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b08a      	sub	sp, #40	; 0x28
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e0:	f107 0314 	add.w	r3, r7, #20
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]
 80009ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a19      	ldr	r2, [pc, #100]	; (8000a5c <HAL_I2C_MspInit+0x84>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d12c      	bne.n	8000a54 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	613b      	str	r3, [r7, #16]
 80009fe:	4b18      	ldr	r3, [pc, #96]	; (8000a60 <HAL_I2C_MspInit+0x88>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	4a17      	ldr	r2, [pc, #92]	; (8000a60 <HAL_I2C_MspInit+0x88>)
 8000a04:	f043 0302 	orr.w	r3, r3, #2
 8000a08:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0a:	4b15      	ldr	r3, [pc, #84]	; (8000a60 <HAL_I2C_MspInit+0x88>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	f003 0302 	and.w	r3, r3, #2
 8000a12:	613b      	str	r3, [r7, #16]
 8000a14:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a16:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000a1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a1c:	2312      	movs	r3, #18
 8000a1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a20:	2301      	movs	r3, #1
 8000a22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a24:	2300      	movs	r3, #0
 8000a26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a28:	2304      	movs	r3, #4
 8000a2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a2c:	f107 0314 	add.w	r3, r7, #20
 8000a30:	4619      	mov	r1, r3
 8000a32:	480c      	ldr	r0, [pc, #48]	; (8000a64 <HAL_I2C_MspInit+0x8c>)
 8000a34:	f000 fb80 	bl	8001138 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a38:	2300      	movs	r3, #0
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	4b08      	ldr	r3, [pc, #32]	; (8000a60 <HAL_I2C_MspInit+0x88>)
 8000a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a40:	4a07      	ldr	r2, [pc, #28]	; (8000a60 <HAL_I2C_MspInit+0x88>)
 8000a42:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a46:	6413      	str	r3, [r2, #64]	; 0x40
 8000a48:	4b05      	ldr	r3, [pc, #20]	; (8000a60 <HAL_I2C_MspInit+0x88>)
 8000a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a54:	bf00      	nop
 8000a56:	3728      	adds	r7, #40	; 0x28
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	40005400 	.word	0x40005400
 8000a60:	40023800 	.word	0x40023800
 8000a64:	40020400 	.word	0x40020400

08000a68 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b08e      	sub	sp, #56	; 0x38
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
 8000a78:	605a      	str	r2, [r3, #4]
 8000a7a:	609a      	str	r2, [r3, #8]
 8000a7c:	60da      	str	r2, [r3, #12]
 8000a7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a80:	f107 0314 	add.w	r3, r7, #20
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a31      	ldr	r2, [pc, #196]	; (8000b58 <HAL_I2S_MspInit+0xf0>)
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d15a      	bne.n	8000b4e <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000a9c:	23c0      	movs	r3, #192	; 0xc0
 8000a9e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000aa4:	f107 0314 	add.w	r3, r7, #20
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f003 fb6d 	bl	8004188 <HAL_RCCEx_PeriphCLKConfig>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000ab4:	f7ff ff62 	bl	800097c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ab8:	2300      	movs	r3, #0
 8000aba:	613b      	str	r3, [r7, #16]
 8000abc:	4b27      	ldr	r3, [pc, #156]	; (8000b5c <HAL_I2S_MspInit+0xf4>)
 8000abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac0:	4a26      	ldr	r2, [pc, #152]	; (8000b5c <HAL_I2S_MspInit+0xf4>)
 8000ac2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ac6:	6413      	str	r3, [r2, #64]	; 0x40
 8000ac8:	4b24      	ldr	r3, [pc, #144]	; (8000b5c <HAL_I2S_MspInit+0xf4>)
 8000aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000acc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000ad0:	613b      	str	r3, [r7, #16]
 8000ad2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	4b20      	ldr	r3, [pc, #128]	; (8000b5c <HAL_I2S_MspInit+0xf4>)
 8000ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000adc:	4a1f      	ldr	r2, [pc, #124]	; (8000b5c <HAL_I2S_MspInit+0xf4>)
 8000ade:	f043 0301 	orr.w	r3, r3, #1
 8000ae2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae4:	4b1d      	ldr	r3, [pc, #116]	; (8000b5c <HAL_I2S_MspInit+0xf4>)
 8000ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae8:	f003 0301 	and.w	r3, r3, #1
 8000aec:	60fb      	str	r3, [r7, #12]
 8000aee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af0:	2300      	movs	r3, #0
 8000af2:	60bb      	str	r3, [r7, #8]
 8000af4:	4b19      	ldr	r3, [pc, #100]	; (8000b5c <HAL_I2S_MspInit+0xf4>)
 8000af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af8:	4a18      	ldr	r2, [pc, #96]	; (8000b5c <HAL_I2S_MspInit+0xf4>)
 8000afa:	f043 0304 	orr.w	r3, r3, #4
 8000afe:	6313      	str	r3, [r2, #48]	; 0x30
 8000b00:	4b16      	ldr	r3, [pc, #88]	; (8000b5c <HAL_I2S_MspInit+0xf4>)
 8000b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b04:	f003 0304 	and.w	r3, r3, #4
 8000b08:	60bb      	str	r3, [r7, #8]
 8000b0a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000b0c:	2310      	movs	r3, #16
 8000b0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b10:	2302      	movs	r3, #2
 8000b12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b1c:	2306      	movs	r3, #6
 8000b1e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000b20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b24:	4619      	mov	r1, r3
 8000b26:	480e      	ldr	r0, [pc, #56]	; (8000b60 <HAL_I2S_MspInit+0xf8>)
 8000b28:	f000 fb06 	bl	8001138 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000b2c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000b30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b32:	2302      	movs	r3, #2
 8000b34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b36:	2300      	movs	r3, #0
 8000b38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b3e:	2306      	movs	r3, #6
 8000b40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b46:	4619      	mov	r1, r3
 8000b48:	4806      	ldr	r0, [pc, #24]	; (8000b64 <HAL_I2S_MspInit+0xfc>)
 8000b4a:	f000 faf5 	bl	8001138 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000b4e:	bf00      	nop
 8000b50:	3738      	adds	r7, #56	; 0x38
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40003c00 	.word	0x40003c00
 8000b5c:	40023800 	.word	0x40023800
 8000b60:	40020000 	.word	0x40020000
 8000b64:	40020800 	.word	0x40020800

08000b68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08a      	sub	sp, #40	; 0x28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]
 8000b7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a19      	ldr	r2, [pc, #100]	; (8000bec <HAL_SPI_MspInit+0x84>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d12b      	bne.n	8000be2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	613b      	str	r3, [r7, #16]
 8000b8e:	4b18      	ldr	r3, [pc, #96]	; (8000bf0 <HAL_SPI_MspInit+0x88>)
 8000b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b92:	4a17      	ldr	r2, [pc, #92]	; (8000bf0 <HAL_SPI_MspInit+0x88>)
 8000b94:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b98:	6453      	str	r3, [r2, #68]	; 0x44
 8000b9a:	4b15      	ldr	r3, [pc, #84]	; (8000bf0 <HAL_SPI_MspInit+0x88>)
 8000b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ba2:	613b      	str	r3, [r7, #16]
 8000ba4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <HAL_SPI_MspInit+0x88>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bae:	4a10      	ldr	r2, [pc, #64]	; (8000bf0 <HAL_SPI_MspInit+0x88>)
 8000bb0:	f043 0301 	orr.w	r3, r3, #1
 8000bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <HAL_SPI_MspInit+0x88>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bba:	f003 0301 	and.w	r3, r3, #1
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000bc2:	23e0      	movs	r3, #224	; 0xe0
 8000bc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000bd2:	2305      	movs	r3, #5
 8000bd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd6:	f107 0314 	add.w	r3, r7, #20
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4805      	ldr	r0, [pc, #20]	; (8000bf4 <HAL_SPI_MspInit+0x8c>)
 8000bde:	f000 faab 	bl	8001138 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000be2:	bf00      	nop
 8000be4:	3728      	adds	r7, #40	; 0x28
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40013000 	.word	0x40013000
 8000bf0:	40023800 	.word	0x40023800
 8000bf4:	40020000 	.word	0x40020000

08000bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bfc:	e7fe      	b.n	8000bfc <NMI_Handler+0x4>

08000bfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c02:	e7fe      	b.n	8000c02 <HardFault_Handler+0x4>

08000c04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c08:	e7fe      	b.n	8000c08 <MemManage_Handler+0x4>

08000c0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c0e:	e7fe      	b.n	8000c0e <BusFault_Handler+0x4>

08000c10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c14:	e7fe      	b.n	8000c14 <UsageFault_Handler+0x4>

08000c16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c16:	b480      	push	{r7}
 8000c18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c1a:	bf00      	nop
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr

08000c24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c32:	b480      	push	{r7}
 8000c34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c44:	f000 f922 	bl	8000e8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c48:	bf00      	nop
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000c50:	4802      	ldr	r0, [pc, #8]	; (8000c5c <OTG_FS_IRQHandler+0x10>)
 8000c52:	f000 fe91 	bl	8001978 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c56:	bf00      	nop
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	2000057c 	.word	0x2000057c

08000c60 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	60f8      	str	r0, [r7, #12]
 8000c68:	60b9      	str	r1, [r7, #8]
 8000c6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	617b      	str	r3, [r7, #20]
 8000c70:	e00a      	b.n	8000c88 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c72:	f3af 8000 	nop.w
 8000c76:	4601      	mov	r1, r0
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	1c5a      	adds	r2, r3, #1
 8000c7c:	60ba      	str	r2, [r7, #8]
 8000c7e:	b2ca      	uxtb	r2, r1
 8000c80:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	3301      	adds	r3, #1
 8000c86:	617b      	str	r3, [r7, #20]
 8000c88:	697a      	ldr	r2, [r7, #20]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	dbf0      	blt.n	8000c72 <_read+0x12>
  }

  return len;
 8000c90:	687b      	ldr	r3, [r7, #4]
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	3718      	adds	r7, #24
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}

08000c9a <_close>:
  }
  return len;
}

int _close(int file)
{
 8000c9a:	b480      	push	{r7}
 8000c9c:	b083      	sub	sp, #12
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ca2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	370c      	adds	r7, #12
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr

08000cb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cb2:	b480      	push	{r7}
 8000cb4:	b083      	sub	sp, #12
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	6078      	str	r0, [r7, #4]
 8000cba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cc2:	605a      	str	r2, [r3, #4]
  return 0;
 8000cc4:	2300      	movs	r3, #0
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	370c      	adds	r7, #12
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr

08000cd2 <_isatty>:

int _isatty(int file)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	b083      	sub	sp, #12
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cda:	2301      	movs	r3, #1
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	370c      	adds	r7, #12
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr

08000ce8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	60f8      	str	r0, [r7, #12]
 8000cf0:	60b9      	str	r1, [r7, #8]
 8000cf2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3714      	adds	r7, #20
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
	...

08000d04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d0c:	4a14      	ldr	r2, [pc, #80]	; (8000d60 <_sbrk+0x5c>)
 8000d0e:	4b15      	ldr	r3, [pc, #84]	; (8000d64 <_sbrk+0x60>)
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d18:	4b13      	ldr	r3, [pc, #76]	; (8000d68 <_sbrk+0x64>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d102      	bne.n	8000d26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d20:	4b11      	ldr	r3, [pc, #68]	; (8000d68 <_sbrk+0x64>)
 8000d22:	4a12      	ldr	r2, [pc, #72]	; (8000d6c <_sbrk+0x68>)
 8000d24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d26:	4b10      	ldr	r3, [pc, #64]	; (8000d68 <_sbrk+0x64>)
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	4413      	add	r3, r2
 8000d2e:	693a      	ldr	r2, [r7, #16]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d207      	bcs.n	8000d44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d34:	f007 f9cc 	bl	80080d0 <__errno>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	220c      	movs	r2, #12
 8000d3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d42:	e009      	b.n	8000d58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d44:	4b08      	ldr	r3, [pc, #32]	; (8000d68 <_sbrk+0x64>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d4a:	4b07      	ldr	r3, [pc, #28]	; (8000d68 <_sbrk+0x64>)
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	4a05      	ldr	r2, [pc, #20]	; (8000d68 <_sbrk+0x64>)
 8000d54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d56:	68fb      	ldr	r3, [r7, #12]
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3718      	adds	r7, #24
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	20020000 	.word	0x20020000
 8000d64:	00000400 	.word	0x00000400
 8000d68:	20000198 	.word	0x20000198
 8000d6c:	200009d0 	.word	0x200009d0

08000d70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d74:	4b06      	ldr	r3, [pc, #24]	; (8000d90 <SystemInit+0x20>)
 8000d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d7a:	4a05      	ldr	r2, [pc, #20]	; (8000d90 <SystemInit+0x20>)
 8000d7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d84:	bf00      	nop
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dcc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d98:	480d      	ldr	r0, [pc, #52]	; (8000dd0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d9a:	490e      	ldr	r1, [pc, #56]	; (8000dd4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d9c:	4a0e      	ldr	r2, [pc, #56]	; (8000dd8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000da0:	e002      	b.n	8000da8 <LoopCopyDataInit>

08000da2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000da2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000da4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000da6:	3304      	adds	r3, #4

08000da8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000da8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000daa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dac:	d3f9      	bcc.n	8000da2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dae:	4a0b      	ldr	r2, [pc, #44]	; (8000ddc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000db0:	4c0b      	ldr	r4, [pc, #44]	; (8000de0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000db2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000db4:	e001      	b.n	8000dba <LoopFillZerobss>

08000db6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000db6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000db8:	3204      	adds	r2, #4

08000dba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dbc:	d3fb      	bcc.n	8000db6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000dbe:	f7ff ffd7 	bl	8000d70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dc2:	f007 f98b 	bl	80080dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dc6:	f7ff fba5 	bl	8000514 <main>
  bx  lr    
 8000dca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000dcc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dd4:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000dd8:	08008478 	.word	0x08008478
  ldr r2, =_sbss
 8000ddc:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000de0:	200009cc 	.word	0x200009cc

08000de4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000de4:	e7fe      	b.n	8000de4 <ADC_IRQHandler>
	...

08000de8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dec:	4b0e      	ldr	r3, [pc, #56]	; (8000e28 <HAL_Init+0x40>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a0d      	ldr	r2, [pc, #52]	; (8000e28 <HAL_Init+0x40>)
 8000df2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000df6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000df8:	4b0b      	ldr	r3, [pc, #44]	; (8000e28 <HAL_Init+0x40>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4a0a      	ldr	r2, [pc, #40]	; (8000e28 <HAL_Init+0x40>)
 8000dfe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e04:	4b08      	ldr	r3, [pc, #32]	; (8000e28 <HAL_Init+0x40>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a07      	ldr	r2, [pc, #28]	; (8000e28 <HAL_Init+0x40>)
 8000e0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e10:	2003      	movs	r0, #3
 8000e12:	f000 f94f 	bl	80010b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e16:	2000      	movs	r0, #0
 8000e18:	f000 f808 	bl	8000e2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e1c:	f7ff fdb4 	bl	8000988 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e20:	2300      	movs	r3, #0
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40023c00 	.word	0x40023c00

08000e2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e34:	4b12      	ldr	r3, [pc, #72]	; (8000e80 <HAL_InitTick+0x54>)
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	4b12      	ldr	r3, [pc, #72]	; (8000e84 <HAL_InitTick+0x58>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f000 f967 	bl	800111e <HAL_SYSTICK_Config>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e56:	2301      	movs	r3, #1
 8000e58:	e00e      	b.n	8000e78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2b0f      	cmp	r3, #15
 8000e5e:	d80a      	bhi.n	8000e76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e60:	2200      	movs	r2, #0
 8000e62:	6879      	ldr	r1, [r7, #4]
 8000e64:	f04f 30ff 	mov.w	r0, #4294967295
 8000e68:	f000 f92f 	bl	80010ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e6c:	4a06      	ldr	r2, [pc, #24]	; (8000e88 <HAL_InitTick+0x5c>)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e72:	2300      	movs	r3, #0
 8000e74:	e000      	b.n	8000e78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e76:	2301      	movs	r3, #1
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	20000000 	.word	0x20000000
 8000e84:	20000008 	.word	0x20000008
 8000e88:	20000004 	.word	0x20000004

08000e8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <HAL_IncTick+0x20>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	461a      	mov	r2, r3
 8000e96:	4b06      	ldr	r3, [pc, #24]	; (8000eb0 <HAL_IncTick+0x24>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4413      	add	r3, r2
 8000e9c:	4a04      	ldr	r2, [pc, #16]	; (8000eb0 <HAL_IncTick+0x24>)
 8000e9e:	6013      	str	r3, [r2, #0]
}
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	20000008 	.word	0x20000008
 8000eb0:	2000019c 	.word	0x2000019c

08000eb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb8:	4b03      	ldr	r3, [pc, #12]	; (8000ec8 <HAL_GetTick+0x14>)
 8000eba:	681b      	ldr	r3, [r3, #0]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	2000019c 	.word	0x2000019c

08000ecc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ed4:	f7ff ffee 	bl	8000eb4 <HAL_GetTick>
 8000ed8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ee4:	d005      	beq.n	8000ef2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ee6:	4b0a      	ldr	r3, [pc, #40]	; (8000f10 <HAL_Delay+0x44>)
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	461a      	mov	r2, r3
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	4413      	add	r3, r2
 8000ef0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ef2:	bf00      	nop
 8000ef4:	f7ff ffde 	bl	8000eb4 <HAL_GetTick>
 8000ef8:	4602      	mov	r2, r0
 8000efa:	68bb      	ldr	r3, [r7, #8]
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	68fa      	ldr	r2, [r7, #12]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d8f7      	bhi.n	8000ef4 <HAL_Delay+0x28>
  {
  }
}
 8000f04:	bf00      	nop
 8000f06:	bf00      	nop
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	20000008 	.word	0x20000008

08000f14 <__NVIC_SetPriorityGrouping>:
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f24:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <__NVIC_SetPriorityGrouping+0x44>)
 8000f26:	68db      	ldr	r3, [r3, #12]
 8000f28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f2a:	68ba      	ldr	r2, [r7, #8]
 8000f2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f30:	4013      	ands	r3, r2
 8000f32:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f46:	4a04      	ldr	r2, [pc, #16]	; (8000f58 <__NVIC_SetPriorityGrouping+0x44>)
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	60d3      	str	r3, [r2, #12]
}
 8000f4c:	bf00      	nop
 8000f4e:	3714      	adds	r7, #20
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <__NVIC_GetPriorityGrouping>:
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f60:	4b04      	ldr	r3, [pc, #16]	; (8000f74 <__NVIC_GetPriorityGrouping+0x18>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	0a1b      	lsrs	r3, r3, #8
 8000f66:	f003 0307 	and.w	r3, r3, #7
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <__NVIC_EnableIRQ>:
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	db0b      	blt.n	8000fa2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	f003 021f 	and.w	r2, r3, #31
 8000f90:	4907      	ldr	r1, [pc, #28]	; (8000fb0 <__NVIC_EnableIRQ+0x38>)
 8000f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f96:	095b      	lsrs	r3, r3, #5
 8000f98:	2001      	movs	r0, #1
 8000f9a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	e000e100 	.word	0xe000e100

08000fb4 <__NVIC_SetPriority>:
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	6039      	str	r1, [r7, #0]
 8000fbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	db0a      	blt.n	8000fde <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	b2da      	uxtb	r2, r3
 8000fcc:	490c      	ldr	r1, [pc, #48]	; (8001000 <__NVIC_SetPriority+0x4c>)
 8000fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd2:	0112      	lsls	r2, r2, #4
 8000fd4:	b2d2      	uxtb	r2, r2
 8000fd6:	440b      	add	r3, r1
 8000fd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000fdc:	e00a      	b.n	8000ff4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	b2da      	uxtb	r2, r3
 8000fe2:	4908      	ldr	r1, [pc, #32]	; (8001004 <__NVIC_SetPriority+0x50>)
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	f003 030f 	and.w	r3, r3, #15
 8000fea:	3b04      	subs	r3, #4
 8000fec:	0112      	lsls	r2, r2, #4
 8000fee:	b2d2      	uxtb	r2, r2
 8000ff0:	440b      	add	r3, r1
 8000ff2:	761a      	strb	r2, [r3, #24]
}
 8000ff4:	bf00      	nop
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	e000e100 	.word	0xe000e100
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <NVIC_EncodePriority>:
{
 8001008:	b480      	push	{r7}
 800100a:	b089      	sub	sp, #36	; 0x24
 800100c:	af00      	add	r7, sp, #0
 800100e:	60f8      	str	r0, [r7, #12]
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f003 0307 	and.w	r3, r3, #7
 800101a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	f1c3 0307 	rsb	r3, r3, #7
 8001022:	2b04      	cmp	r3, #4
 8001024:	bf28      	it	cs
 8001026:	2304      	movcs	r3, #4
 8001028:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	3304      	adds	r3, #4
 800102e:	2b06      	cmp	r3, #6
 8001030:	d902      	bls.n	8001038 <NVIC_EncodePriority+0x30>
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	3b03      	subs	r3, #3
 8001036:	e000      	b.n	800103a <NVIC_EncodePriority+0x32>
 8001038:	2300      	movs	r3, #0
 800103a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800103c:	f04f 32ff 	mov.w	r2, #4294967295
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	fa02 f303 	lsl.w	r3, r2, r3
 8001046:	43da      	mvns	r2, r3
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	401a      	ands	r2, r3
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001050:	f04f 31ff 	mov.w	r1, #4294967295
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	fa01 f303 	lsl.w	r3, r1, r3
 800105a:	43d9      	mvns	r1, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001060:	4313      	orrs	r3, r2
}
 8001062:	4618      	mov	r0, r3
 8001064:	3724      	adds	r7, #36	; 0x24
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
	...

08001070 <SysTick_Config>:
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	3b01      	subs	r3, #1
 800107c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001080:	d301      	bcc.n	8001086 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001082:	2301      	movs	r3, #1
 8001084:	e00f      	b.n	80010a6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001086:	4a0a      	ldr	r2, [pc, #40]	; (80010b0 <SysTick_Config+0x40>)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	3b01      	subs	r3, #1
 800108c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800108e:	210f      	movs	r1, #15
 8001090:	f04f 30ff 	mov.w	r0, #4294967295
 8001094:	f7ff ff8e 	bl	8000fb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001098:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <SysTick_Config+0x40>)
 800109a:	2200      	movs	r2, #0
 800109c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800109e:	4b04      	ldr	r3, [pc, #16]	; (80010b0 <SysTick_Config+0x40>)
 80010a0:	2207      	movs	r2, #7
 80010a2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	e000e010 	.word	0xe000e010

080010b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f7ff ff29 	bl	8000f14 <__NVIC_SetPriorityGrouping>
}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b086      	sub	sp, #24
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	4603      	mov	r3, r0
 80010d2:	60b9      	str	r1, [r7, #8]
 80010d4:	607a      	str	r2, [r7, #4]
 80010d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010d8:	2300      	movs	r3, #0
 80010da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010dc:	f7ff ff3e 	bl	8000f5c <__NVIC_GetPriorityGrouping>
 80010e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	68b9      	ldr	r1, [r7, #8]
 80010e6:	6978      	ldr	r0, [r7, #20]
 80010e8:	f7ff ff8e 	bl	8001008 <NVIC_EncodePriority>
 80010ec:	4602      	mov	r2, r0
 80010ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010f2:	4611      	mov	r1, r2
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff ff5d 	bl	8000fb4 <__NVIC_SetPriority>
}
 80010fa:	bf00      	nop
 80010fc:	3718      	adds	r7, #24
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b082      	sub	sp, #8
 8001106:	af00      	add	r7, sp, #0
 8001108:	4603      	mov	r3, r0
 800110a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800110c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff31 	bl	8000f78 <__NVIC_EnableIRQ>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff ffa2 	bl	8001070 <SysTick_Config>
 800112c:	4603      	mov	r3, r0
}
 800112e:	4618      	mov	r0, r3
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001138:	b480      	push	{r7}
 800113a:	b089      	sub	sp, #36	; 0x24
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001142:	2300      	movs	r3, #0
 8001144:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001146:	2300      	movs	r3, #0
 8001148:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800114a:	2300      	movs	r3, #0
 800114c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800114e:	2300      	movs	r3, #0
 8001150:	61fb      	str	r3, [r7, #28]
 8001152:	e16b      	b.n	800142c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001154:	2201      	movs	r2, #1
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	697a      	ldr	r2, [r7, #20]
 8001164:	4013      	ands	r3, r2
 8001166:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	429a      	cmp	r2, r3
 800116e:	f040 815a 	bne.w	8001426 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f003 0303 	and.w	r3, r3, #3
 800117a:	2b01      	cmp	r3, #1
 800117c:	d005      	beq.n	800118a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001186:	2b02      	cmp	r3, #2
 8001188:	d130      	bne.n	80011ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	2203      	movs	r2, #3
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	43db      	mvns	r3, r3
 800119c:	69ba      	ldr	r2, [r7, #24]
 800119e:	4013      	ands	r3, r2
 80011a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	68da      	ldr	r2, [r3, #12]
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	69ba      	ldr	r2, [r7, #24]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011c0:	2201      	movs	r2, #1
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	091b      	lsrs	r3, r3, #4
 80011d6:	f003 0201 	and.w	r2, r3, #1
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f003 0303 	and.w	r3, r3, #3
 80011f4:	2b03      	cmp	r3, #3
 80011f6:	d017      	beq.n	8001228 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011fe:	69fb      	ldr	r3, [r7, #28]
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	2203      	movs	r2, #3
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	43db      	mvns	r3, r3
 800120a:	69ba      	ldr	r2, [r7, #24]
 800120c:	4013      	ands	r3, r2
 800120e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	689a      	ldr	r2, [r3, #8]
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	69ba      	ldr	r2, [r7, #24]
 800121e:	4313      	orrs	r3, r2
 8001220:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f003 0303 	and.w	r3, r3, #3
 8001230:	2b02      	cmp	r3, #2
 8001232:	d123      	bne.n	800127c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	08da      	lsrs	r2, r3, #3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	3208      	adds	r2, #8
 800123c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001240:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	f003 0307 	and.w	r3, r3, #7
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	220f      	movs	r2, #15
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	43db      	mvns	r3, r3
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	4013      	ands	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	691a      	ldr	r2, [r3, #16]
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	f003 0307 	and.w	r3, r3, #7
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4313      	orrs	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	08da      	lsrs	r2, r3, #3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	3208      	adds	r2, #8
 8001276:	69b9      	ldr	r1, [r7, #24]
 8001278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	2203      	movs	r2, #3
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	4013      	ands	r3, r2
 8001292:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f003 0203 	and.w	r2, r3, #3
 800129c:	69fb      	ldr	r3, [r7, #28]
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	f000 80b4 	beq.w	8001426 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	4b60      	ldr	r3, [pc, #384]	; (8001444 <HAL_GPIO_Init+0x30c>)
 80012c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012c6:	4a5f      	ldr	r2, [pc, #380]	; (8001444 <HAL_GPIO_Init+0x30c>)
 80012c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012cc:	6453      	str	r3, [r2, #68]	; 0x44
 80012ce:	4b5d      	ldr	r3, [pc, #372]	; (8001444 <HAL_GPIO_Init+0x30c>)
 80012d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012da:	4a5b      	ldr	r2, [pc, #364]	; (8001448 <HAL_GPIO_Init+0x310>)
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	089b      	lsrs	r3, r3, #2
 80012e0:	3302      	adds	r3, #2
 80012e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	f003 0303 	and.w	r3, r3, #3
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	220f      	movs	r2, #15
 80012f2:	fa02 f303 	lsl.w	r3, r2, r3
 80012f6:	43db      	mvns	r3, r3
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	4013      	ands	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a52      	ldr	r2, [pc, #328]	; (800144c <HAL_GPIO_Init+0x314>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d02b      	beq.n	800135e <HAL_GPIO_Init+0x226>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4a51      	ldr	r2, [pc, #324]	; (8001450 <HAL_GPIO_Init+0x318>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d025      	beq.n	800135a <HAL_GPIO_Init+0x222>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a50      	ldr	r2, [pc, #320]	; (8001454 <HAL_GPIO_Init+0x31c>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d01f      	beq.n	8001356 <HAL_GPIO_Init+0x21e>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a4f      	ldr	r2, [pc, #316]	; (8001458 <HAL_GPIO_Init+0x320>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d019      	beq.n	8001352 <HAL_GPIO_Init+0x21a>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a4e      	ldr	r2, [pc, #312]	; (800145c <HAL_GPIO_Init+0x324>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d013      	beq.n	800134e <HAL_GPIO_Init+0x216>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a4d      	ldr	r2, [pc, #308]	; (8001460 <HAL_GPIO_Init+0x328>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d00d      	beq.n	800134a <HAL_GPIO_Init+0x212>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a4c      	ldr	r2, [pc, #304]	; (8001464 <HAL_GPIO_Init+0x32c>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d007      	beq.n	8001346 <HAL_GPIO_Init+0x20e>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a4b      	ldr	r2, [pc, #300]	; (8001468 <HAL_GPIO_Init+0x330>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d101      	bne.n	8001342 <HAL_GPIO_Init+0x20a>
 800133e:	2307      	movs	r3, #7
 8001340:	e00e      	b.n	8001360 <HAL_GPIO_Init+0x228>
 8001342:	2308      	movs	r3, #8
 8001344:	e00c      	b.n	8001360 <HAL_GPIO_Init+0x228>
 8001346:	2306      	movs	r3, #6
 8001348:	e00a      	b.n	8001360 <HAL_GPIO_Init+0x228>
 800134a:	2305      	movs	r3, #5
 800134c:	e008      	b.n	8001360 <HAL_GPIO_Init+0x228>
 800134e:	2304      	movs	r3, #4
 8001350:	e006      	b.n	8001360 <HAL_GPIO_Init+0x228>
 8001352:	2303      	movs	r3, #3
 8001354:	e004      	b.n	8001360 <HAL_GPIO_Init+0x228>
 8001356:	2302      	movs	r3, #2
 8001358:	e002      	b.n	8001360 <HAL_GPIO_Init+0x228>
 800135a:	2301      	movs	r3, #1
 800135c:	e000      	b.n	8001360 <HAL_GPIO_Init+0x228>
 800135e:	2300      	movs	r3, #0
 8001360:	69fa      	ldr	r2, [r7, #28]
 8001362:	f002 0203 	and.w	r2, r2, #3
 8001366:	0092      	lsls	r2, r2, #2
 8001368:	4093      	lsls	r3, r2
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	4313      	orrs	r3, r2
 800136e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001370:	4935      	ldr	r1, [pc, #212]	; (8001448 <HAL_GPIO_Init+0x310>)
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	089b      	lsrs	r3, r3, #2
 8001376:	3302      	adds	r3, #2
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800137e:	4b3b      	ldr	r3, [pc, #236]	; (800146c <HAL_GPIO_Init+0x334>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	43db      	mvns	r3, r3
 8001388:	69ba      	ldr	r2, [r7, #24]
 800138a:	4013      	ands	r3, r2
 800138c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001396:	2b00      	cmp	r3, #0
 8001398:	d003      	beq.n	80013a2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	4313      	orrs	r3, r2
 80013a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013a2:	4a32      	ldr	r2, [pc, #200]	; (800146c <HAL_GPIO_Init+0x334>)
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013a8:	4b30      	ldr	r3, [pc, #192]	; (800146c <HAL_GPIO_Init+0x334>)
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	43db      	mvns	r3, r3
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	4013      	ands	r3, r2
 80013b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d003      	beq.n	80013cc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013cc:	4a27      	ldr	r2, [pc, #156]	; (800146c <HAL_GPIO_Init+0x334>)
 80013ce:	69bb      	ldr	r3, [r7, #24]
 80013d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013d2:	4b26      	ldr	r3, [pc, #152]	; (800146c <HAL_GPIO_Init+0x334>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	43db      	mvns	r3, r3
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	4013      	ands	r3, r2
 80013e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d003      	beq.n	80013f6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80013ee:	69ba      	ldr	r2, [r7, #24]
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013f6:	4a1d      	ldr	r2, [pc, #116]	; (800146c <HAL_GPIO_Init+0x334>)
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013fc:	4b1b      	ldr	r3, [pc, #108]	; (800146c <HAL_GPIO_Init+0x334>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	43db      	mvns	r3, r3
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	4013      	ands	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001414:	2b00      	cmp	r3, #0
 8001416:	d003      	beq.n	8001420 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001418:	69ba      	ldr	r2, [r7, #24]
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	4313      	orrs	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001420:	4a12      	ldr	r2, [pc, #72]	; (800146c <HAL_GPIO_Init+0x334>)
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	3301      	adds	r3, #1
 800142a:	61fb      	str	r3, [r7, #28]
 800142c:	69fb      	ldr	r3, [r7, #28]
 800142e:	2b0f      	cmp	r3, #15
 8001430:	f67f ae90 	bls.w	8001154 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001434:	bf00      	nop
 8001436:	bf00      	nop
 8001438:	3724      	adds	r7, #36	; 0x24
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	40023800 	.word	0x40023800
 8001448:	40013800 	.word	0x40013800
 800144c:	40020000 	.word	0x40020000
 8001450:	40020400 	.word	0x40020400
 8001454:	40020800 	.word	0x40020800
 8001458:	40020c00 	.word	0x40020c00
 800145c:	40021000 	.word	0x40021000
 8001460:	40021400 	.word	0x40021400
 8001464:	40021800 	.word	0x40021800
 8001468:	40021c00 	.word	0x40021c00
 800146c:	40013c00 	.word	0x40013c00

08001470 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	807b      	strh	r3, [r7, #2]
 800147c:	4613      	mov	r3, r2
 800147e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001480:	787b      	ldrb	r3, [r7, #1]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d003      	beq.n	800148e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001486:	887a      	ldrh	r2, [r7, #2]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800148c:	e003      	b.n	8001496 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800148e:	887b      	ldrh	r3, [r7, #2]
 8001490:	041a      	lsls	r2, r3, #16
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	619a      	str	r2, [r3, #24]
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80014a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014a4:	b08f      	sub	sp, #60	; 0x3c
 80014a6:	af0a      	add	r7, sp, #40	; 0x28
 80014a8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d101      	bne.n	80014b4 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e054      	b.n	800155e <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d106      	bne.n	80014d4 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2200      	movs	r2, #0
 80014ca:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80014ce:	6878      	ldr	r0, [r7, #4]
 80014d0:	f006 f856 	bl	8007580 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2203      	movs	r2, #3
 80014d8:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d102      	bne.n	80014ee <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2200      	movs	r2, #0
 80014ec:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f003 f883 	bl	80045fe <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	603b      	str	r3, [r7, #0]
 80014fe:	687e      	ldr	r6, [r7, #4]
 8001500:	466d      	mov	r5, sp
 8001502:	f106 0410 	add.w	r4, r6, #16
 8001506:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001508:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800150a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800150c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800150e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001512:	e885 0003 	stmia.w	r5, {r0, r1}
 8001516:	1d33      	adds	r3, r6, #4
 8001518:	cb0e      	ldmia	r3, {r1, r2, r3}
 800151a:	6838      	ldr	r0, [r7, #0]
 800151c:	f002 fffd 	bl	800451a <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2101      	movs	r1, #1
 8001526:	4618      	mov	r0, r3
 8001528:	f003 f87a 	bl	8004620 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	603b      	str	r3, [r7, #0]
 8001532:	687e      	ldr	r6, [r7, #4]
 8001534:	466d      	mov	r5, sp
 8001536:	f106 0410 	add.w	r4, r6, #16
 800153a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800153c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800153e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001540:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001542:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001546:	e885 0003 	stmia.w	r5, {r0, r1}
 800154a:	1d33      	adds	r3, r6, #4
 800154c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800154e:	6838      	ldr	r0, [r7, #0]
 8001550:	f003 fa02 	bl	8004958 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2201      	movs	r2, #1
 8001558:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	3714      	adds	r7, #20
 8001562:	46bd      	mov	sp, r7
 8001564:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001566 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001566:	b590      	push	{r4, r7, lr}
 8001568:	b089      	sub	sp, #36	; 0x24
 800156a:	af04      	add	r7, sp, #16
 800156c:	6078      	str	r0, [r7, #4]
 800156e:	4608      	mov	r0, r1
 8001570:	4611      	mov	r1, r2
 8001572:	461a      	mov	r2, r3
 8001574:	4603      	mov	r3, r0
 8001576:	70fb      	strb	r3, [r7, #3]
 8001578:	460b      	mov	r3, r1
 800157a:	70bb      	strb	r3, [r7, #2]
 800157c:	4613      	mov	r3, r2
 800157e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001586:	2b01      	cmp	r3, #1
 8001588:	d101      	bne.n	800158e <HAL_HCD_HC_Init+0x28>
 800158a:	2302      	movs	r3, #2
 800158c:	e076      	b.n	800167c <HAL_HCD_HC_Init+0x116>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2201      	movs	r2, #1
 8001592:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8001596:	78fb      	ldrb	r3, [r7, #3]
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	212c      	movs	r1, #44	; 0x2c
 800159c:	fb01 f303 	mul.w	r3, r1, r3
 80015a0:	4413      	add	r3, r2
 80015a2:	333d      	adds	r3, #61	; 0x3d
 80015a4:	2200      	movs	r2, #0
 80015a6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80015a8:	78fb      	ldrb	r3, [r7, #3]
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	212c      	movs	r1, #44	; 0x2c
 80015ae:	fb01 f303 	mul.w	r3, r1, r3
 80015b2:	4413      	add	r3, r2
 80015b4:	3338      	adds	r3, #56	; 0x38
 80015b6:	787a      	ldrb	r2, [r7, #1]
 80015b8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80015ba:	78fb      	ldrb	r3, [r7, #3]
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	212c      	movs	r1, #44	; 0x2c
 80015c0:	fb01 f303 	mul.w	r3, r1, r3
 80015c4:	4413      	add	r3, r2
 80015c6:	3340      	adds	r3, #64	; 0x40
 80015c8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80015ca:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80015cc:	78fb      	ldrb	r3, [r7, #3]
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	212c      	movs	r1, #44	; 0x2c
 80015d2:	fb01 f303 	mul.w	r3, r1, r3
 80015d6:	4413      	add	r3, r2
 80015d8:	3339      	adds	r3, #57	; 0x39
 80015da:	78fa      	ldrb	r2, [r7, #3]
 80015dc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80015de:	78fb      	ldrb	r3, [r7, #3]
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	212c      	movs	r1, #44	; 0x2c
 80015e4:	fb01 f303 	mul.w	r3, r1, r3
 80015e8:	4413      	add	r3, r2
 80015ea:	333f      	adds	r3, #63	; 0x3f
 80015ec:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80015f0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80015f2:	78fb      	ldrb	r3, [r7, #3]
 80015f4:	78ba      	ldrb	r2, [r7, #2]
 80015f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80015fa:	b2d0      	uxtb	r0, r2
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	212c      	movs	r1, #44	; 0x2c
 8001600:	fb01 f303 	mul.w	r3, r1, r3
 8001604:	4413      	add	r3, r2
 8001606:	333a      	adds	r3, #58	; 0x3a
 8001608:	4602      	mov	r2, r0
 800160a:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800160c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001610:	2b00      	cmp	r3, #0
 8001612:	da09      	bge.n	8001628 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001614:	78fb      	ldrb	r3, [r7, #3]
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	212c      	movs	r1, #44	; 0x2c
 800161a:	fb01 f303 	mul.w	r3, r1, r3
 800161e:	4413      	add	r3, r2
 8001620:	333b      	adds	r3, #59	; 0x3b
 8001622:	2201      	movs	r2, #1
 8001624:	701a      	strb	r2, [r3, #0]
 8001626:	e008      	b.n	800163a <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001628:	78fb      	ldrb	r3, [r7, #3]
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	212c      	movs	r1, #44	; 0x2c
 800162e:	fb01 f303 	mul.w	r3, r1, r3
 8001632:	4413      	add	r3, r2
 8001634:	333b      	adds	r3, #59	; 0x3b
 8001636:	2200      	movs	r2, #0
 8001638:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800163a:	78fb      	ldrb	r3, [r7, #3]
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	212c      	movs	r1, #44	; 0x2c
 8001640:	fb01 f303 	mul.w	r3, r1, r3
 8001644:	4413      	add	r3, r2
 8001646:	333c      	adds	r3, #60	; 0x3c
 8001648:	f897 2020 	ldrb.w	r2, [r7, #32]
 800164c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6818      	ldr	r0, [r3, #0]
 8001652:	787c      	ldrb	r4, [r7, #1]
 8001654:	78ba      	ldrb	r2, [r7, #2]
 8001656:	78f9      	ldrb	r1, [r7, #3]
 8001658:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800165a:	9302      	str	r3, [sp, #8]
 800165c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001660:	9301      	str	r3, [sp, #4]
 8001662:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	4623      	mov	r3, r4
 800166a:	f003 fafb 	bl	8004c64 <USB_HC_Init>
 800166e:	4603      	mov	r3, r0
 8001670:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800167a:	7bfb      	ldrb	r3, [r7, #15]
}
 800167c:	4618      	mov	r0, r3
 800167e:	3714      	adds	r7, #20
 8001680:	46bd      	mov	sp, r7
 8001682:	bd90      	pop	{r4, r7, pc}

08001684 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	460b      	mov	r3, r1
 800168e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001690:	2300      	movs	r3, #0
 8001692:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800169a:	2b01      	cmp	r3, #1
 800169c:	d101      	bne.n	80016a2 <HAL_HCD_HC_Halt+0x1e>
 800169e:	2302      	movs	r3, #2
 80016a0:	e00f      	b.n	80016c2 <HAL_HCD_HC_Halt+0x3e>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2201      	movs	r2, #1
 80016a6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	78fa      	ldrb	r2, [r7, #3]
 80016b0:	4611      	mov	r1, r2
 80016b2:	4618      	mov	r0, r3
 80016b4:	f003 fd4b 	bl	800514e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80016c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3710      	adds	r7, #16
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
	...

080016cc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	4608      	mov	r0, r1
 80016d6:	4611      	mov	r1, r2
 80016d8:	461a      	mov	r2, r3
 80016da:	4603      	mov	r3, r0
 80016dc:	70fb      	strb	r3, [r7, #3]
 80016de:	460b      	mov	r3, r1
 80016e0:	70bb      	strb	r3, [r7, #2]
 80016e2:	4613      	mov	r3, r2
 80016e4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80016e6:	78fb      	ldrb	r3, [r7, #3]
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	212c      	movs	r1, #44	; 0x2c
 80016ec:	fb01 f303 	mul.w	r3, r1, r3
 80016f0:	4413      	add	r3, r2
 80016f2:	333b      	adds	r3, #59	; 0x3b
 80016f4:	78ba      	ldrb	r2, [r7, #2]
 80016f6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80016f8:	78fb      	ldrb	r3, [r7, #3]
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	212c      	movs	r1, #44	; 0x2c
 80016fe:	fb01 f303 	mul.w	r3, r1, r3
 8001702:	4413      	add	r3, r2
 8001704:	333f      	adds	r3, #63	; 0x3f
 8001706:	787a      	ldrb	r2, [r7, #1]
 8001708:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800170a:	7c3b      	ldrb	r3, [r7, #16]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d112      	bne.n	8001736 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001710:	78fb      	ldrb	r3, [r7, #3]
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	212c      	movs	r1, #44	; 0x2c
 8001716:	fb01 f303 	mul.w	r3, r1, r3
 800171a:	4413      	add	r3, r2
 800171c:	3342      	adds	r3, #66	; 0x42
 800171e:	2203      	movs	r2, #3
 8001720:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001722:	78fb      	ldrb	r3, [r7, #3]
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	212c      	movs	r1, #44	; 0x2c
 8001728:	fb01 f303 	mul.w	r3, r1, r3
 800172c:	4413      	add	r3, r2
 800172e:	333d      	adds	r3, #61	; 0x3d
 8001730:	7f3a      	ldrb	r2, [r7, #28]
 8001732:	701a      	strb	r2, [r3, #0]
 8001734:	e008      	b.n	8001748 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001736:	78fb      	ldrb	r3, [r7, #3]
 8001738:	687a      	ldr	r2, [r7, #4]
 800173a:	212c      	movs	r1, #44	; 0x2c
 800173c:	fb01 f303 	mul.w	r3, r1, r3
 8001740:	4413      	add	r3, r2
 8001742:	3342      	adds	r3, #66	; 0x42
 8001744:	2202      	movs	r2, #2
 8001746:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001748:	787b      	ldrb	r3, [r7, #1]
 800174a:	2b03      	cmp	r3, #3
 800174c:	f200 80c6 	bhi.w	80018dc <HAL_HCD_HC_SubmitRequest+0x210>
 8001750:	a201      	add	r2, pc, #4	; (adr r2, 8001758 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001756:	bf00      	nop
 8001758:	08001769 	.word	0x08001769
 800175c:	080018c9 	.word	0x080018c9
 8001760:	080017cd 	.word	0x080017cd
 8001764:	0800184b 	.word	0x0800184b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001768:	7c3b      	ldrb	r3, [r7, #16]
 800176a:	2b01      	cmp	r3, #1
 800176c:	f040 80b8 	bne.w	80018e0 <HAL_HCD_HC_SubmitRequest+0x214>
 8001770:	78bb      	ldrb	r3, [r7, #2]
 8001772:	2b00      	cmp	r3, #0
 8001774:	f040 80b4 	bne.w	80018e0 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001778:	8b3b      	ldrh	r3, [r7, #24]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d108      	bne.n	8001790 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800177e:	78fb      	ldrb	r3, [r7, #3]
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	212c      	movs	r1, #44	; 0x2c
 8001784:	fb01 f303 	mul.w	r3, r1, r3
 8001788:	4413      	add	r3, r2
 800178a:	3355      	adds	r3, #85	; 0x55
 800178c:	2201      	movs	r2, #1
 800178e:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001790:	78fb      	ldrb	r3, [r7, #3]
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	212c      	movs	r1, #44	; 0x2c
 8001796:	fb01 f303 	mul.w	r3, r1, r3
 800179a:	4413      	add	r3, r2
 800179c:	3355      	adds	r3, #85	; 0x55
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d109      	bne.n	80017b8 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017a4:	78fb      	ldrb	r3, [r7, #3]
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	212c      	movs	r1, #44	; 0x2c
 80017aa:	fb01 f303 	mul.w	r3, r1, r3
 80017ae:	4413      	add	r3, r2
 80017b0:	3342      	adds	r3, #66	; 0x42
 80017b2:	2200      	movs	r2, #0
 80017b4:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80017b6:	e093      	b.n	80018e0 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017b8:	78fb      	ldrb	r3, [r7, #3]
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	212c      	movs	r1, #44	; 0x2c
 80017be:	fb01 f303 	mul.w	r3, r1, r3
 80017c2:	4413      	add	r3, r2
 80017c4:	3342      	adds	r3, #66	; 0x42
 80017c6:	2202      	movs	r2, #2
 80017c8:	701a      	strb	r2, [r3, #0]
      break;
 80017ca:	e089      	b.n	80018e0 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80017cc:	78bb      	ldrb	r3, [r7, #2]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d11d      	bne.n	800180e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80017d2:	78fb      	ldrb	r3, [r7, #3]
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	212c      	movs	r1, #44	; 0x2c
 80017d8:	fb01 f303 	mul.w	r3, r1, r3
 80017dc:	4413      	add	r3, r2
 80017de:	3355      	adds	r3, #85	; 0x55
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d109      	bne.n	80017fa <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017e6:	78fb      	ldrb	r3, [r7, #3]
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	212c      	movs	r1, #44	; 0x2c
 80017ec:	fb01 f303 	mul.w	r3, r1, r3
 80017f0:	4413      	add	r3, r2
 80017f2:	3342      	adds	r3, #66	; 0x42
 80017f4:	2200      	movs	r2, #0
 80017f6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80017f8:	e073      	b.n	80018e2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017fa:	78fb      	ldrb	r3, [r7, #3]
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	212c      	movs	r1, #44	; 0x2c
 8001800:	fb01 f303 	mul.w	r3, r1, r3
 8001804:	4413      	add	r3, r2
 8001806:	3342      	adds	r3, #66	; 0x42
 8001808:	2202      	movs	r2, #2
 800180a:	701a      	strb	r2, [r3, #0]
      break;
 800180c:	e069      	b.n	80018e2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800180e:	78fb      	ldrb	r3, [r7, #3]
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	212c      	movs	r1, #44	; 0x2c
 8001814:	fb01 f303 	mul.w	r3, r1, r3
 8001818:	4413      	add	r3, r2
 800181a:	3354      	adds	r3, #84	; 0x54
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d109      	bne.n	8001836 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001822:	78fb      	ldrb	r3, [r7, #3]
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	212c      	movs	r1, #44	; 0x2c
 8001828:	fb01 f303 	mul.w	r3, r1, r3
 800182c:	4413      	add	r3, r2
 800182e:	3342      	adds	r3, #66	; 0x42
 8001830:	2200      	movs	r2, #0
 8001832:	701a      	strb	r2, [r3, #0]
      break;
 8001834:	e055      	b.n	80018e2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001836:	78fb      	ldrb	r3, [r7, #3]
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	212c      	movs	r1, #44	; 0x2c
 800183c:	fb01 f303 	mul.w	r3, r1, r3
 8001840:	4413      	add	r3, r2
 8001842:	3342      	adds	r3, #66	; 0x42
 8001844:	2202      	movs	r2, #2
 8001846:	701a      	strb	r2, [r3, #0]
      break;
 8001848:	e04b      	b.n	80018e2 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800184a:	78bb      	ldrb	r3, [r7, #2]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d11d      	bne.n	800188c <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001850:	78fb      	ldrb	r3, [r7, #3]
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	212c      	movs	r1, #44	; 0x2c
 8001856:	fb01 f303 	mul.w	r3, r1, r3
 800185a:	4413      	add	r3, r2
 800185c:	3355      	adds	r3, #85	; 0x55
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d109      	bne.n	8001878 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001864:	78fb      	ldrb	r3, [r7, #3]
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	212c      	movs	r1, #44	; 0x2c
 800186a:	fb01 f303 	mul.w	r3, r1, r3
 800186e:	4413      	add	r3, r2
 8001870:	3342      	adds	r3, #66	; 0x42
 8001872:	2200      	movs	r2, #0
 8001874:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001876:	e034      	b.n	80018e2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001878:	78fb      	ldrb	r3, [r7, #3]
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	212c      	movs	r1, #44	; 0x2c
 800187e:	fb01 f303 	mul.w	r3, r1, r3
 8001882:	4413      	add	r3, r2
 8001884:	3342      	adds	r3, #66	; 0x42
 8001886:	2202      	movs	r2, #2
 8001888:	701a      	strb	r2, [r3, #0]
      break;
 800188a:	e02a      	b.n	80018e2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800188c:	78fb      	ldrb	r3, [r7, #3]
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	212c      	movs	r1, #44	; 0x2c
 8001892:	fb01 f303 	mul.w	r3, r1, r3
 8001896:	4413      	add	r3, r2
 8001898:	3354      	adds	r3, #84	; 0x54
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d109      	bne.n	80018b4 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018a0:	78fb      	ldrb	r3, [r7, #3]
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	212c      	movs	r1, #44	; 0x2c
 80018a6:	fb01 f303 	mul.w	r3, r1, r3
 80018aa:	4413      	add	r3, r2
 80018ac:	3342      	adds	r3, #66	; 0x42
 80018ae:	2200      	movs	r2, #0
 80018b0:	701a      	strb	r2, [r3, #0]
      break;
 80018b2:	e016      	b.n	80018e2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018b4:	78fb      	ldrb	r3, [r7, #3]
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	212c      	movs	r1, #44	; 0x2c
 80018ba:	fb01 f303 	mul.w	r3, r1, r3
 80018be:	4413      	add	r3, r2
 80018c0:	3342      	adds	r3, #66	; 0x42
 80018c2:	2202      	movs	r2, #2
 80018c4:	701a      	strb	r2, [r3, #0]
      break;
 80018c6:	e00c      	b.n	80018e2 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018c8:	78fb      	ldrb	r3, [r7, #3]
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	212c      	movs	r1, #44	; 0x2c
 80018ce:	fb01 f303 	mul.w	r3, r1, r3
 80018d2:	4413      	add	r3, r2
 80018d4:	3342      	adds	r3, #66	; 0x42
 80018d6:	2200      	movs	r2, #0
 80018d8:	701a      	strb	r2, [r3, #0]
      break;
 80018da:	e002      	b.n	80018e2 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80018dc:	bf00      	nop
 80018de:	e000      	b.n	80018e2 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80018e0:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80018e2:	78fb      	ldrb	r3, [r7, #3]
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	212c      	movs	r1, #44	; 0x2c
 80018e8:	fb01 f303 	mul.w	r3, r1, r3
 80018ec:	4413      	add	r3, r2
 80018ee:	3344      	adds	r3, #68	; 0x44
 80018f0:	697a      	ldr	r2, [r7, #20]
 80018f2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80018f4:	78fb      	ldrb	r3, [r7, #3]
 80018f6:	8b3a      	ldrh	r2, [r7, #24]
 80018f8:	6879      	ldr	r1, [r7, #4]
 80018fa:	202c      	movs	r0, #44	; 0x2c
 80018fc:	fb00 f303 	mul.w	r3, r0, r3
 8001900:	440b      	add	r3, r1
 8001902:	334c      	adds	r3, #76	; 0x4c
 8001904:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001906:	78fb      	ldrb	r3, [r7, #3]
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	212c      	movs	r1, #44	; 0x2c
 800190c:	fb01 f303 	mul.w	r3, r1, r3
 8001910:	4413      	add	r3, r2
 8001912:	3360      	adds	r3, #96	; 0x60
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001918:	78fb      	ldrb	r3, [r7, #3]
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	212c      	movs	r1, #44	; 0x2c
 800191e:	fb01 f303 	mul.w	r3, r1, r3
 8001922:	4413      	add	r3, r2
 8001924:	3350      	adds	r3, #80	; 0x50
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800192a:	78fb      	ldrb	r3, [r7, #3]
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	212c      	movs	r1, #44	; 0x2c
 8001930:	fb01 f303 	mul.w	r3, r1, r3
 8001934:	4413      	add	r3, r2
 8001936:	3339      	adds	r3, #57	; 0x39
 8001938:	78fa      	ldrb	r2, [r7, #3]
 800193a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800193c:	78fb      	ldrb	r3, [r7, #3]
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	212c      	movs	r1, #44	; 0x2c
 8001942:	fb01 f303 	mul.w	r3, r1, r3
 8001946:	4413      	add	r3, r2
 8001948:	3361      	adds	r3, #97	; 0x61
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6818      	ldr	r0, [r3, #0]
 8001952:	78fb      	ldrb	r3, [r7, #3]
 8001954:	222c      	movs	r2, #44	; 0x2c
 8001956:	fb02 f303 	mul.w	r3, r2, r3
 800195a:	3338      	adds	r3, #56	; 0x38
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	18d1      	adds	r1, r2, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	691b      	ldr	r3, [r3, #16]
 8001964:	b2db      	uxtb	r3, r3
 8001966:	461a      	mov	r2, r3
 8001968:	f003 fa9e 	bl	8004ea8 <USB_HC_StartXfer>
 800196c:	4603      	mov	r3, r0
}
 800196e:	4618      	mov	r0, r3
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop

08001978 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f002 ff9f 	bl	80048d2 <USB_GetMode>
 8001994:	4603      	mov	r3, r0
 8001996:	2b01      	cmp	r3, #1
 8001998:	f040 80f6 	bne.w	8001b88 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f002 ff83 	bl	80048ac <USB_ReadInterrupts>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	f000 80ec 	beq.w	8001b86 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f002 ff7a 	bl	80048ac <USB_ReadInterrupts>
 80019b8:	4603      	mov	r3, r0
 80019ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019be:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80019c2:	d104      	bne.n	80019ce <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80019cc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f002 ff6a 	bl	80048ac <USB_ReadInterrupts>
 80019d8:	4603      	mov	r3, r0
 80019da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80019e2:	d104      	bne.n	80019ee <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80019ec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f002 ff5a 	bl	80048ac <USB_ReadInterrupts>
 80019f8:	4603      	mov	r3, r0
 80019fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80019fe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001a02:	d104      	bne.n	8001a0e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001a0c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f002 ff4a 	bl	80048ac <USB_ReadInterrupts>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d103      	bne.n	8001a2a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	2202      	movs	r2, #2
 8001a28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f002 ff3c 	bl	80048ac <USB_ReadInterrupts>
 8001a34:	4603      	mov	r3, r0
 8001a36:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001a3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001a3e:	d11c      	bne.n	8001a7a <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001a48:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d10f      	bne.n	8001a7a <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001a5a:	2110      	movs	r1, #16
 8001a5c:	6938      	ldr	r0, [r7, #16]
 8001a5e:	f002 fe2b 	bl	80046b8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001a62:	6938      	ldr	r0, [r7, #16]
 8001a64:	f002 fe5c 	bl	8004720 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f003 f832 	bl	8004ad8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f005 fe01 	bl	800767c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f002 ff14 	bl	80048ac <USB_ReadInterrupts>
 8001a84:	4603      	mov	r3, r0
 8001a86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a8a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a8e:	d102      	bne.n	8001a96 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f001 f89e 	bl	8002bd2 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f002 ff06 	bl	80048ac <USB_ReadInterrupts>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	f003 0308 	and.w	r3, r3, #8
 8001aa6:	2b08      	cmp	r3, #8
 8001aa8:	d106      	bne.n	8001ab8 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f005 fdca 	bl	8007644 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2208      	movs	r2, #8
 8001ab6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4618      	mov	r0, r3
 8001abe:	f002 fef5 	bl	80048ac <USB_ReadInterrupts>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	f003 0310 	and.w	r3, r3, #16
 8001ac8:	2b10      	cmp	r3, #16
 8001aca:	d101      	bne.n	8001ad0 <HAL_HCD_IRQHandler+0x158>
 8001acc:	2301      	movs	r3, #1
 8001ace:	e000      	b.n	8001ad2 <HAL_HCD_IRQHandler+0x15a>
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d012      	beq.n	8001afc <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	699a      	ldr	r2, [r3, #24]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f022 0210 	bic.w	r2, r2, #16
 8001ae4:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f000 ffa1 	bl	8002a2e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	699a      	ldr	r2, [r3, #24]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f042 0210 	orr.w	r2, r2, #16
 8001afa:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4618      	mov	r0, r3
 8001b02:	f002 fed3 	bl	80048ac <USB_ReadInterrupts>
 8001b06:	4603      	mov	r3, r0
 8001b08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b0c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001b10:	d13a      	bne.n	8001b88 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f003 fb08 	bl	800512c <USB_HC_ReadInterrupt>
 8001b1c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001b1e:	2300      	movs	r3, #0
 8001b20:	617b      	str	r3, [r7, #20]
 8001b22:	e025      	b.n	8001b70 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	f003 030f 	and.w	r3, r3, #15
 8001b2a:	68ba      	ldr	r2, [r7, #8]
 8001b2c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b30:	f003 0301 	and.w	r3, r3, #1
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d018      	beq.n	8001b6a <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	015a      	lsls	r2, r3, #5
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	4413      	add	r3, r2
 8001b40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b4e:	d106      	bne.n	8001b5e <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	4619      	mov	r1, r3
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f000 f8ab 	bl	8001cb2 <HCD_HC_IN_IRQHandler>
 8001b5c:	e005      	b.n	8001b6a <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	4619      	mov	r1, r3
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f000 fbf9 	bl	800235c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	617b      	str	r3, [r7, #20]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	697a      	ldr	r2, [r7, #20]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d3d4      	bcc.n	8001b24 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b82:	615a      	str	r2, [r3, #20]
 8001b84:	e000      	b.n	8001b88 <HAL_HCD_IRQHandler+0x210>
      return;
 8001b86:	bf00      	nop
    }
  }
}
 8001b88:	3718      	adds	r7, #24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b082      	sub	sp, #8
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d101      	bne.n	8001ba4 <HAL_HCD_Start+0x16>
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	e013      	b.n	8001bcc <HAL_HCD_Start+0x3e>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2101      	movs	r1, #1
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f002 fff4 	bl	8004ba0 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f002 fd0d 	bl	80045dc <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001bca:	2300      	movs	r3, #0
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d101      	bne.n	8001bea <HAL_HCD_Stop+0x16>
 8001be6:	2302      	movs	r3, #2
 8001be8:	e00d      	b.n	8001c06 <HAL_HCD_Stop+0x32>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2201      	movs	r2, #1
 8001bee:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f003 fbe2 	bl	80053c0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b082      	sub	sp, #8
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f002 ff96 	bl	8004b4c <USB_ResetPort>
 8001c20:	4603      	mov	r3, r0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b083      	sub	sp, #12
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
 8001c32:	460b      	mov	r3, r1
 8001c34:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001c36:	78fb      	ldrb	r3, [r7, #3]
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	212c      	movs	r1, #44	; 0x2c
 8001c3c:	fb01 f303 	mul.w	r3, r1, r3
 8001c40:	4413      	add	r3, r2
 8001c42:	3360      	adds	r3, #96	; 0x60
 8001c44:	781b      	ldrb	r3, [r3, #0]
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr

08001c52 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001c52:	b480      	push	{r7}
 8001c54:	b083      	sub	sp, #12
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
 8001c5a:	460b      	mov	r3, r1
 8001c5c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001c5e:	78fb      	ldrb	r3, [r7, #3]
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	212c      	movs	r1, #44	; 0x2c
 8001c64:	fb01 f303 	mul.w	r3, r1, r3
 8001c68:	4413      	add	r3, r2
 8001c6a:	3350      	adds	r3, #80	; 0x50
 8001c6c:	681b      	ldr	r3, [r3, #0]
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b082      	sub	sp, #8
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4618      	mov	r0, r3
 8001c88:	f002 ffda 	bl	8004c40 <USB_GetCurrentFrame>
 8001c8c:	4603      	mov	r3, r0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f002 ffb5 	bl	8004c12 <USB_GetHostSpeed>
 8001ca8:	4603      	mov	r3, r0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b086      	sub	sp, #24
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
 8001cba:	460b      	mov	r3, r1
 8001cbc:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001cc8:	78fb      	ldrb	r3, [r7, #3]
 8001cca:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	015a      	lsls	r2, r3, #5
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f003 0304 	and.w	r3, r3, #4
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	d11a      	bne.n	8001d18 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	015a      	lsls	r2, r3, #5
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	4413      	add	r3, r2
 8001cea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cee:	461a      	mov	r2, r3
 8001cf0:	2304      	movs	r3, #4
 8001cf2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	212c      	movs	r1, #44	; 0x2c
 8001cfa:	fb01 f303 	mul.w	r3, r1, r3
 8001cfe:	4413      	add	r3, r2
 8001d00:	3361      	adds	r3, #97	; 0x61
 8001d02:	2206      	movs	r2, #6
 8001d04:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	68fa      	ldr	r2, [r7, #12]
 8001d0c:	b2d2      	uxtb	r2, r2
 8001d0e:	4611      	mov	r1, r2
 8001d10:	4618      	mov	r0, r3
 8001d12:	f003 fa1c 	bl	800514e <USB_HC_Halt>
 8001d16:	e0af      	b.n	8001e78 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	015a      	lsls	r2, r3, #5
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	4413      	add	r3, r2
 8001d20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d2e:	d11b      	bne.n	8001d68 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	015a      	lsls	r2, r3, #5
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	4413      	add	r3, r2
 8001d38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d42:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	212c      	movs	r1, #44	; 0x2c
 8001d4a:	fb01 f303 	mul.w	r3, r1, r3
 8001d4e:	4413      	add	r3, r2
 8001d50:	3361      	adds	r3, #97	; 0x61
 8001d52:	2207      	movs	r2, #7
 8001d54:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	b2d2      	uxtb	r2, r2
 8001d5e:	4611      	mov	r1, r2
 8001d60:	4618      	mov	r0, r3
 8001d62:	f003 f9f4 	bl	800514e <USB_HC_Halt>
 8001d66:	e087      	b.n	8001e78 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	015a      	lsls	r2, r3, #5
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	4413      	add	r3, r2
 8001d70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	f003 0320 	and.w	r3, r3, #32
 8001d7a:	2b20      	cmp	r3, #32
 8001d7c:	d109      	bne.n	8001d92 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	015a      	lsls	r2, r3, #5
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	4413      	add	r3, r2
 8001d86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	2320      	movs	r3, #32
 8001d8e:	6093      	str	r3, [r2, #8]
 8001d90:	e072      	b.n	8001e78 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	015a      	lsls	r2, r3, #5
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	4413      	add	r3, r2
 8001d9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	f003 0308 	and.w	r3, r3, #8
 8001da4:	2b08      	cmp	r3, #8
 8001da6:	d11a      	bne.n	8001dde <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	015a      	lsls	r2, r3, #5
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	4413      	add	r3, r2
 8001db0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001db4:	461a      	mov	r2, r3
 8001db6:	2308      	movs	r3, #8
 8001db8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	212c      	movs	r1, #44	; 0x2c
 8001dc0:	fb01 f303 	mul.w	r3, r1, r3
 8001dc4:	4413      	add	r3, r2
 8001dc6:	3361      	adds	r3, #97	; 0x61
 8001dc8:	2205      	movs	r2, #5
 8001dca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	68fa      	ldr	r2, [r7, #12]
 8001dd2:	b2d2      	uxtb	r2, r2
 8001dd4:	4611      	mov	r1, r2
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f003 f9b9 	bl	800514e <USB_HC_Halt>
 8001ddc:	e04c      	b.n	8001e78 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	015a      	lsls	r2, r3, #5
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	4413      	add	r3, r2
 8001de6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001df0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001df4:	d11b      	bne.n	8001e2e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	015a      	lsls	r2, r3, #5
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e02:	461a      	mov	r2, r3
 8001e04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e08:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	212c      	movs	r1, #44	; 0x2c
 8001e10:	fb01 f303 	mul.w	r3, r1, r3
 8001e14:	4413      	add	r3, r2
 8001e16:	3361      	adds	r3, #97	; 0x61
 8001e18:	2208      	movs	r2, #8
 8001e1a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	68fa      	ldr	r2, [r7, #12]
 8001e22:	b2d2      	uxtb	r2, r2
 8001e24:	4611      	mov	r1, r2
 8001e26:	4618      	mov	r0, r3
 8001e28:	f003 f991 	bl	800514e <USB_HC_Halt>
 8001e2c:	e024      	b.n	8001e78 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	015a      	lsls	r2, r3, #5
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	4413      	add	r3, r2
 8001e36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e40:	2b80      	cmp	r3, #128	; 0x80
 8001e42:	d119      	bne.n	8001e78 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	015a      	lsls	r2, r3, #5
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e50:	461a      	mov	r2, r3
 8001e52:	2380      	movs	r3, #128	; 0x80
 8001e54:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	212c      	movs	r1, #44	; 0x2c
 8001e5c:	fb01 f303 	mul.w	r3, r1, r3
 8001e60:	4413      	add	r3, r2
 8001e62:	3361      	adds	r3, #97	; 0x61
 8001e64:	2206      	movs	r2, #6
 8001e66:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	68fa      	ldr	r2, [r7, #12]
 8001e6e:	b2d2      	uxtb	r2, r2
 8001e70:	4611      	mov	r1, r2
 8001e72:	4618      	mov	r0, r3
 8001e74:	f003 f96b 	bl	800514e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	015a      	lsls	r2, r3, #5
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	4413      	add	r3, r2
 8001e80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e8e:	d112      	bne.n	8001eb6 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	68fa      	ldr	r2, [r7, #12]
 8001e96:	b2d2      	uxtb	r2, r2
 8001e98:	4611      	mov	r1, r2
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f003 f957 	bl	800514e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	015a      	lsls	r2, r3, #5
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eac:	461a      	mov	r2, r3
 8001eae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001eb2:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001eb4:	e24e      	b.n	8002354 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	015a      	lsls	r2, r3, #5
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	f003 0301 	and.w	r3, r3, #1
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	f040 80df 	bne.w	800208c <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	691b      	ldr	r3, [r3, #16]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d019      	beq.n	8001f0a <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	212c      	movs	r1, #44	; 0x2c
 8001edc:	fb01 f303 	mul.w	r3, r1, r3
 8001ee0:	4413      	add	r3, r2
 8001ee2:	3348      	adds	r3, #72	; 0x48
 8001ee4:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	0159      	lsls	r1, r3, #5
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	440b      	add	r3, r1
 8001eee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ef2:	691b      	ldr	r3, [r3, #16]
 8001ef4:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001ef8:	1ad2      	subs	r2, r2, r3
 8001efa:	6879      	ldr	r1, [r7, #4]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	202c      	movs	r0, #44	; 0x2c
 8001f00:	fb00 f303 	mul.w	r3, r0, r3
 8001f04:	440b      	add	r3, r1
 8001f06:	3350      	adds	r3, #80	; 0x50
 8001f08:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	212c      	movs	r1, #44	; 0x2c
 8001f10:	fb01 f303 	mul.w	r3, r1, r3
 8001f14:	4413      	add	r3, r2
 8001f16:	3361      	adds	r3, #97	; 0x61
 8001f18:	2201      	movs	r2, #1
 8001f1a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001f1c:	687a      	ldr	r2, [r7, #4]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	212c      	movs	r1, #44	; 0x2c
 8001f22:	fb01 f303 	mul.w	r3, r1, r3
 8001f26:	4413      	add	r3, r2
 8001f28:	335c      	adds	r3, #92	; 0x5c
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	015a      	lsls	r2, r3, #5
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	4413      	add	r3, r2
 8001f36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	212c      	movs	r1, #44	; 0x2c
 8001f46:	fb01 f303 	mul.w	r3, r1, r3
 8001f4a:	4413      	add	r3, r2
 8001f4c:	333f      	adds	r3, #63	; 0x3f
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d009      	beq.n	8001f68 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	212c      	movs	r1, #44	; 0x2c
 8001f5a:	fb01 f303 	mul.w	r3, r1, r3
 8001f5e:	4413      	add	r3, r2
 8001f60:	333f      	adds	r3, #63	; 0x3f
 8001f62:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d111      	bne.n	8001f8c <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68fa      	ldr	r2, [r7, #12]
 8001f6e:	b2d2      	uxtb	r2, r2
 8001f70:	4611      	mov	r1, r2
 8001f72:	4618      	mov	r0, r3
 8001f74:	f003 f8eb 	bl	800514e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	015a      	lsls	r2, r3, #5
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	4413      	add	r3, r2
 8001f80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f84:	461a      	mov	r2, r3
 8001f86:	2310      	movs	r3, #16
 8001f88:	6093      	str	r3, [r2, #8]
 8001f8a:	e03a      	b.n	8002002 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	212c      	movs	r1, #44	; 0x2c
 8001f92:	fb01 f303 	mul.w	r3, r1, r3
 8001f96:	4413      	add	r3, r2
 8001f98:	333f      	adds	r3, #63	; 0x3f
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	2b03      	cmp	r3, #3
 8001f9e:	d009      	beq.n	8001fb4 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	212c      	movs	r1, #44	; 0x2c
 8001fa6:	fb01 f303 	mul.w	r3, r1, r3
 8001faa:	4413      	add	r3, r2
 8001fac:	333f      	adds	r3, #63	; 0x3f
 8001fae:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d126      	bne.n	8002002 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	015a      	lsls	r2, r3, #5
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	4413      	add	r3, r2
 8001fbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	68fa      	ldr	r2, [r7, #12]
 8001fc4:	0151      	lsls	r1, r2, #5
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	440a      	add	r2, r1
 8001fca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001fce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001fd2:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	212c      	movs	r1, #44	; 0x2c
 8001fda:	fb01 f303 	mul.w	r3, r1, r3
 8001fde:	4413      	add	r3, r2
 8001fe0:	3360      	adds	r3, #96	; 0x60
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	b2d9      	uxtb	r1, r3
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	202c      	movs	r0, #44	; 0x2c
 8001ff0:	fb00 f303 	mul.w	r3, r0, r3
 8001ff4:	4413      	add	r3, r2
 8001ff6:	3360      	adds	r3, #96	; 0x60
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f005 fb4b 	bl	8007698 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d12b      	bne.n	8002062 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	212c      	movs	r1, #44	; 0x2c
 8002010:	fb01 f303 	mul.w	r3, r1, r3
 8002014:	4413      	add	r3, r2
 8002016:	3348      	adds	r3, #72	; 0x48
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6879      	ldr	r1, [r7, #4]
 800201c:	68fa      	ldr	r2, [r7, #12]
 800201e:	202c      	movs	r0, #44	; 0x2c
 8002020:	fb00 f202 	mul.w	r2, r0, r2
 8002024:	440a      	add	r2, r1
 8002026:	3240      	adds	r2, #64	; 0x40
 8002028:	8812      	ldrh	r2, [r2, #0]
 800202a:	fbb3 f3f2 	udiv	r3, r3, r2
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	2b00      	cmp	r3, #0
 8002034:	f000 818e 	beq.w	8002354 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	212c      	movs	r1, #44	; 0x2c
 800203e:	fb01 f303 	mul.w	r3, r1, r3
 8002042:	4413      	add	r3, r2
 8002044:	3354      	adds	r3, #84	; 0x54
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	f083 0301 	eor.w	r3, r3, #1
 800204c:	b2d8      	uxtb	r0, r3
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	212c      	movs	r1, #44	; 0x2c
 8002054:	fb01 f303 	mul.w	r3, r1, r3
 8002058:	4413      	add	r3, r2
 800205a:	3354      	adds	r3, #84	; 0x54
 800205c:	4602      	mov	r2, r0
 800205e:	701a      	strb	r2, [r3, #0]
}
 8002060:	e178      	b.n	8002354 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	212c      	movs	r1, #44	; 0x2c
 8002068:	fb01 f303 	mul.w	r3, r1, r3
 800206c:	4413      	add	r3, r2
 800206e:	3354      	adds	r3, #84	; 0x54
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	f083 0301 	eor.w	r3, r3, #1
 8002076:	b2d8      	uxtb	r0, r3
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	212c      	movs	r1, #44	; 0x2c
 800207e:	fb01 f303 	mul.w	r3, r1, r3
 8002082:	4413      	add	r3, r2
 8002084:	3354      	adds	r3, #84	; 0x54
 8002086:	4602      	mov	r2, r0
 8002088:	701a      	strb	r2, [r3, #0]
}
 800208a:	e163      	b.n	8002354 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	015a      	lsls	r2, r3, #5
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	4413      	add	r3, r2
 8002094:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	2b02      	cmp	r3, #2
 80020a0:	f040 80f6 	bne.w	8002290 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	212c      	movs	r1, #44	; 0x2c
 80020aa:	fb01 f303 	mul.w	r3, r1, r3
 80020ae:	4413      	add	r3, r2
 80020b0:	3361      	adds	r3, #97	; 0x61
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d109      	bne.n	80020cc <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80020b8:	687a      	ldr	r2, [r7, #4]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	212c      	movs	r1, #44	; 0x2c
 80020be:	fb01 f303 	mul.w	r3, r1, r3
 80020c2:	4413      	add	r3, r2
 80020c4:	3360      	adds	r3, #96	; 0x60
 80020c6:	2201      	movs	r2, #1
 80020c8:	701a      	strb	r2, [r3, #0]
 80020ca:	e0c9      	b.n	8002260 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	212c      	movs	r1, #44	; 0x2c
 80020d2:	fb01 f303 	mul.w	r3, r1, r3
 80020d6:	4413      	add	r3, r2
 80020d8:	3361      	adds	r3, #97	; 0x61
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	2b05      	cmp	r3, #5
 80020de:	d109      	bne.n	80020f4 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	212c      	movs	r1, #44	; 0x2c
 80020e6:	fb01 f303 	mul.w	r3, r1, r3
 80020ea:	4413      	add	r3, r2
 80020ec:	3360      	adds	r3, #96	; 0x60
 80020ee:	2205      	movs	r2, #5
 80020f0:	701a      	strb	r2, [r3, #0]
 80020f2:	e0b5      	b.n	8002260 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	212c      	movs	r1, #44	; 0x2c
 80020fa:	fb01 f303 	mul.w	r3, r1, r3
 80020fe:	4413      	add	r3, r2
 8002100:	3361      	adds	r3, #97	; 0x61
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2b06      	cmp	r3, #6
 8002106:	d009      	beq.n	800211c <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	212c      	movs	r1, #44	; 0x2c
 800210e:	fb01 f303 	mul.w	r3, r1, r3
 8002112:	4413      	add	r3, r2
 8002114:	3361      	adds	r3, #97	; 0x61
 8002116:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002118:	2b08      	cmp	r3, #8
 800211a:	d150      	bne.n	80021be <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	212c      	movs	r1, #44	; 0x2c
 8002122:	fb01 f303 	mul.w	r3, r1, r3
 8002126:	4413      	add	r3, r2
 8002128:	335c      	adds	r3, #92	; 0x5c
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	1c5a      	adds	r2, r3, #1
 800212e:	6879      	ldr	r1, [r7, #4]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	202c      	movs	r0, #44	; 0x2c
 8002134:	fb00 f303 	mul.w	r3, r0, r3
 8002138:	440b      	add	r3, r1
 800213a:	335c      	adds	r3, #92	; 0x5c
 800213c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	212c      	movs	r1, #44	; 0x2c
 8002144:	fb01 f303 	mul.w	r3, r1, r3
 8002148:	4413      	add	r3, r2
 800214a:	335c      	adds	r3, #92	; 0x5c
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2b02      	cmp	r3, #2
 8002150:	d912      	bls.n	8002178 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	212c      	movs	r1, #44	; 0x2c
 8002158:	fb01 f303 	mul.w	r3, r1, r3
 800215c:	4413      	add	r3, r2
 800215e:	335c      	adds	r3, #92	; 0x5c
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	212c      	movs	r1, #44	; 0x2c
 800216a:	fb01 f303 	mul.w	r3, r1, r3
 800216e:	4413      	add	r3, r2
 8002170:	3360      	adds	r3, #96	; 0x60
 8002172:	2204      	movs	r2, #4
 8002174:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002176:	e073      	b.n	8002260 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	212c      	movs	r1, #44	; 0x2c
 800217e:	fb01 f303 	mul.w	r3, r1, r3
 8002182:	4413      	add	r3, r2
 8002184:	3360      	adds	r3, #96	; 0x60
 8002186:	2202      	movs	r2, #2
 8002188:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	015a      	lsls	r2, r3, #5
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	4413      	add	r3, r2
 8002192:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80021a0:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80021a8:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	015a      	lsls	r2, r3, #5
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	4413      	add	r3, r2
 80021b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021b6:	461a      	mov	r2, r3
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80021bc:	e050      	b.n	8002260 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	212c      	movs	r1, #44	; 0x2c
 80021c4:	fb01 f303 	mul.w	r3, r1, r3
 80021c8:	4413      	add	r3, r2
 80021ca:	3361      	adds	r3, #97	; 0x61
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	2b03      	cmp	r3, #3
 80021d0:	d122      	bne.n	8002218 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	212c      	movs	r1, #44	; 0x2c
 80021d8:	fb01 f303 	mul.w	r3, r1, r3
 80021dc:	4413      	add	r3, r2
 80021de:	3360      	adds	r3, #96	; 0x60
 80021e0:	2202      	movs	r2, #2
 80021e2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	015a      	lsls	r2, r3, #5
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	4413      	add	r3, r2
 80021ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80021fa:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002202:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	015a      	lsls	r2, r3, #5
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	4413      	add	r3, r2
 800220c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002210:	461a      	mov	r2, r3
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	6013      	str	r3, [r2, #0]
 8002216:	e023      	b.n	8002260 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	212c      	movs	r1, #44	; 0x2c
 800221e:	fb01 f303 	mul.w	r3, r1, r3
 8002222:	4413      	add	r3, r2
 8002224:	3361      	adds	r3, #97	; 0x61
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	2b07      	cmp	r3, #7
 800222a:	d119      	bne.n	8002260 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 800222c:	687a      	ldr	r2, [r7, #4]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	212c      	movs	r1, #44	; 0x2c
 8002232:	fb01 f303 	mul.w	r3, r1, r3
 8002236:	4413      	add	r3, r2
 8002238:	335c      	adds	r3, #92	; 0x5c
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	1c5a      	adds	r2, r3, #1
 800223e:	6879      	ldr	r1, [r7, #4]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	202c      	movs	r0, #44	; 0x2c
 8002244:	fb00 f303 	mul.w	r3, r0, r3
 8002248:	440b      	add	r3, r1
 800224a:	335c      	adds	r3, #92	; 0x5c
 800224c:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	212c      	movs	r1, #44	; 0x2c
 8002254:	fb01 f303 	mul.w	r3, r1, r3
 8002258:	4413      	add	r3, r2
 800225a:	3360      	adds	r3, #96	; 0x60
 800225c:	2204      	movs	r2, #4
 800225e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	015a      	lsls	r2, r3, #5
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	4413      	add	r3, r2
 8002268:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800226c:	461a      	mov	r2, r3
 800226e:	2302      	movs	r3, #2
 8002270:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	b2d9      	uxtb	r1, r3
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	202c      	movs	r0, #44	; 0x2c
 800227c:	fb00 f303 	mul.w	r3, r0, r3
 8002280:	4413      	add	r3, r2
 8002282:	3360      	adds	r3, #96	; 0x60
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	461a      	mov	r2, r3
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f005 fa05 	bl	8007698 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800228e:	e061      	b.n	8002354 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	015a      	lsls	r2, r3, #5
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	4413      	add	r3, r2
 8002298:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f003 0310 	and.w	r3, r3, #16
 80022a2:	2b10      	cmp	r3, #16
 80022a4:	d156      	bne.n	8002354 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	212c      	movs	r1, #44	; 0x2c
 80022ac:	fb01 f303 	mul.w	r3, r1, r3
 80022b0:	4413      	add	r3, r2
 80022b2:	333f      	adds	r3, #63	; 0x3f
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	2b03      	cmp	r3, #3
 80022b8:	d111      	bne.n	80022de <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	212c      	movs	r1, #44	; 0x2c
 80022c0:	fb01 f303 	mul.w	r3, r1, r3
 80022c4:	4413      	add	r3, r2
 80022c6:	335c      	adds	r3, #92	; 0x5c
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	68fa      	ldr	r2, [r7, #12]
 80022d2:	b2d2      	uxtb	r2, r2
 80022d4:	4611      	mov	r1, r2
 80022d6:	4618      	mov	r0, r3
 80022d8:	f002 ff39 	bl	800514e <USB_HC_Halt>
 80022dc:	e031      	b.n	8002342 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	212c      	movs	r1, #44	; 0x2c
 80022e4:	fb01 f303 	mul.w	r3, r1, r3
 80022e8:	4413      	add	r3, r2
 80022ea:	333f      	adds	r3, #63	; 0x3f
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d009      	beq.n	8002306 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	212c      	movs	r1, #44	; 0x2c
 80022f8:	fb01 f303 	mul.w	r3, r1, r3
 80022fc:	4413      	add	r3, r2
 80022fe:	333f      	adds	r3, #63	; 0x3f
 8002300:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002302:	2b02      	cmp	r3, #2
 8002304:	d11d      	bne.n	8002342 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	212c      	movs	r1, #44	; 0x2c
 800230c:	fb01 f303 	mul.w	r3, r1, r3
 8002310:	4413      	add	r3, r2
 8002312:	335c      	adds	r3, #92	; 0x5c
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	691b      	ldr	r3, [r3, #16]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d110      	bne.n	8002342 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8002320:	687a      	ldr	r2, [r7, #4]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	212c      	movs	r1, #44	; 0x2c
 8002326:	fb01 f303 	mul.w	r3, r1, r3
 800232a:	4413      	add	r3, r2
 800232c:	3361      	adds	r3, #97	; 0x61
 800232e:	2203      	movs	r2, #3
 8002330:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	68fa      	ldr	r2, [r7, #12]
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	4611      	mov	r1, r2
 800233c:	4618      	mov	r0, r3
 800233e:	f002 ff06 	bl	800514e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	015a      	lsls	r2, r3, #5
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	4413      	add	r3, r2
 800234a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800234e:	461a      	mov	r2, r3
 8002350:	2310      	movs	r3, #16
 8002352:	6093      	str	r3, [r2, #8]
}
 8002354:	bf00      	nop
 8002356:	3718      	adds	r7, #24
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b088      	sub	sp, #32
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	460b      	mov	r3, r1
 8002366:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8002372:	78fb      	ldrb	r3, [r7, #3]
 8002374:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	015a      	lsls	r2, r3, #5
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	4413      	add	r3, r2
 800237e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f003 0304 	and.w	r3, r3, #4
 8002388:	2b04      	cmp	r3, #4
 800238a:	d11a      	bne.n	80023c2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	015a      	lsls	r2, r3, #5
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	4413      	add	r3, r2
 8002394:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002398:	461a      	mov	r2, r3
 800239a:	2304      	movs	r3, #4
 800239c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	212c      	movs	r1, #44	; 0x2c
 80023a4:	fb01 f303 	mul.w	r3, r1, r3
 80023a8:	4413      	add	r3, r2
 80023aa:	3361      	adds	r3, #97	; 0x61
 80023ac:	2206      	movs	r2, #6
 80023ae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	697a      	ldr	r2, [r7, #20]
 80023b6:	b2d2      	uxtb	r2, r2
 80023b8:	4611      	mov	r1, r2
 80023ba:	4618      	mov	r0, r3
 80023bc:	f002 fec7 	bl	800514e <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80023c0:	e331      	b.n	8002a26 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	015a      	lsls	r2, r3, #5
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	4413      	add	r3, r2
 80023ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f003 0320 	and.w	r3, r3, #32
 80023d4:	2b20      	cmp	r3, #32
 80023d6:	d12e      	bne.n	8002436 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	015a      	lsls	r2, r3, #5
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	4413      	add	r3, r2
 80023e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023e4:	461a      	mov	r2, r3
 80023e6:	2320      	movs	r3, #32
 80023e8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	212c      	movs	r1, #44	; 0x2c
 80023f0:	fb01 f303 	mul.w	r3, r1, r3
 80023f4:	4413      	add	r3, r2
 80023f6:	333d      	adds	r3, #61	; 0x3d
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	f040 8313 	bne.w	8002a26 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	212c      	movs	r1, #44	; 0x2c
 8002406:	fb01 f303 	mul.w	r3, r1, r3
 800240a:	4413      	add	r3, r2
 800240c:	333d      	adds	r3, #61	; 0x3d
 800240e:	2200      	movs	r2, #0
 8002410:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	212c      	movs	r1, #44	; 0x2c
 8002418:	fb01 f303 	mul.w	r3, r1, r3
 800241c:	4413      	add	r3, r2
 800241e:	3360      	adds	r3, #96	; 0x60
 8002420:	2202      	movs	r2, #2
 8002422:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	b2d2      	uxtb	r2, r2
 800242c:	4611      	mov	r1, r2
 800242e:	4618      	mov	r0, r3
 8002430:	f002 fe8d 	bl	800514e <USB_HC_Halt>
}
 8002434:	e2f7      	b.n	8002a26 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	015a      	lsls	r2, r3, #5
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	4413      	add	r3, r2
 800243e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002448:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800244c:	d112      	bne.n	8002474 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	015a      	lsls	r2, r3, #5
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	4413      	add	r3, r2
 8002456:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800245a:	461a      	mov	r2, r3
 800245c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002460:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	697a      	ldr	r2, [r7, #20]
 8002468:	b2d2      	uxtb	r2, r2
 800246a:	4611      	mov	r1, r2
 800246c:	4618      	mov	r0, r3
 800246e:	f002 fe6e 	bl	800514e <USB_HC_Halt>
}
 8002472:	e2d8      	b.n	8002a26 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	015a      	lsls	r2, r3, #5
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	4413      	add	r3, r2
 800247c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f003 0301 	and.w	r3, r3, #1
 8002486:	2b01      	cmp	r3, #1
 8002488:	d140      	bne.n	800250c <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	212c      	movs	r1, #44	; 0x2c
 8002490:	fb01 f303 	mul.w	r3, r1, r3
 8002494:	4413      	add	r3, r2
 8002496:	335c      	adds	r3, #92	; 0x5c
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	015a      	lsls	r2, r3, #5
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	4413      	add	r3, r2
 80024a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ae:	2b40      	cmp	r3, #64	; 0x40
 80024b0:	d111      	bne.n	80024d6 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	212c      	movs	r1, #44	; 0x2c
 80024b8:	fb01 f303 	mul.w	r3, r1, r3
 80024bc:	4413      	add	r3, r2
 80024be:	333d      	adds	r3, #61	; 0x3d
 80024c0:	2201      	movs	r2, #1
 80024c2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	015a      	lsls	r2, r3, #5
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	4413      	add	r3, r2
 80024cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024d0:	461a      	mov	r2, r3
 80024d2:	2340      	movs	r3, #64	; 0x40
 80024d4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	015a      	lsls	r2, r3, #5
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	4413      	add	r3, r2
 80024de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024e2:	461a      	mov	r2, r3
 80024e4:	2301      	movs	r3, #1
 80024e6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	212c      	movs	r1, #44	; 0x2c
 80024ee:	fb01 f303 	mul.w	r3, r1, r3
 80024f2:	4413      	add	r3, r2
 80024f4:	3361      	adds	r3, #97	; 0x61
 80024f6:	2201      	movs	r2, #1
 80024f8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	697a      	ldr	r2, [r7, #20]
 8002500:	b2d2      	uxtb	r2, r2
 8002502:	4611      	mov	r1, r2
 8002504:	4618      	mov	r0, r3
 8002506:	f002 fe22 	bl	800514e <USB_HC_Halt>
}
 800250a:	e28c      	b.n	8002a26 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	015a      	lsls	r2, r3, #5
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	4413      	add	r3, r2
 8002514:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800251e:	2b40      	cmp	r3, #64	; 0x40
 8002520:	d12c      	bne.n	800257c <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	212c      	movs	r1, #44	; 0x2c
 8002528:	fb01 f303 	mul.w	r3, r1, r3
 800252c:	4413      	add	r3, r2
 800252e:	3361      	adds	r3, #97	; 0x61
 8002530:	2204      	movs	r2, #4
 8002532:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	212c      	movs	r1, #44	; 0x2c
 800253a:	fb01 f303 	mul.w	r3, r1, r3
 800253e:	4413      	add	r3, r2
 8002540:	333d      	adds	r3, #61	; 0x3d
 8002542:	2201      	movs	r2, #1
 8002544:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	212c      	movs	r1, #44	; 0x2c
 800254c:	fb01 f303 	mul.w	r3, r1, r3
 8002550:	4413      	add	r3, r2
 8002552:	335c      	adds	r3, #92	; 0x5c
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	697a      	ldr	r2, [r7, #20]
 800255e:	b2d2      	uxtb	r2, r2
 8002560:	4611      	mov	r1, r2
 8002562:	4618      	mov	r0, r3
 8002564:	f002 fdf3 	bl	800514e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	015a      	lsls	r2, r3, #5
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	4413      	add	r3, r2
 8002570:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002574:	461a      	mov	r2, r3
 8002576:	2340      	movs	r3, #64	; 0x40
 8002578:	6093      	str	r3, [r2, #8]
}
 800257a:	e254      	b.n	8002a26 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	015a      	lsls	r2, r3, #5
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	4413      	add	r3, r2
 8002584:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f003 0308 	and.w	r3, r3, #8
 800258e:	2b08      	cmp	r3, #8
 8002590:	d11a      	bne.n	80025c8 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	015a      	lsls	r2, r3, #5
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	4413      	add	r3, r2
 800259a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800259e:	461a      	mov	r2, r3
 80025a0:	2308      	movs	r3, #8
 80025a2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80025a4:	687a      	ldr	r2, [r7, #4]
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	212c      	movs	r1, #44	; 0x2c
 80025aa:	fb01 f303 	mul.w	r3, r1, r3
 80025ae:	4413      	add	r3, r2
 80025b0:	3361      	adds	r3, #97	; 0x61
 80025b2:	2205      	movs	r2, #5
 80025b4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	b2d2      	uxtb	r2, r2
 80025be:	4611      	mov	r1, r2
 80025c0:	4618      	mov	r0, r3
 80025c2:	f002 fdc4 	bl	800514e <USB_HC_Halt>
}
 80025c6:	e22e      	b.n	8002a26 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	015a      	lsls	r2, r3, #5
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	4413      	add	r3, r2
 80025d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f003 0310 	and.w	r3, r3, #16
 80025da:	2b10      	cmp	r3, #16
 80025dc:	d140      	bne.n	8002660 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	212c      	movs	r1, #44	; 0x2c
 80025e4:	fb01 f303 	mul.w	r3, r1, r3
 80025e8:	4413      	add	r3, r2
 80025ea:	335c      	adds	r3, #92	; 0x5c
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	212c      	movs	r1, #44	; 0x2c
 80025f6:	fb01 f303 	mul.w	r3, r1, r3
 80025fa:	4413      	add	r3, r2
 80025fc:	3361      	adds	r3, #97	; 0x61
 80025fe:	2203      	movs	r2, #3
 8002600:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	212c      	movs	r1, #44	; 0x2c
 8002608:	fb01 f303 	mul.w	r3, r1, r3
 800260c:	4413      	add	r3, r2
 800260e:	333d      	adds	r3, #61	; 0x3d
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d112      	bne.n	800263c <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	212c      	movs	r1, #44	; 0x2c
 800261c:	fb01 f303 	mul.w	r3, r1, r3
 8002620:	4413      	add	r3, r2
 8002622:	333c      	adds	r3, #60	; 0x3c
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d108      	bne.n	800263c <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	212c      	movs	r1, #44	; 0x2c
 8002630:	fb01 f303 	mul.w	r3, r1, r3
 8002634:	4413      	add	r3, r2
 8002636:	333d      	adds	r3, #61	; 0x3d
 8002638:	2201      	movs	r2, #1
 800263a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	697a      	ldr	r2, [r7, #20]
 8002642:	b2d2      	uxtb	r2, r2
 8002644:	4611      	mov	r1, r2
 8002646:	4618      	mov	r0, r3
 8002648:	f002 fd81 	bl	800514e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	015a      	lsls	r2, r3, #5
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	4413      	add	r3, r2
 8002654:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002658:	461a      	mov	r2, r3
 800265a:	2310      	movs	r3, #16
 800265c:	6093      	str	r3, [r2, #8]
}
 800265e:	e1e2      	b.n	8002a26 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	015a      	lsls	r2, r3, #5
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	4413      	add	r3, r2
 8002668:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002672:	2b80      	cmp	r3, #128	; 0x80
 8002674:	d164      	bne.n	8002740 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	691b      	ldr	r3, [r3, #16]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d111      	bne.n	80026a2 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	212c      	movs	r1, #44	; 0x2c
 8002684:	fb01 f303 	mul.w	r3, r1, r3
 8002688:	4413      	add	r3, r2
 800268a:	3361      	adds	r3, #97	; 0x61
 800268c:	2206      	movs	r2, #6
 800268e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	697a      	ldr	r2, [r7, #20]
 8002696:	b2d2      	uxtb	r2, r2
 8002698:	4611      	mov	r1, r2
 800269a:	4618      	mov	r0, r3
 800269c:	f002 fd57 	bl	800514e <USB_HC_Halt>
 80026a0:	e044      	b.n	800272c <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	212c      	movs	r1, #44	; 0x2c
 80026a8:	fb01 f303 	mul.w	r3, r1, r3
 80026ac:	4413      	add	r3, r2
 80026ae:	335c      	adds	r3, #92	; 0x5c
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	1c5a      	adds	r2, r3, #1
 80026b4:	6879      	ldr	r1, [r7, #4]
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	202c      	movs	r0, #44	; 0x2c
 80026ba:	fb00 f303 	mul.w	r3, r0, r3
 80026be:	440b      	add	r3, r1
 80026c0:	335c      	adds	r3, #92	; 0x5c
 80026c2:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80026c4:	687a      	ldr	r2, [r7, #4]
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	212c      	movs	r1, #44	; 0x2c
 80026ca:	fb01 f303 	mul.w	r3, r1, r3
 80026ce:	4413      	add	r3, r2
 80026d0:	335c      	adds	r3, #92	; 0x5c
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d920      	bls.n	800271a <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	212c      	movs	r1, #44	; 0x2c
 80026de:	fb01 f303 	mul.w	r3, r1, r3
 80026e2:	4413      	add	r3, r2
 80026e4:	335c      	adds	r3, #92	; 0x5c
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	212c      	movs	r1, #44	; 0x2c
 80026f0:	fb01 f303 	mul.w	r3, r1, r3
 80026f4:	4413      	add	r3, r2
 80026f6:	3360      	adds	r3, #96	; 0x60
 80026f8:	2204      	movs	r2, #4
 80026fa:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	b2d9      	uxtb	r1, r3
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	202c      	movs	r0, #44	; 0x2c
 8002706:	fb00 f303 	mul.w	r3, r0, r3
 800270a:	4413      	add	r3, r2
 800270c:	3360      	adds	r3, #96	; 0x60
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	461a      	mov	r2, r3
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f004 ffc0 	bl	8007698 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002718:	e008      	b.n	800272c <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	212c      	movs	r1, #44	; 0x2c
 8002720:	fb01 f303 	mul.w	r3, r1, r3
 8002724:	4413      	add	r3, r2
 8002726:	3360      	adds	r3, #96	; 0x60
 8002728:	2202      	movs	r2, #2
 800272a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	015a      	lsls	r2, r3, #5
 8002730:	69bb      	ldr	r3, [r7, #24]
 8002732:	4413      	add	r3, r2
 8002734:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002738:	461a      	mov	r2, r3
 800273a:	2380      	movs	r3, #128	; 0x80
 800273c:	6093      	str	r3, [r2, #8]
}
 800273e:	e172      	b.n	8002a26 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	015a      	lsls	r2, r3, #5
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	4413      	add	r3, r2
 8002748:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002752:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002756:	d11b      	bne.n	8002790 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	212c      	movs	r1, #44	; 0x2c
 800275e:	fb01 f303 	mul.w	r3, r1, r3
 8002762:	4413      	add	r3, r2
 8002764:	3361      	adds	r3, #97	; 0x61
 8002766:	2208      	movs	r2, #8
 8002768:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	b2d2      	uxtb	r2, r2
 8002772:	4611      	mov	r1, r2
 8002774:	4618      	mov	r0, r3
 8002776:	f002 fcea 	bl	800514e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	015a      	lsls	r2, r3, #5
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	4413      	add	r3, r2
 8002782:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002786:	461a      	mov	r2, r3
 8002788:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800278c:	6093      	str	r3, [r2, #8]
}
 800278e:	e14a      	b.n	8002a26 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	015a      	lsls	r2, r3, #5
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	4413      	add	r3, r2
 8002798:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	f040 813f 	bne.w	8002a26 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	212c      	movs	r1, #44	; 0x2c
 80027ae:	fb01 f303 	mul.w	r3, r1, r3
 80027b2:	4413      	add	r3, r2
 80027b4:	3361      	adds	r3, #97	; 0x61
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d17d      	bne.n	80028b8 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	212c      	movs	r1, #44	; 0x2c
 80027c2:	fb01 f303 	mul.w	r3, r1, r3
 80027c6:	4413      	add	r3, r2
 80027c8:	3360      	adds	r3, #96	; 0x60
 80027ca:	2201      	movs	r2, #1
 80027cc:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	212c      	movs	r1, #44	; 0x2c
 80027d4:	fb01 f303 	mul.w	r3, r1, r3
 80027d8:	4413      	add	r3, r2
 80027da:	333f      	adds	r3, #63	; 0x3f
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d00a      	beq.n	80027f8 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	212c      	movs	r1, #44	; 0x2c
 80027e8:	fb01 f303 	mul.w	r3, r1, r3
 80027ec:	4413      	add	r3, r2
 80027ee:	333f      	adds	r3, #63	; 0x3f
 80027f0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80027f2:	2b03      	cmp	r3, #3
 80027f4:	f040 8100 	bne.w	80029f8 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	691b      	ldr	r3, [r3, #16]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d113      	bne.n	8002828 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	212c      	movs	r1, #44	; 0x2c
 8002806:	fb01 f303 	mul.w	r3, r1, r3
 800280a:	4413      	add	r3, r2
 800280c:	3355      	adds	r3, #85	; 0x55
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	f083 0301 	eor.w	r3, r3, #1
 8002814:	b2d8      	uxtb	r0, r3
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	212c      	movs	r1, #44	; 0x2c
 800281c:	fb01 f303 	mul.w	r3, r1, r3
 8002820:	4413      	add	r3, r2
 8002822:	3355      	adds	r3, #85	; 0x55
 8002824:	4602      	mov	r2, r0
 8002826:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	691b      	ldr	r3, [r3, #16]
 800282c:	2b01      	cmp	r3, #1
 800282e:	f040 80e3 	bne.w	80029f8 <HCD_HC_OUT_IRQHandler+0x69c>
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	212c      	movs	r1, #44	; 0x2c
 8002838:	fb01 f303 	mul.w	r3, r1, r3
 800283c:	4413      	add	r3, r2
 800283e:	334c      	adds	r3, #76	; 0x4c
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2b00      	cmp	r3, #0
 8002844:	f000 80d8 	beq.w	80029f8 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	212c      	movs	r1, #44	; 0x2c
 800284e:	fb01 f303 	mul.w	r3, r1, r3
 8002852:	4413      	add	r3, r2
 8002854:	334c      	adds	r3, #76	; 0x4c
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	6879      	ldr	r1, [r7, #4]
 800285a:	697a      	ldr	r2, [r7, #20]
 800285c:	202c      	movs	r0, #44	; 0x2c
 800285e:	fb00 f202 	mul.w	r2, r0, r2
 8002862:	440a      	add	r2, r1
 8002864:	3240      	adds	r2, #64	; 0x40
 8002866:	8812      	ldrh	r2, [r2, #0]
 8002868:	4413      	add	r3, r2
 800286a:	3b01      	subs	r3, #1
 800286c:	6879      	ldr	r1, [r7, #4]
 800286e:	697a      	ldr	r2, [r7, #20]
 8002870:	202c      	movs	r0, #44	; 0x2c
 8002872:	fb00 f202 	mul.w	r2, r0, r2
 8002876:	440a      	add	r2, r1
 8002878:	3240      	adds	r2, #64	; 0x40
 800287a:	8812      	ldrh	r2, [r2, #0]
 800287c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002880:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f003 0301 	and.w	r3, r3, #1
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 80b5 	beq.w	80029f8 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	212c      	movs	r1, #44	; 0x2c
 8002894:	fb01 f303 	mul.w	r3, r1, r3
 8002898:	4413      	add	r3, r2
 800289a:	3355      	adds	r3, #85	; 0x55
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	f083 0301 	eor.w	r3, r3, #1
 80028a2:	b2d8      	uxtb	r0, r3
 80028a4:	687a      	ldr	r2, [r7, #4]
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	212c      	movs	r1, #44	; 0x2c
 80028aa:	fb01 f303 	mul.w	r3, r1, r3
 80028ae:	4413      	add	r3, r2
 80028b0:	3355      	adds	r3, #85	; 0x55
 80028b2:	4602      	mov	r2, r0
 80028b4:	701a      	strb	r2, [r3, #0]
 80028b6:	e09f      	b.n	80029f8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	212c      	movs	r1, #44	; 0x2c
 80028be:	fb01 f303 	mul.w	r3, r1, r3
 80028c2:	4413      	add	r3, r2
 80028c4:	3361      	adds	r3, #97	; 0x61
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	2b03      	cmp	r3, #3
 80028ca:	d109      	bne.n	80028e0 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	212c      	movs	r1, #44	; 0x2c
 80028d2:	fb01 f303 	mul.w	r3, r1, r3
 80028d6:	4413      	add	r3, r2
 80028d8:	3360      	adds	r3, #96	; 0x60
 80028da:	2202      	movs	r2, #2
 80028dc:	701a      	strb	r2, [r3, #0]
 80028de:	e08b      	b.n	80029f8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	212c      	movs	r1, #44	; 0x2c
 80028e6:	fb01 f303 	mul.w	r3, r1, r3
 80028ea:	4413      	add	r3, r2
 80028ec:	3361      	adds	r3, #97	; 0x61
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	2b04      	cmp	r3, #4
 80028f2:	d109      	bne.n	8002908 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	212c      	movs	r1, #44	; 0x2c
 80028fa:	fb01 f303 	mul.w	r3, r1, r3
 80028fe:	4413      	add	r3, r2
 8002900:	3360      	adds	r3, #96	; 0x60
 8002902:	2202      	movs	r2, #2
 8002904:	701a      	strb	r2, [r3, #0]
 8002906:	e077      	b.n	80029f8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	212c      	movs	r1, #44	; 0x2c
 800290e:	fb01 f303 	mul.w	r3, r1, r3
 8002912:	4413      	add	r3, r2
 8002914:	3361      	adds	r3, #97	; 0x61
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	2b05      	cmp	r3, #5
 800291a:	d109      	bne.n	8002930 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	212c      	movs	r1, #44	; 0x2c
 8002922:	fb01 f303 	mul.w	r3, r1, r3
 8002926:	4413      	add	r3, r2
 8002928:	3360      	adds	r3, #96	; 0x60
 800292a:	2205      	movs	r2, #5
 800292c:	701a      	strb	r2, [r3, #0]
 800292e:	e063      	b.n	80029f8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	212c      	movs	r1, #44	; 0x2c
 8002936:	fb01 f303 	mul.w	r3, r1, r3
 800293a:	4413      	add	r3, r2
 800293c:	3361      	adds	r3, #97	; 0x61
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	2b06      	cmp	r3, #6
 8002942:	d009      	beq.n	8002958 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	212c      	movs	r1, #44	; 0x2c
 800294a:	fb01 f303 	mul.w	r3, r1, r3
 800294e:	4413      	add	r3, r2
 8002950:	3361      	adds	r3, #97	; 0x61
 8002952:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002954:	2b08      	cmp	r3, #8
 8002956:	d14f      	bne.n	80029f8 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	212c      	movs	r1, #44	; 0x2c
 800295e:	fb01 f303 	mul.w	r3, r1, r3
 8002962:	4413      	add	r3, r2
 8002964:	335c      	adds	r3, #92	; 0x5c
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	1c5a      	adds	r2, r3, #1
 800296a:	6879      	ldr	r1, [r7, #4]
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	202c      	movs	r0, #44	; 0x2c
 8002970:	fb00 f303 	mul.w	r3, r0, r3
 8002974:	440b      	add	r3, r1
 8002976:	335c      	adds	r3, #92	; 0x5c
 8002978:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	212c      	movs	r1, #44	; 0x2c
 8002980:	fb01 f303 	mul.w	r3, r1, r3
 8002984:	4413      	add	r3, r2
 8002986:	335c      	adds	r3, #92	; 0x5c
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2b02      	cmp	r3, #2
 800298c:	d912      	bls.n	80029b4 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	212c      	movs	r1, #44	; 0x2c
 8002994:	fb01 f303 	mul.w	r3, r1, r3
 8002998:	4413      	add	r3, r2
 800299a:	335c      	adds	r3, #92	; 0x5c
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	212c      	movs	r1, #44	; 0x2c
 80029a6:	fb01 f303 	mul.w	r3, r1, r3
 80029aa:	4413      	add	r3, r2
 80029ac:	3360      	adds	r3, #96	; 0x60
 80029ae:	2204      	movs	r2, #4
 80029b0:	701a      	strb	r2, [r3, #0]
 80029b2:	e021      	b.n	80029f8 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	212c      	movs	r1, #44	; 0x2c
 80029ba:	fb01 f303 	mul.w	r3, r1, r3
 80029be:	4413      	add	r3, r2
 80029c0:	3360      	adds	r3, #96	; 0x60
 80029c2:	2202      	movs	r2, #2
 80029c4:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	015a      	lsls	r2, r3, #5
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	4413      	add	r3, r2
 80029ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80029dc:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80029e4:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	015a      	lsls	r2, r3, #5
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	4413      	add	r3, r2
 80029ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029f2:	461a      	mov	r2, r3
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	015a      	lsls	r2, r3, #5
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	4413      	add	r3, r2
 8002a00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a04:	461a      	mov	r2, r3
 8002a06:	2302      	movs	r3, #2
 8002a08:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	b2d9      	uxtb	r1, r3
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	202c      	movs	r0, #44	; 0x2c
 8002a14:	fb00 f303 	mul.w	r3, r0, r3
 8002a18:	4413      	add	r3, r2
 8002a1a:	3360      	adds	r3, #96	; 0x60
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	461a      	mov	r2, r3
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f004 fe39 	bl	8007698 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002a26:	bf00      	nop
 8002a28:	3720      	adds	r7, #32
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b08a      	sub	sp, #40	; 0x28
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	6a1b      	ldr	r3, [r3, #32]
 8002a46:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	f003 030f 	and.w	r3, r3, #15
 8002a4e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	0c5b      	lsrs	r3, r3, #17
 8002a54:	f003 030f 	and.w	r3, r3, #15
 8002a58:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	091b      	lsrs	r3, r3, #4
 8002a5e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a62:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d004      	beq.n	8002a74 <HCD_RXQLVL_IRQHandler+0x46>
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	2b05      	cmp	r3, #5
 8002a6e:	f000 80a9 	beq.w	8002bc4 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002a72:	e0aa      	b.n	8002bca <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	f000 80a6 	beq.w	8002bc8 <HCD_RXQLVL_IRQHandler+0x19a>
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	212c      	movs	r1, #44	; 0x2c
 8002a82:	fb01 f303 	mul.w	r3, r1, r3
 8002a86:	4413      	add	r3, r2
 8002a88:	3344      	adds	r3, #68	; 0x44
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	f000 809b 	beq.w	8002bc8 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	212c      	movs	r1, #44	; 0x2c
 8002a98:	fb01 f303 	mul.w	r3, r1, r3
 8002a9c:	4413      	add	r3, r2
 8002a9e:	3350      	adds	r3, #80	; 0x50
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	441a      	add	r2, r3
 8002aa6:	6879      	ldr	r1, [r7, #4]
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	202c      	movs	r0, #44	; 0x2c
 8002aac:	fb00 f303 	mul.w	r3, r0, r3
 8002ab0:	440b      	add	r3, r1
 8002ab2:	334c      	adds	r3, #76	; 0x4c
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d87a      	bhi.n	8002bb0 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6818      	ldr	r0, [r3, #0]
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	212c      	movs	r1, #44	; 0x2c
 8002ac4:	fb01 f303 	mul.w	r3, r1, r3
 8002ac8:	4413      	add	r3, r2
 8002aca:	3344      	adds	r3, #68	; 0x44
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	b292      	uxth	r2, r2
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	f001 fe92 	bl	80047fc <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	212c      	movs	r1, #44	; 0x2c
 8002ade:	fb01 f303 	mul.w	r3, r1, r3
 8002ae2:	4413      	add	r3, r2
 8002ae4:	3344      	adds	r3, #68	; 0x44
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	441a      	add	r2, r3
 8002aec:	6879      	ldr	r1, [r7, #4]
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	202c      	movs	r0, #44	; 0x2c
 8002af2:	fb00 f303 	mul.w	r3, r0, r3
 8002af6:	440b      	add	r3, r1
 8002af8:	3344      	adds	r3, #68	; 0x44
 8002afa:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	212c      	movs	r1, #44	; 0x2c
 8002b02:	fb01 f303 	mul.w	r3, r1, r3
 8002b06:	4413      	add	r3, r2
 8002b08:	3350      	adds	r3, #80	; 0x50
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	441a      	add	r2, r3
 8002b10:	6879      	ldr	r1, [r7, #4]
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	202c      	movs	r0, #44	; 0x2c
 8002b16:	fb00 f303 	mul.w	r3, r0, r3
 8002b1a:	440b      	add	r3, r1
 8002b1c:	3350      	adds	r3, #80	; 0x50
 8002b1e:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	015a      	lsls	r2, r3, #5
 8002b24:	6a3b      	ldr	r3, [r7, #32]
 8002b26:	4413      	add	r3, r2
 8002b28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	0cdb      	lsrs	r3, r3, #19
 8002b30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b34:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	69bb      	ldr	r3, [r7, #24]
 8002b3a:	212c      	movs	r1, #44	; 0x2c
 8002b3c:	fb01 f303 	mul.w	r3, r1, r3
 8002b40:	4413      	add	r3, r2
 8002b42:	3340      	adds	r3, #64	; 0x40
 8002b44:	881b      	ldrh	r3, [r3, #0]
 8002b46:	461a      	mov	r2, r3
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d13c      	bne.n	8002bc8 <HCD_RXQLVL_IRQHandler+0x19a>
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d039      	beq.n	8002bc8 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	015a      	lsls	r2, r3, #5
 8002b58:	6a3b      	ldr	r3, [r7, #32]
 8002b5a:	4413      	add	r3, r2
 8002b5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b6a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b72:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	015a      	lsls	r2, r3, #5
 8002b78:	6a3b      	ldr	r3, [r7, #32]
 8002b7a:	4413      	add	r3, r2
 8002b7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b80:	461a      	mov	r2, r3
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	212c      	movs	r1, #44	; 0x2c
 8002b8c:	fb01 f303 	mul.w	r3, r1, r3
 8002b90:	4413      	add	r3, r2
 8002b92:	3354      	adds	r3, #84	; 0x54
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	f083 0301 	eor.w	r3, r3, #1
 8002b9a:	b2d8      	uxtb	r0, r3
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	212c      	movs	r1, #44	; 0x2c
 8002ba2:	fb01 f303 	mul.w	r3, r1, r3
 8002ba6:	4413      	add	r3, r2
 8002ba8:	3354      	adds	r3, #84	; 0x54
 8002baa:	4602      	mov	r2, r0
 8002bac:	701a      	strb	r2, [r3, #0]
      break;
 8002bae:	e00b      	b.n	8002bc8 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	212c      	movs	r1, #44	; 0x2c
 8002bb6:	fb01 f303 	mul.w	r3, r1, r3
 8002bba:	4413      	add	r3, r2
 8002bbc:	3360      	adds	r3, #96	; 0x60
 8002bbe:	2204      	movs	r2, #4
 8002bc0:	701a      	strb	r2, [r3, #0]
      break;
 8002bc2:	e001      	b.n	8002bc8 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002bc4:	bf00      	nop
 8002bc6:	e000      	b.n	8002bca <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002bc8:	bf00      	nop
  }
}
 8002bca:	bf00      	nop
 8002bcc:	3728      	adds	r7, #40	; 0x28
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}

08002bd2 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b086      	sub	sp, #24
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002bfe:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d10b      	bne.n	8002c22 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d102      	bne.n	8002c1a <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f004 fd23 	bl	8007660 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	f043 0302 	orr.w	r3, r3, #2
 8002c20:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f003 0308 	and.w	r3, r3, #8
 8002c28:	2b08      	cmp	r3, #8
 8002c2a:	d132      	bne.n	8002c92 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	f043 0308 	orr.w	r3, r3, #8
 8002c32:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	f003 0304 	and.w	r3, r3, #4
 8002c3a:	2b04      	cmp	r3, #4
 8002c3c:	d126      	bne.n	8002c8c <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d113      	bne.n	8002c6e <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002c4c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002c50:	d106      	bne.n	8002c60 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2102      	movs	r1, #2
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f001 ff3d 	bl	8004ad8 <USB_InitFSLSPClkSel>
 8002c5e:	e011      	b.n	8002c84 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2101      	movs	r1, #1
 8002c66:	4618      	mov	r0, r3
 8002c68:	f001 ff36 	bl	8004ad8 <USB_InitFSLSPClkSel>
 8002c6c:	e00a      	b.n	8002c84 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d106      	bne.n	8002c84 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002c82:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f004 fd15 	bl	80076b4 <HAL_HCD_PortEnabled_Callback>
 8002c8a:	e002      	b.n	8002c92 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f004 fd1f 	bl	80076d0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f003 0320 	and.w	r3, r3, #32
 8002c98:	2b20      	cmp	r3, #32
 8002c9a:	d103      	bne.n	8002ca4 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	f043 0320 	orr.w	r3, r3, #32
 8002ca2:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002caa:	461a      	mov	r2, r3
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	6013      	str	r3, [r2, #0]
}
 8002cb0:	bf00      	nop
 8002cb2:	3718      	adds	r7, #24
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d101      	bne.n	8002cca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e12b      	b.n	8002f22 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d106      	bne.n	8002ce4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f7fd fe7a 	bl	80009d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2224      	movs	r2, #36	; 0x24
 8002ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f022 0201 	bic.w	r2, r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d1a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d1c:	f001 fa20 	bl	8004160 <HAL_RCC_GetPCLK1Freq>
 8002d20:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	4a81      	ldr	r2, [pc, #516]	; (8002f2c <HAL_I2C_Init+0x274>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d807      	bhi.n	8002d3c <HAL_I2C_Init+0x84>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	4a80      	ldr	r2, [pc, #512]	; (8002f30 <HAL_I2C_Init+0x278>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	bf94      	ite	ls
 8002d34:	2301      	movls	r3, #1
 8002d36:	2300      	movhi	r3, #0
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	e006      	b.n	8002d4a <HAL_I2C_Init+0x92>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	4a7d      	ldr	r2, [pc, #500]	; (8002f34 <HAL_I2C_Init+0x27c>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	bf94      	ite	ls
 8002d44:	2301      	movls	r3, #1
 8002d46:	2300      	movhi	r3, #0
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e0e7      	b.n	8002f22 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	4a78      	ldr	r2, [pc, #480]	; (8002f38 <HAL_I2C_Init+0x280>)
 8002d56:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5a:	0c9b      	lsrs	r3, r3, #18
 8002d5c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	68ba      	ldr	r2, [r7, #8]
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	6a1b      	ldr	r3, [r3, #32]
 8002d78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	4a6a      	ldr	r2, [pc, #424]	; (8002f2c <HAL_I2C_Init+0x274>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d802      	bhi.n	8002d8c <HAL_I2C_Init+0xd4>
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	e009      	b.n	8002da0 <HAL_I2C_Init+0xe8>
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002d92:	fb02 f303 	mul.w	r3, r2, r3
 8002d96:	4a69      	ldr	r2, [pc, #420]	; (8002f3c <HAL_I2C_Init+0x284>)
 8002d98:	fba2 2303 	umull	r2, r3, r2, r3
 8002d9c:	099b      	lsrs	r3, r3, #6
 8002d9e:	3301      	adds	r3, #1
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	6812      	ldr	r2, [r2, #0]
 8002da4:	430b      	orrs	r3, r1
 8002da6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	69db      	ldr	r3, [r3, #28]
 8002dae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002db2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	495c      	ldr	r1, [pc, #368]	; (8002f2c <HAL_I2C_Init+0x274>)
 8002dbc:	428b      	cmp	r3, r1
 8002dbe:	d819      	bhi.n	8002df4 <HAL_I2C_Init+0x13c>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	1e59      	subs	r1, r3, #1
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dce:	1c59      	adds	r1, r3, #1
 8002dd0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002dd4:	400b      	ands	r3, r1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d00a      	beq.n	8002df0 <HAL_I2C_Init+0x138>
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	1e59      	subs	r1, r3, #1
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	005b      	lsls	r3, r3, #1
 8002de4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002de8:	3301      	adds	r3, #1
 8002dea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dee:	e051      	b.n	8002e94 <HAL_I2C_Init+0x1dc>
 8002df0:	2304      	movs	r3, #4
 8002df2:	e04f      	b.n	8002e94 <HAL_I2C_Init+0x1dc>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d111      	bne.n	8002e20 <HAL_I2C_Init+0x168>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	1e58      	subs	r0, r3, #1
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6859      	ldr	r1, [r3, #4]
 8002e04:	460b      	mov	r3, r1
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	440b      	add	r3, r1
 8002e0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e0e:	3301      	adds	r3, #1
 8002e10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	bf0c      	ite	eq
 8002e18:	2301      	moveq	r3, #1
 8002e1a:	2300      	movne	r3, #0
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	e012      	b.n	8002e46 <HAL_I2C_Init+0x18e>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	1e58      	subs	r0, r3, #1
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6859      	ldr	r1, [r3, #4]
 8002e28:	460b      	mov	r3, r1
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	440b      	add	r3, r1
 8002e2e:	0099      	lsls	r1, r3, #2
 8002e30:	440b      	add	r3, r1
 8002e32:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e36:	3301      	adds	r3, #1
 8002e38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	bf0c      	ite	eq
 8002e40:	2301      	moveq	r3, #1
 8002e42:	2300      	movne	r3, #0
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <HAL_I2C_Init+0x196>
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e022      	b.n	8002e94 <HAL_I2C_Init+0x1dc>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d10e      	bne.n	8002e74 <HAL_I2C_Init+0x1bc>
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	1e58      	subs	r0, r3, #1
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6859      	ldr	r1, [r3, #4]
 8002e5e:	460b      	mov	r3, r1
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	440b      	add	r3, r1
 8002e64:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e68:	3301      	adds	r3, #1
 8002e6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e72:	e00f      	b.n	8002e94 <HAL_I2C_Init+0x1dc>
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	1e58      	subs	r0, r3, #1
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6859      	ldr	r1, [r3, #4]
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	440b      	add	r3, r1
 8002e82:	0099      	lsls	r1, r3, #2
 8002e84:	440b      	add	r3, r1
 8002e86:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e90:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e94:	6879      	ldr	r1, [r7, #4]
 8002e96:	6809      	ldr	r1, [r1, #0]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	69da      	ldr	r2, [r3, #28]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a1b      	ldr	r3, [r3, #32]
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	430a      	orrs	r2, r1
 8002eb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002ec2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	6911      	ldr	r1, [r2, #16]
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	68d2      	ldr	r2, [r2, #12]
 8002ece:	4311      	orrs	r1, r2
 8002ed0:	687a      	ldr	r2, [r7, #4]
 8002ed2:	6812      	ldr	r2, [r2, #0]
 8002ed4:	430b      	orrs	r3, r1
 8002ed6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	695a      	ldr	r2, [r3, #20]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	699b      	ldr	r3, [r3, #24]
 8002eea:	431a      	orrs	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f042 0201 	orr.w	r2, r2, #1
 8002f02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2220      	movs	r2, #32
 8002f0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3710      	adds	r7, #16
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	000186a0 	.word	0x000186a0
 8002f30:	001e847f 	.word	0x001e847f
 8002f34:	003d08ff 	.word	0x003d08ff
 8002f38:	431bde83 	.word	0x431bde83
 8002f3c:	10624dd3 	.word	0x10624dd3

08002f40 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b088      	sub	sp, #32
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d101      	bne.n	8002f52 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e128      	b.n	80031a4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d109      	bne.n	8002f72 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a90      	ldr	r2, [pc, #576]	; (80031ac <HAL_I2S_Init+0x26c>)
 8002f6a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f7fd fd7b 	bl	8000a68 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2202      	movs	r2, #2
 8002f76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	69db      	ldr	r3, [r3, #28]
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	6812      	ldr	r2, [r2, #0]
 8002f84:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002f88:	f023 030f 	bic.w	r3, r3, #15
 8002f8c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2202      	movs	r2, #2
 8002f94:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d060      	beq.n	8003060 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d102      	bne.n	8002fac <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002fa6:	2310      	movs	r3, #16
 8002fa8:	617b      	str	r3, [r7, #20]
 8002faa:	e001      	b.n	8002fb0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002fac:	2320      	movs	r3, #32
 8002fae:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	2b20      	cmp	r3, #32
 8002fb6:	d802      	bhi.n	8002fbe <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002fbe:	2001      	movs	r0, #1
 8002fc0:	f001 f9c4 	bl	800434c <HAL_RCCEx_GetPeriphCLKFreq>
 8002fc4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	691b      	ldr	r3, [r3, #16]
 8002fca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fce:	d125      	bne.n	800301c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d010      	beq.n	8002ffa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	68fa      	ldr	r2, [r7, #12]
 8002fde:	fbb2 f2f3 	udiv	r2, r2, r3
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	4413      	add	r3, r2
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	461a      	mov	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	695b      	ldr	r3, [r3, #20]
 8002ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ff4:	3305      	adds	r3, #5
 8002ff6:	613b      	str	r3, [r7, #16]
 8002ff8:	e01f      	b.n	800303a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	00db      	lsls	r3, r3, #3
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	fbb2 f2f3 	udiv	r2, r2, r3
 8003004:	4613      	mov	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4413      	add	r3, r2
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	461a      	mov	r2, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	fbb2 f3f3 	udiv	r3, r2, r3
 8003016:	3305      	adds	r3, #5
 8003018:	613b      	str	r3, [r7, #16]
 800301a:	e00e      	b.n	800303a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800301c:	68fa      	ldr	r2, [r7, #12]
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	fbb2 f2f3 	udiv	r2, r2, r3
 8003024:	4613      	mov	r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	4413      	add	r3, r2
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	461a      	mov	r2, r3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	695b      	ldr	r3, [r3, #20]
 8003032:	fbb2 f3f3 	udiv	r3, r2, r3
 8003036:	3305      	adds	r3, #5
 8003038:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	4a5c      	ldr	r2, [pc, #368]	; (80031b0 <HAL_I2S_Init+0x270>)
 800303e:	fba2 2303 	umull	r2, r3, r2, r3
 8003042:	08db      	lsrs	r3, r3, #3
 8003044:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	f003 0301 	and.w	r3, r3, #1
 800304c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	085b      	lsrs	r3, r3, #1
 8003056:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003058:	69bb      	ldr	r3, [r7, #24]
 800305a:	021b      	lsls	r3, r3, #8
 800305c:	61bb      	str	r3, [r7, #24]
 800305e:	e003      	b.n	8003068 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003060:	2302      	movs	r3, #2
 8003062:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003064:	2300      	movs	r3, #0
 8003066:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d902      	bls.n	8003074 <HAL_I2S_Init+0x134>
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	2bff      	cmp	r3, #255	; 0xff
 8003072:	d907      	bls.n	8003084 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003078:	f043 0210 	orr.w	r2, r3, #16
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e08f      	b.n	80031a4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	691a      	ldr	r2, [r3, #16]
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	ea42 0103 	orr.w	r1, r2, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	69fa      	ldr	r2, [r7, #28]
 8003094:	430a      	orrs	r2, r1
 8003096:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	69db      	ldr	r3, [r3, #28]
 800309e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80030a2:	f023 030f 	bic.w	r3, r3, #15
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	6851      	ldr	r1, [r2, #4]
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	6892      	ldr	r2, [r2, #8]
 80030ae:	4311      	orrs	r1, r2
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	68d2      	ldr	r2, [r2, #12]
 80030b4:	4311      	orrs	r1, r2
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	6992      	ldr	r2, [r2, #24]
 80030ba:	430a      	orrs	r2, r1
 80030bc:	431a      	orrs	r2, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030c6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a1b      	ldr	r3, [r3, #32]
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d161      	bne.n	8003194 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4a38      	ldr	r2, [pc, #224]	; (80031b4 <HAL_I2S_Init+0x274>)
 80030d4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a37      	ldr	r2, [pc, #220]	; (80031b8 <HAL_I2S_Init+0x278>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d101      	bne.n	80030e4 <HAL_I2S_Init+0x1a4>
 80030e0:	4b36      	ldr	r3, [pc, #216]	; (80031bc <HAL_I2S_Init+0x27c>)
 80030e2:	e001      	b.n	80030e8 <HAL_I2S_Init+0x1a8>
 80030e4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	6812      	ldr	r2, [r2, #0]
 80030ee:	4932      	ldr	r1, [pc, #200]	; (80031b8 <HAL_I2S_Init+0x278>)
 80030f0:	428a      	cmp	r2, r1
 80030f2:	d101      	bne.n	80030f8 <HAL_I2S_Init+0x1b8>
 80030f4:	4a31      	ldr	r2, [pc, #196]	; (80031bc <HAL_I2S_Init+0x27c>)
 80030f6:	e001      	b.n	80030fc <HAL_I2S_Init+0x1bc>
 80030f8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80030fc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003100:	f023 030f 	bic.w	r3, r3, #15
 8003104:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a2b      	ldr	r2, [pc, #172]	; (80031b8 <HAL_I2S_Init+0x278>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d101      	bne.n	8003114 <HAL_I2S_Init+0x1d4>
 8003110:	4b2a      	ldr	r3, [pc, #168]	; (80031bc <HAL_I2S_Init+0x27c>)
 8003112:	e001      	b.n	8003118 <HAL_I2S_Init+0x1d8>
 8003114:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003118:	2202      	movs	r2, #2
 800311a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a25      	ldr	r2, [pc, #148]	; (80031b8 <HAL_I2S_Init+0x278>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d101      	bne.n	800312a <HAL_I2S_Init+0x1ea>
 8003126:	4b25      	ldr	r3, [pc, #148]	; (80031bc <HAL_I2S_Init+0x27c>)
 8003128:	e001      	b.n	800312e <HAL_I2S_Init+0x1ee>
 800312a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800312e:	69db      	ldr	r3, [r3, #28]
 8003130:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800313a:	d003      	beq.n	8003144 <HAL_I2S_Init+0x204>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d103      	bne.n	800314c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003144:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003148:	613b      	str	r3, [r7, #16]
 800314a:	e001      	b.n	8003150 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800314c:	2300      	movs	r3, #0
 800314e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800315a:	4313      	orrs	r3, r2
 800315c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003164:	4313      	orrs	r3, r2
 8003166:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800316e:	4313      	orrs	r3, r2
 8003170:	b29a      	uxth	r2, r3
 8003172:	897b      	ldrh	r3, [r7, #10]
 8003174:	4313      	orrs	r3, r2
 8003176:	b29b      	uxth	r3, r3
 8003178:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800317c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a0d      	ldr	r2, [pc, #52]	; (80031b8 <HAL_I2S_Init+0x278>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d101      	bne.n	800318c <HAL_I2S_Init+0x24c>
 8003188:	4b0c      	ldr	r3, [pc, #48]	; (80031bc <HAL_I2S_Init+0x27c>)
 800318a:	e001      	b.n	8003190 <HAL_I2S_Init+0x250>
 800318c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003190:	897a      	ldrh	r2, [r7, #10]
 8003192:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2201      	movs	r2, #1
 800319e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80031a2:	2300      	movs	r3, #0
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3720      	adds	r7, #32
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	080032b7 	.word	0x080032b7
 80031b0:	cccccccd 	.word	0xcccccccd
 80031b4:	080033cd 	.word	0x080033cd
 80031b8:	40003800 	.word	0x40003800
 80031bc:	40003400 	.word	0x40003400

080031c0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80031c8:	bf00      	nop
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80031dc:	bf00      	nop
 80031de:	370c      	adds	r7, #12
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80031f0:	bf00      	nop
 80031f2:	370c      	adds	r7, #12
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003208:	881a      	ldrh	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003214:	1c9a      	adds	r2, r3, #2
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800321e:	b29b      	uxth	r3, r3
 8003220:	3b01      	subs	r3, #1
 8003222:	b29a      	uxth	r2, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800322c:	b29b      	uxth	r3, r3
 800322e:	2b00      	cmp	r3, #0
 8003230:	d10e      	bne.n	8003250 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003240:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f7ff ffb8 	bl	80031c0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003250:	bf00      	nop
 8003252:	3708      	adds	r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	68da      	ldr	r2, [r3, #12]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326a:	b292      	uxth	r2, r2
 800326c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003272:	1c9a      	adds	r2, r3, #2
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800327c:	b29b      	uxth	r3, r3
 800327e:	3b01      	subs	r3, #1
 8003280:	b29a      	uxth	r2, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800328a:	b29b      	uxth	r3, r3
 800328c:	2b00      	cmp	r3, #0
 800328e:	d10e      	bne.n	80032ae <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	685a      	ldr	r2, [r3, #4]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800329e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2201      	movs	r2, #1
 80032a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f7ff ff93 	bl	80031d4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80032ae:	bf00      	nop
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b086      	sub	sp, #24
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	2b04      	cmp	r3, #4
 80032d0:	d13a      	bne.n	8003348 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d109      	bne.n	80032f0 <I2S_IRQHandler+0x3a>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e6:	2b40      	cmp	r3, #64	; 0x40
 80032e8:	d102      	bne.n	80032f0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f7ff ffb4 	bl	8003258 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032f6:	2b40      	cmp	r3, #64	; 0x40
 80032f8:	d126      	bne.n	8003348 <I2S_IRQHandler+0x92>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f003 0320 	and.w	r3, r3, #32
 8003304:	2b20      	cmp	r3, #32
 8003306:	d11f      	bne.n	8003348 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	685a      	ldr	r2, [r3, #4]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003316:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003318:	2300      	movs	r3, #0
 800331a:	613b      	str	r3, [r7, #16]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	613b      	str	r3, [r7, #16]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	613b      	str	r3, [r7, #16]
 800332c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800333a:	f043 0202 	orr.w	r2, r3, #2
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f7ff ff50 	bl	80031e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800334e:	b2db      	uxtb	r3, r3
 8003350:	2b03      	cmp	r3, #3
 8003352:	d136      	bne.n	80033c2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	2b02      	cmp	r3, #2
 800335c:	d109      	bne.n	8003372 <I2S_IRQHandler+0xbc>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003368:	2b80      	cmp	r3, #128	; 0x80
 800336a:	d102      	bne.n	8003372 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800336c:	6878      	ldr	r0, [r7, #4]
 800336e:	f7ff ff45 	bl	80031fc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	f003 0308 	and.w	r3, r3, #8
 8003378:	2b08      	cmp	r3, #8
 800337a:	d122      	bne.n	80033c2 <I2S_IRQHandler+0x10c>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f003 0320 	and.w	r3, r3, #32
 8003386:	2b20      	cmp	r3, #32
 8003388:	d11b      	bne.n	80033c2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	685a      	ldr	r2, [r3, #4]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003398:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800339a:	2300      	movs	r3, #0
 800339c:	60fb      	str	r3, [r7, #12]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	60fb      	str	r3, [r7, #12]
 80033a6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033b4:	f043 0204 	orr.w	r2, r3, #4
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f7ff ff13 	bl	80031e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80033c2:	bf00      	nop
 80033c4:	3718      	adds	r7, #24
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
	...

080033cc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b088      	sub	sp, #32
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a92      	ldr	r2, [pc, #584]	; (800362c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d101      	bne.n	80033ea <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80033e6:	4b92      	ldr	r3, [pc, #584]	; (8003630 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80033e8:	e001      	b.n	80033ee <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80033ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a8b      	ldr	r2, [pc, #556]	; (800362c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d101      	bne.n	8003408 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003404:	4b8a      	ldr	r3, [pc, #552]	; (8003630 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003406:	e001      	b.n	800340c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003408:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003418:	d004      	beq.n	8003424 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	f040 8099 	bne.w	8003556 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	2b02      	cmp	r3, #2
 800342c:	d107      	bne.n	800343e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003434:	2b00      	cmp	r3, #0
 8003436:	d002      	beq.n	800343e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f000 f925 	bl	8003688 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	f003 0301 	and.w	r3, r3, #1
 8003444:	2b01      	cmp	r3, #1
 8003446:	d107      	bne.n	8003458 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800344e:	2b00      	cmp	r3, #0
 8003450:	d002      	beq.n	8003458 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f9c8 	bl	80037e8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800345e:	2b40      	cmp	r3, #64	; 0x40
 8003460:	d13a      	bne.n	80034d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	f003 0320 	and.w	r3, r3, #32
 8003468:	2b00      	cmp	r3, #0
 800346a:	d035      	beq.n	80034d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a6e      	ldr	r2, [pc, #440]	; (800362c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d101      	bne.n	800347a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003476:	4b6e      	ldr	r3, [pc, #440]	; (8003630 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003478:	e001      	b.n	800347e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800347a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800347e:	685a      	ldr	r2, [r3, #4]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4969      	ldr	r1, [pc, #420]	; (800362c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003486:	428b      	cmp	r3, r1
 8003488:	d101      	bne.n	800348e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800348a:	4b69      	ldr	r3, [pc, #420]	; (8003630 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800348c:	e001      	b.n	8003492 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800348e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003492:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003496:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80034a6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	60fb      	str	r3, [r7, #12]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	60fb      	str	r3, [r7, #12]
 80034bc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ca:	f043 0202 	orr.w	r2, r3, #2
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7ff fe88 	bl	80031e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	f003 0308 	and.w	r3, r3, #8
 80034de:	2b08      	cmp	r3, #8
 80034e0:	f040 80c3 	bne.w	800366a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f003 0320 	and.w	r3, r3, #32
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	f000 80bd 	beq.w	800366a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	685a      	ldr	r2, [r3, #4]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80034fe:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a49      	ldr	r2, [pc, #292]	; (800362c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d101      	bne.n	800350e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800350a:	4b49      	ldr	r3, [pc, #292]	; (8003630 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800350c:	e001      	b.n	8003512 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800350e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003512:	685a      	ldr	r2, [r3, #4]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4944      	ldr	r1, [pc, #272]	; (800362c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800351a:	428b      	cmp	r3, r1
 800351c:	d101      	bne.n	8003522 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800351e:	4b44      	ldr	r3, [pc, #272]	; (8003630 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003520:	e001      	b.n	8003526 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003522:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003526:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800352a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800352c:	2300      	movs	r3, #0
 800352e:	60bb      	str	r3, [r7, #8]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	60bb      	str	r3, [r7, #8]
 8003538:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2201      	movs	r2, #1
 800353e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003546:	f043 0204 	orr.w	r2, r3, #4
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f7ff fe4a 	bl	80031e8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003554:	e089      	b.n	800366a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b02      	cmp	r3, #2
 800355e:	d107      	bne.n	8003570 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003566:	2b00      	cmp	r3, #0
 8003568:	d002      	beq.n	8003570 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f000 f8be 	bl	80036ec <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	f003 0301 	and.w	r3, r3, #1
 8003576:	2b01      	cmp	r3, #1
 8003578:	d107      	bne.n	800358a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003580:	2b00      	cmp	r3, #0
 8003582:	d002      	beq.n	800358a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f000 f8fd 	bl	8003784 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003590:	2b40      	cmp	r3, #64	; 0x40
 8003592:	d12f      	bne.n	80035f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	f003 0320 	and.w	r3, r3, #32
 800359a:	2b00      	cmp	r3, #0
 800359c:	d02a      	beq.n	80035f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	685a      	ldr	r2, [r3, #4]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80035ac:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a1e      	ldr	r2, [pc, #120]	; (800362c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d101      	bne.n	80035bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80035b8:	4b1d      	ldr	r3, [pc, #116]	; (8003630 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035ba:	e001      	b.n	80035c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80035bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035c0:	685a      	ldr	r2, [r3, #4]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4919      	ldr	r1, [pc, #100]	; (800362c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035c8:	428b      	cmp	r3, r1
 80035ca:	d101      	bne.n	80035d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80035cc:	4b18      	ldr	r3, [pc, #96]	; (8003630 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035ce:	e001      	b.n	80035d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80035d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035d4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80035d8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2201      	movs	r2, #1
 80035de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e6:	f043 0202 	orr.w	r2, r3, #2
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f7ff fdfa 	bl	80031e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	f003 0308 	and.w	r3, r3, #8
 80035fa:	2b08      	cmp	r3, #8
 80035fc:	d136      	bne.n	800366c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	f003 0320 	and.w	r3, r3, #32
 8003604:	2b00      	cmp	r3, #0
 8003606:	d031      	beq.n	800366c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a07      	ldr	r2, [pc, #28]	; (800362c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d101      	bne.n	8003616 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003612:	4b07      	ldr	r3, [pc, #28]	; (8003630 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003614:	e001      	b.n	800361a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003616:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800361a:	685a      	ldr	r2, [r3, #4]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4902      	ldr	r1, [pc, #8]	; (800362c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003622:	428b      	cmp	r3, r1
 8003624:	d106      	bne.n	8003634 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003626:	4b02      	ldr	r3, [pc, #8]	; (8003630 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003628:	e006      	b.n	8003638 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800362a:	bf00      	nop
 800362c:	40003800 	.word	0x40003800
 8003630:	40003400 	.word	0x40003400
 8003634:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003638:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800363c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	685a      	ldr	r2, [r3, #4]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800364c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2201      	movs	r2, #1
 8003652:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365a:	f043 0204 	orr.w	r2, r3, #4
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f7ff fdc0 	bl	80031e8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003668:	e000      	b.n	800366c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800366a:	bf00      	nop
}
 800366c:	bf00      	nop
 800366e:	3720      	adds	r7, #32
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800367c:	bf00      	nop
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003694:	1c99      	adds	r1, r3, #2
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	6251      	str	r1, [r2, #36]	; 0x24
 800369a:	881a      	ldrh	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	3b01      	subs	r3, #1
 80036aa:	b29a      	uxth	r2, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b4:	b29b      	uxth	r3, r3
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d113      	bne.n	80036e2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80036c8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d106      	bne.n	80036e2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f7ff ffc9 	bl	8003674 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80036e2:	bf00      	nop
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
	...

080036ec <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f8:	1c99      	adds	r1, r3, #2
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	6251      	str	r1, [r2, #36]	; 0x24
 80036fe:	8819      	ldrh	r1, [r3, #0]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a1d      	ldr	r2, [pc, #116]	; (800377c <I2SEx_TxISR_I2SExt+0x90>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d101      	bne.n	800370e <I2SEx_TxISR_I2SExt+0x22>
 800370a:	4b1d      	ldr	r3, [pc, #116]	; (8003780 <I2SEx_TxISR_I2SExt+0x94>)
 800370c:	e001      	b.n	8003712 <I2SEx_TxISR_I2SExt+0x26>
 800370e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003712:	460a      	mov	r2, r1
 8003714:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800371a:	b29b      	uxth	r3, r3
 800371c:	3b01      	subs	r3, #1
 800371e:	b29a      	uxth	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003728:	b29b      	uxth	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d121      	bne.n	8003772 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a12      	ldr	r2, [pc, #72]	; (800377c <I2SEx_TxISR_I2SExt+0x90>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d101      	bne.n	800373c <I2SEx_TxISR_I2SExt+0x50>
 8003738:	4b11      	ldr	r3, [pc, #68]	; (8003780 <I2SEx_TxISR_I2SExt+0x94>)
 800373a:	e001      	b.n	8003740 <I2SEx_TxISR_I2SExt+0x54>
 800373c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	490d      	ldr	r1, [pc, #52]	; (800377c <I2SEx_TxISR_I2SExt+0x90>)
 8003748:	428b      	cmp	r3, r1
 800374a:	d101      	bne.n	8003750 <I2SEx_TxISR_I2SExt+0x64>
 800374c:	4b0c      	ldr	r3, [pc, #48]	; (8003780 <I2SEx_TxISR_I2SExt+0x94>)
 800374e:	e001      	b.n	8003754 <I2SEx_TxISR_I2SExt+0x68>
 8003750:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003754:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003758:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800375e:	b29b      	uxth	r3, r3
 8003760:	2b00      	cmp	r3, #0
 8003762:	d106      	bne.n	8003772 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f7ff ff81 	bl	8003674 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003772:	bf00      	nop
 8003774:	3708      	adds	r7, #8
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	40003800 	.word	0x40003800
 8003780:	40003400 	.word	0x40003400

08003784 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b082      	sub	sp, #8
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	68d8      	ldr	r0, [r3, #12]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003796:	1c99      	adds	r1, r3, #2
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800379c:	b282      	uxth	r2, r0
 800379e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	3b01      	subs	r3, #1
 80037a8:	b29a      	uxth	r2, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d113      	bne.n	80037e0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	685a      	ldr	r2, [r3, #4]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80037c6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d106      	bne.n	80037e0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2201      	movs	r2, #1
 80037d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f7ff ff4a 	bl	8003674 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80037e0:	bf00      	nop
 80037e2:	3708      	adds	r7, #8
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a20      	ldr	r2, [pc, #128]	; (8003878 <I2SEx_RxISR_I2SExt+0x90>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d101      	bne.n	80037fe <I2SEx_RxISR_I2SExt+0x16>
 80037fa:	4b20      	ldr	r3, [pc, #128]	; (800387c <I2SEx_RxISR_I2SExt+0x94>)
 80037fc:	e001      	b.n	8003802 <I2SEx_RxISR_I2SExt+0x1a>
 80037fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003802:	68d8      	ldr	r0, [r3, #12]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003808:	1c99      	adds	r1, r3, #2
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	62d1      	str	r1, [r2, #44]	; 0x2c
 800380e:	b282      	uxth	r2, r0
 8003810:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003816:	b29b      	uxth	r3, r3
 8003818:	3b01      	subs	r3, #1
 800381a:	b29a      	uxth	r2, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003824:	b29b      	uxth	r3, r3
 8003826:	2b00      	cmp	r3, #0
 8003828:	d121      	bne.n	800386e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a12      	ldr	r2, [pc, #72]	; (8003878 <I2SEx_RxISR_I2SExt+0x90>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d101      	bne.n	8003838 <I2SEx_RxISR_I2SExt+0x50>
 8003834:	4b11      	ldr	r3, [pc, #68]	; (800387c <I2SEx_RxISR_I2SExt+0x94>)
 8003836:	e001      	b.n	800383c <I2SEx_RxISR_I2SExt+0x54>
 8003838:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800383c:	685a      	ldr	r2, [r3, #4]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	490d      	ldr	r1, [pc, #52]	; (8003878 <I2SEx_RxISR_I2SExt+0x90>)
 8003844:	428b      	cmp	r3, r1
 8003846:	d101      	bne.n	800384c <I2SEx_RxISR_I2SExt+0x64>
 8003848:	4b0c      	ldr	r3, [pc, #48]	; (800387c <I2SEx_RxISR_I2SExt+0x94>)
 800384a:	e001      	b.n	8003850 <I2SEx_RxISR_I2SExt+0x68>
 800384c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003850:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003854:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800385a:	b29b      	uxth	r3, r3
 800385c:	2b00      	cmp	r3, #0
 800385e:	d106      	bne.n	800386e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f7ff ff03 	bl	8003674 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800386e:	bf00      	nop
 8003870:	3708      	adds	r7, #8
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	40003800 	.word	0x40003800
 800387c:	40003400 	.word	0x40003400

08003880 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d101      	bne.n	8003892 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e267      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0301 	and.w	r3, r3, #1
 800389a:	2b00      	cmp	r3, #0
 800389c:	d075      	beq.n	800398a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800389e:	4b88      	ldr	r3, [pc, #544]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f003 030c 	and.w	r3, r3, #12
 80038a6:	2b04      	cmp	r3, #4
 80038a8:	d00c      	beq.n	80038c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038aa:	4b85      	ldr	r3, [pc, #532]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038b2:	2b08      	cmp	r3, #8
 80038b4:	d112      	bne.n	80038dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038b6:	4b82      	ldr	r3, [pc, #520]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038c2:	d10b      	bne.n	80038dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038c4:	4b7e      	ldr	r3, [pc, #504]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d05b      	beq.n	8003988 <HAL_RCC_OscConfig+0x108>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d157      	bne.n	8003988 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e242      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038e4:	d106      	bne.n	80038f4 <HAL_RCC_OscConfig+0x74>
 80038e6:	4b76      	ldr	r3, [pc, #472]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a75      	ldr	r2, [pc, #468]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 80038ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038f0:	6013      	str	r3, [r2, #0]
 80038f2:	e01d      	b.n	8003930 <HAL_RCC_OscConfig+0xb0>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038fc:	d10c      	bne.n	8003918 <HAL_RCC_OscConfig+0x98>
 80038fe:	4b70      	ldr	r3, [pc, #448]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a6f      	ldr	r2, [pc, #444]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 8003904:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003908:	6013      	str	r3, [r2, #0]
 800390a:	4b6d      	ldr	r3, [pc, #436]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a6c      	ldr	r2, [pc, #432]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 8003910:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003914:	6013      	str	r3, [r2, #0]
 8003916:	e00b      	b.n	8003930 <HAL_RCC_OscConfig+0xb0>
 8003918:	4b69      	ldr	r3, [pc, #420]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a68      	ldr	r2, [pc, #416]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 800391e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003922:	6013      	str	r3, [r2, #0]
 8003924:	4b66      	ldr	r3, [pc, #408]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a65      	ldr	r2, [pc, #404]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 800392a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800392e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d013      	beq.n	8003960 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003938:	f7fd fabc 	bl	8000eb4 <HAL_GetTick>
 800393c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800393e:	e008      	b.n	8003952 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003940:	f7fd fab8 	bl	8000eb4 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b64      	cmp	r3, #100	; 0x64
 800394c:	d901      	bls.n	8003952 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e207      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003952:	4b5b      	ldr	r3, [pc, #364]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800395a:	2b00      	cmp	r3, #0
 800395c:	d0f0      	beq.n	8003940 <HAL_RCC_OscConfig+0xc0>
 800395e:	e014      	b.n	800398a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003960:	f7fd faa8 	bl	8000eb4 <HAL_GetTick>
 8003964:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003966:	e008      	b.n	800397a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003968:	f7fd faa4 	bl	8000eb4 <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	2b64      	cmp	r3, #100	; 0x64
 8003974:	d901      	bls.n	800397a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e1f3      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800397a:	4b51      	ldr	r3, [pc, #324]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1f0      	bne.n	8003968 <HAL_RCC_OscConfig+0xe8>
 8003986:	e000      	b.n	800398a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003988:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d063      	beq.n	8003a5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003996:	4b4a      	ldr	r3, [pc, #296]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f003 030c 	and.w	r3, r3, #12
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d00b      	beq.n	80039ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039a2:	4b47      	ldr	r3, [pc, #284]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80039aa:	2b08      	cmp	r3, #8
 80039ac:	d11c      	bne.n	80039e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039ae:	4b44      	ldr	r3, [pc, #272]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d116      	bne.n	80039e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ba:	4b41      	ldr	r3, [pc, #260]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0302 	and.w	r3, r3, #2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d005      	beq.n	80039d2 <HAL_RCC_OscConfig+0x152>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d001      	beq.n	80039d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e1c7      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039d2:	4b3b      	ldr	r3, [pc, #236]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	691b      	ldr	r3, [r3, #16]
 80039de:	00db      	lsls	r3, r3, #3
 80039e0:	4937      	ldr	r1, [pc, #220]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 80039e2:	4313      	orrs	r3, r2
 80039e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039e6:	e03a      	b.n	8003a5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d020      	beq.n	8003a32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039f0:	4b34      	ldr	r3, [pc, #208]	; (8003ac4 <HAL_RCC_OscConfig+0x244>)
 80039f2:	2201      	movs	r2, #1
 80039f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f6:	f7fd fa5d 	bl	8000eb4 <HAL_GetTick>
 80039fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039fc:	e008      	b.n	8003a10 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039fe:	f7fd fa59 	bl	8000eb4 <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d901      	bls.n	8003a10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e1a8      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a10:	4b2b      	ldr	r3, [pc, #172]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0302 	and.w	r3, r3, #2
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d0f0      	beq.n	80039fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a1c:	4b28      	ldr	r3, [pc, #160]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	691b      	ldr	r3, [r3, #16]
 8003a28:	00db      	lsls	r3, r3, #3
 8003a2a:	4925      	ldr	r1, [pc, #148]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	600b      	str	r3, [r1, #0]
 8003a30:	e015      	b.n	8003a5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a32:	4b24      	ldr	r3, [pc, #144]	; (8003ac4 <HAL_RCC_OscConfig+0x244>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a38:	f7fd fa3c 	bl	8000eb4 <HAL_GetTick>
 8003a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a3e:	e008      	b.n	8003a52 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a40:	f7fd fa38 	bl	8000eb4 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e187      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a52:	4b1b      	ldr	r3, [pc, #108]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1f0      	bne.n	8003a40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0308 	and.w	r3, r3, #8
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d036      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d016      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a72:	4b15      	ldr	r3, [pc, #84]	; (8003ac8 <HAL_RCC_OscConfig+0x248>)
 8003a74:	2201      	movs	r2, #1
 8003a76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a78:	f7fd fa1c 	bl	8000eb4 <HAL_GetTick>
 8003a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a7e:	e008      	b.n	8003a92 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a80:	f7fd fa18 	bl	8000eb4 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	2b02      	cmp	r3, #2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e167      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a92:	4b0b      	ldr	r3, [pc, #44]	; (8003ac0 <HAL_RCC_OscConfig+0x240>)
 8003a94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0f0      	beq.n	8003a80 <HAL_RCC_OscConfig+0x200>
 8003a9e:	e01b      	b.n	8003ad8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003aa0:	4b09      	ldr	r3, [pc, #36]	; (8003ac8 <HAL_RCC_OscConfig+0x248>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aa6:	f7fd fa05 	bl	8000eb4 <HAL_GetTick>
 8003aaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aac:	e00e      	b.n	8003acc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003aae:	f7fd fa01 	bl	8000eb4 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d907      	bls.n	8003acc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e150      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
 8003ac0:	40023800 	.word	0x40023800
 8003ac4:	42470000 	.word	0x42470000
 8003ac8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003acc:	4b88      	ldr	r3, [pc, #544]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003ace:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1ea      	bne.n	8003aae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f000 8097 	beq.w	8003c14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003aea:	4b81      	ldr	r3, [pc, #516]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d10f      	bne.n	8003b16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003af6:	2300      	movs	r3, #0
 8003af8:	60bb      	str	r3, [r7, #8]
 8003afa:	4b7d      	ldr	r3, [pc, #500]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afe:	4a7c      	ldr	r2, [pc, #496]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003b00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b04:	6413      	str	r3, [r2, #64]	; 0x40
 8003b06:	4b7a      	ldr	r3, [pc, #488]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b0e:	60bb      	str	r3, [r7, #8]
 8003b10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b12:	2301      	movs	r3, #1
 8003b14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b16:	4b77      	ldr	r3, [pc, #476]	; (8003cf4 <HAL_RCC_OscConfig+0x474>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d118      	bne.n	8003b54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b22:	4b74      	ldr	r3, [pc, #464]	; (8003cf4 <HAL_RCC_OscConfig+0x474>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a73      	ldr	r2, [pc, #460]	; (8003cf4 <HAL_RCC_OscConfig+0x474>)
 8003b28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b2e:	f7fd f9c1 	bl	8000eb4 <HAL_GetTick>
 8003b32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b34:	e008      	b.n	8003b48 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b36:	f7fd f9bd 	bl	8000eb4 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d901      	bls.n	8003b48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e10c      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b48:	4b6a      	ldr	r3, [pc, #424]	; (8003cf4 <HAL_RCC_OscConfig+0x474>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d0f0      	beq.n	8003b36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d106      	bne.n	8003b6a <HAL_RCC_OscConfig+0x2ea>
 8003b5c:	4b64      	ldr	r3, [pc, #400]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b60:	4a63      	ldr	r2, [pc, #396]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003b62:	f043 0301 	orr.w	r3, r3, #1
 8003b66:	6713      	str	r3, [r2, #112]	; 0x70
 8003b68:	e01c      	b.n	8003ba4 <HAL_RCC_OscConfig+0x324>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	2b05      	cmp	r3, #5
 8003b70:	d10c      	bne.n	8003b8c <HAL_RCC_OscConfig+0x30c>
 8003b72:	4b5f      	ldr	r3, [pc, #380]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b76:	4a5e      	ldr	r2, [pc, #376]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003b78:	f043 0304 	orr.w	r3, r3, #4
 8003b7c:	6713      	str	r3, [r2, #112]	; 0x70
 8003b7e:	4b5c      	ldr	r3, [pc, #368]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b82:	4a5b      	ldr	r2, [pc, #364]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003b84:	f043 0301 	orr.w	r3, r3, #1
 8003b88:	6713      	str	r3, [r2, #112]	; 0x70
 8003b8a:	e00b      	b.n	8003ba4 <HAL_RCC_OscConfig+0x324>
 8003b8c:	4b58      	ldr	r3, [pc, #352]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003b8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b90:	4a57      	ldr	r2, [pc, #348]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003b92:	f023 0301 	bic.w	r3, r3, #1
 8003b96:	6713      	str	r3, [r2, #112]	; 0x70
 8003b98:	4b55      	ldr	r3, [pc, #340]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003b9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b9c:	4a54      	ldr	r2, [pc, #336]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003b9e:	f023 0304 	bic.w	r3, r3, #4
 8003ba2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d015      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bac:	f7fd f982 	bl	8000eb4 <HAL_GetTick>
 8003bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bb2:	e00a      	b.n	8003bca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bb4:	f7fd f97e 	bl	8000eb4 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e0cb      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bca:	4b49      	ldr	r3, [pc, #292]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d0ee      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x334>
 8003bd6:	e014      	b.n	8003c02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bd8:	f7fd f96c 	bl	8000eb4 <HAL_GetTick>
 8003bdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bde:	e00a      	b.n	8003bf6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003be0:	f7fd f968 	bl	8000eb4 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e0b5      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bf6:	4b3e      	ldr	r3, [pc, #248]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003bf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1ee      	bne.n	8003be0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c02:	7dfb      	ldrb	r3, [r7, #23]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d105      	bne.n	8003c14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c08:	4b39      	ldr	r3, [pc, #228]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0c:	4a38      	ldr	r2, [pc, #224]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003c0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c12:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 80a1 	beq.w	8003d60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c1e:	4b34      	ldr	r3, [pc, #208]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f003 030c 	and.w	r3, r3, #12
 8003c26:	2b08      	cmp	r3, #8
 8003c28:	d05c      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	699b      	ldr	r3, [r3, #24]
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d141      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c32:	4b31      	ldr	r3, [pc, #196]	; (8003cf8 <HAL_RCC_OscConfig+0x478>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c38:	f7fd f93c 	bl	8000eb4 <HAL_GetTick>
 8003c3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c3e:	e008      	b.n	8003c52 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c40:	f7fd f938 	bl	8000eb4 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e087      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c52:	4b27      	ldr	r3, [pc, #156]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d1f0      	bne.n	8003c40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	69da      	ldr	r2, [r3, #28]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	431a      	orrs	r2, r3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6c:	019b      	lsls	r3, r3, #6
 8003c6e:	431a      	orrs	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c74:	085b      	lsrs	r3, r3, #1
 8003c76:	3b01      	subs	r3, #1
 8003c78:	041b      	lsls	r3, r3, #16
 8003c7a:	431a      	orrs	r2, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c80:	061b      	lsls	r3, r3, #24
 8003c82:	491b      	ldr	r1, [pc, #108]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c88:	4b1b      	ldr	r3, [pc, #108]	; (8003cf8 <HAL_RCC_OscConfig+0x478>)
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c8e:	f7fd f911 	bl	8000eb4 <HAL_GetTick>
 8003c92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c94:	e008      	b.n	8003ca8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c96:	f7fd f90d 	bl	8000eb4 <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e05c      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ca8:	4b11      	ldr	r3, [pc, #68]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d0f0      	beq.n	8003c96 <HAL_RCC_OscConfig+0x416>
 8003cb4:	e054      	b.n	8003d60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cb6:	4b10      	ldr	r3, [pc, #64]	; (8003cf8 <HAL_RCC_OscConfig+0x478>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cbc:	f7fd f8fa 	bl	8000eb4 <HAL_GetTick>
 8003cc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cc2:	e008      	b.n	8003cd6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cc4:	f7fd f8f6 	bl	8000eb4 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e045      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cd6:	4b06      	ldr	r3, [pc, #24]	; (8003cf0 <HAL_RCC_OscConfig+0x470>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1f0      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x444>
 8003ce2:	e03d      	b.n	8003d60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d107      	bne.n	8003cfc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e038      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
 8003cf0:	40023800 	.word	0x40023800
 8003cf4:	40007000 	.word	0x40007000
 8003cf8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003cfc:	4b1b      	ldr	r3, [pc, #108]	; (8003d6c <HAL_RCC_OscConfig+0x4ec>)
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d028      	beq.n	8003d5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d121      	bne.n	8003d5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d11a      	bne.n	8003d5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d111      	bne.n	8003d5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d42:	085b      	lsrs	r3, r3, #1
 8003d44:	3b01      	subs	r3, #1
 8003d46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d107      	bne.n	8003d5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d001      	beq.n	8003d60 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e000      	b.n	8003d62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3718      	adds	r7, #24
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	40023800 	.word	0x40023800

08003d70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d101      	bne.n	8003d84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e0cc      	b.n	8003f1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d84:	4b68      	ldr	r3, [pc, #416]	; (8003f28 <HAL_RCC_ClockConfig+0x1b8>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0307 	and.w	r3, r3, #7
 8003d8c:	683a      	ldr	r2, [r7, #0]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d90c      	bls.n	8003dac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d92:	4b65      	ldr	r3, [pc, #404]	; (8003f28 <HAL_RCC_ClockConfig+0x1b8>)
 8003d94:	683a      	ldr	r2, [r7, #0]
 8003d96:	b2d2      	uxtb	r2, r2
 8003d98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d9a:	4b63      	ldr	r3, [pc, #396]	; (8003f28 <HAL_RCC_ClockConfig+0x1b8>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0307 	and.w	r3, r3, #7
 8003da2:	683a      	ldr	r2, [r7, #0]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d001      	beq.n	8003dac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e0b8      	b.n	8003f1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0302 	and.w	r3, r3, #2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d020      	beq.n	8003dfa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0304 	and.w	r3, r3, #4
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d005      	beq.n	8003dd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003dc4:	4b59      	ldr	r3, [pc, #356]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	4a58      	ldr	r2, [pc, #352]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003dca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003dce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0308 	and.w	r3, r3, #8
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d005      	beq.n	8003de8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ddc:	4b53      	ldr	r3, [pc, #332]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	4a52      	ldr	r2, [pc, #328]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003de2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003de6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003de8:	4b50      	ldr	r3, [pc, #320]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	494d      	ldr	r1, [pc, #308]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003df6:	4313      	orrs	r3, r2
 8003df8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d044      	beq.n	8003e90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d107      	bne.n	8003e1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e0e:	4b47      	ldr	r3, [pc, #284]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d119      	bne.n	8003e4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e07f      	b.n	8003f1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d003      	beq.n	8003e2e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e2a:	2b03      	cmp	r3, #3
 8003e2c:	d107      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e2e:	4b3f      	ldr	r3, [pc, #252]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d109      	bne.n	8003e4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e06f      	b.n	8003f1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e3e:	4b3b      	ldr	r3, [pc, #236]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e067      	b.n	8003f1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e4e:	4b37      	ldr	r3, [pc, #220]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f023 0203 	bic.w	r2, r3, #3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	4934      	ldr	r1, [pc, #208]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e60:	f7fd f828 	bl	8000eb4 <HAL_GetTick>
 8003e64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e66:	e00a      	b.n	8003e7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e68:	f7fd f824 	bl	8000eb4 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e04f      	b.n	8003f1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e7e:	4b2b      	ldr	r3, [pc, #172]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f003 020c 	and.w	r2, r3, #12
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d1eb      	bne.n	8003e68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e90:	4b25      	ldr	r3, [pc, #148]	; (8003f28 <HAL_RCC_ClockConfig+0x1b8>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0307 	and.w	r3, r3, #7
 8003e98:	683a      	ldr	r2, [r7, #0]
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d20c      	bcs.n	8003eb8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e9e:	4b22      	ldr	r3, [pc, #136]	; (8003f28 <HAL_RCC_ClockConfig+0x1b8>)
 8003ea0:	683a      	ldr	r2, [r7, #0]
 8003ea2:	b2d2      	uxtb	r2, r2
 8003ea4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ea6:	4b20      	ldr	r3, [pc, #128]	; (8003f28 <HAL_RCC_ClockConfig+0x1b8>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0307 	and.w	r3, r3, #7
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d001      	beq.n	8003eb8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e032      	b.n	8003f1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0304 	and.w	r3, r3, #4
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d008      	beq.n	8003ed6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ec4:	4b19      	ldr	r3, [pc, #100]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	4916      	ldr	r1, [pc, #88]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0308 	and.w	r3, r3, #8
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d009      	beq.n	8003ef6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ee2:	4b12      	ldr	r3, [pc, #72]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	00db      	lsls	r3, r3, #3
 8003ef0:	490e      	ldr	r1, [pc, #56]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ef6:	f000 f821 	bl	8003f3c <HAL_RCC_GetSysClockFreq>
 8003efa:	4602      	mov	r2, r0
 8003efc:	4b0b      	ldr	r3, [pc, #44]	; (8003f2c <HAL_RCC_ClockConfig+0x1bc>)
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	091b      	lsrs	r3, r3, #4
 8003f02:	f003 030f 	and.w	r3, r3, #15
 8003f06:	490a      	ldr	r1, [pc, #40]	; (8003f30 <HAL_RCC_ClockConfig+0x1c0>)
 8003f08:	5ccb      	ldrb	r3, [r1, r3]
 8003f0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f0e:	4a09      	ldr	r2, [pc, #36]	; (8003f34 <HAL_RCC_ClockConfig+0x1c4>)
 8003f10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003f12:	4b09      	ldr	r3, [pc, #36]	; (8003f38 <HAL_RCC_ClockConfig+0x1c8>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7fc ff88 	bl	8000e2c <HAL_InitTick>

  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3710      	adds	r7, #16
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	40023c00 	.word	0x40023c00
 8003f2c:	40023800 	.word	0x40023800
 8003f30:	08008450 	.word	0x08008450
 8003f34:	20000000 	.word	0x20000000
 8003f38:	20000004 	.word	0x20000004

08003f3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f40:	b094      	sub	sp, #80	; 0x50
 8003f42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003f44:	2300      	movs	r3, #0
 8003f46:	647b      	str	r3, [r7, #68]	; 0x44
 8003f48:	2300      	movs	r3, #0
 8003f4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003f50:	2300      	movs	r3, #0
 8003f52:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f54:	4b79      	ldr	r3, [pc, #484]	; (800413c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f003 030c 	and.w	r3, r3, #12
 8003f5c:	2b08      	cmp	r3, #8
 8003f5e:	d00d      	beq.n	8003f7c <HAL_RCC_GetSysClockFreq+0x40>
 8003f60:	2b08      	cmp	r3, #8
 8003f62:	f200 80e1 	bhi.w	8004128 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d002      	beq.n	8003f70 <HAL_RCC_GetSysClockFreq+0x34>
 8003f6a:	2b04      	cmp	r3, #4
 8003f6c:	d003      	beq.n	8003f76 <HAL_RCC_GetSysClockFreq+0x3a>
 8003f6e:	e0db      	b.n	8004128 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f70:	4b73      	ldr	r3, [pc, #460]	; (8004140 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f72:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003f74:	e0db      	b.n	800412e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f76:	4b73      	ldr	r3, [pc, #460]	; (8004144 <HAL_RCC_GetSysClockFreq+0x208>)
 8003f78:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f7a:	e0d8      	b.n	800412e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f7c:	4b6f      	ldr	r3, [pc, #444]	; (800413c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f84:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f86:	4b6d      	ldr	r3, [pc, #436]	; (800413c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d063      	beq.n	800405a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f92:	4b6a      	ldr	r3, [pc, #424]	; (800413c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	099b      	lsrs	r3, r3, #6
 8003f98:	2200      	movs	r2, #0
 8003f9a:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f9c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fa0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fa4:	633b      	str	r3, [r7, #48]	; 0x30
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	637b      	str	r3, [r7, #52]	; 0x34
 8003faa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003fae:	4622      	mov	r2, r4
 8003fb0:	462b      	mov	r3, r5
 8003fb2:	f04f 0000 	mov.w	r0, #0
 8003fb6:	f04f 0100 	mov.w	r1, #0
 8003fba:	0159      	lsls	r1, r3, #5
 8003fbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fc0:	0150      	lsls	r0, r2, #5
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	4621      	mov	r1, r4
 8003fc8:	1a51      	subs	r1, r2, r1
 8003fca:	6139      	str	r1, [r7, #16]
 8003fcc:	4629      	mov	r1, r5
 8003fce:	eb63 0301 	sbc.w	r3, r3, r1
 8003fd2:	617b      	str	r3, [r7, #20]
 8003fd4:	f04f 0200 	mov.w	r2, #0
 8003fd8:	f04f 0300 	mov.w	r3, #0
 8003fdc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003fe0:	4659      	mov	r1, fp
 8003fe2:	018b      	lsls	r3, r1, #6
 8003fe4:	4651      	mov	r1, sl
 8003fe6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fea:	4651      	mov	r1, sl
 8003fec:	018a      	lsls	r2, r1, #6
 8003fee:	4651      	mov	r1, sl
 8003ff0:	ebb2 0801 	subs.w	r8, r2, r1
 8003ff4:	4659      	mov	r1, fp
 8003ff6:	eb63 0901 	sbc.w	r9, r3, r1
 8003ffa:	f04f 0200 	mov.w	r2, #0
 8003ffe:	f04f 0300 	mov.w	r3, #0
 8004002:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004006:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800400a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800400e:	4690      	mov	r8, r2
 8004010:	4699      	mov	r9, r3
 8004012:	4623      	mov	r3, r4
 8004014:	eb18 0303 	adds.w	r3, r8, r3
 8004018:	60bb      	str	r3, [r7, #8]
 800401a:	462b      	mov	r3, r5
 800401c:	eb49 0303 	adc.w	r3, r9, r3
 8004020:	60fb      	str	r3, [r7, #12]
 8004022:	f04f 0200 	mov.w	r2, #0
 8004026:	f04f 0300 	mov.w	r3, #0
 800402a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800402e:	4629      	mov	r1, r5
 8004030:	024b      	lsls	r3, r1, #9
 8004032:	4621      	mov	r1, r4
 8004034:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004038:	4621      	mov	r1, r4
 800403a:	024a      	lsls	r2, r1, #9
 800403c:	4610      	mov	r0, r2
 800403e:	4619      	mov	r1, r3
 8004040:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004042:	2200      	movs	r2, #0
 8004044:	62bb      	str	r3, [r7, #40]	; 0x28
 8004046:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004048:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800404c:	f7fc f8bc 	bl	80001c8 <__aeabi_uldivmod>
 8004050:	4602      	mov	r2, r0
 8004052:	460b      	mov	r3, r1
 8004054:	4613      	mov	r3, r2
 8004056:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004058:	e058      	b.n	800410c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800405a:	4b38      	ldr	r3, [pc, #224]	; (800413c <HAL_RCC_GetSysClockFreq+0x200>)
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	099b      	lsrs	r3, r3, #6
 8004060:	2200      	movs	r2, #0
 8004062:	4618      	mov	r0, r3
 8004064:	4611      	mov	r1, r2
 8004066:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800406a:	623b      	str	r3, [r7, #32]
 800406c:	2300      	movs	r3, #0
 800406e:	627b      	str	r3, [r7, #36]	; 0x24
 8004070:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004074:	4642      	mov	r2, r8
 8004076:	464b      	mov	r3, r9
 8004078:	f04f 0000 	mov.w	r0, #0
 800407c:	f04f 0100 	mov.w	r1, #0
 8004080:	0159      	lsls	r1, r3, #5
 8004082:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004086:	0150      	lsls	r0, r2, #5
 8004088:	4602      	mov	r2, r0
 800408a:	460b      	mov	r3, r1
 800408c:	4641      	mov	r1, r8
 800408e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004092:	4649      	mov	r1, r9
 8004094:	eb63 0b01 	sbc.w	fp, r3, r1
 8004098:	f04f 0200 	mov.w	r2, #0
 800409c:	f04f 0300 	mov.w	r3, #0
 80040a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80040a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80040ac:	ebb2 040a 	subs.w	r4, r2, sl
 80040b0:	eb63 050b 	sbc.w	r5, r3, fp
 80040b4:	f04f 0200 	mov.w	r2, #0
 80040b8:	f04f 0300 	mov.w	r3, #0
 80040bc:	00eb      	lsls	r3, r5, #3
 80040be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040c2:	00e2      	lsls	r2, r4, #3
 80040c4:	4614      	mov	r4, r2
 80040c6:	461d      	mov	r5, r3
 80040c8:	4643      	mov	r3, r8
 80040ca:	18e3      	adds	r3, r4, r3
 80040cc:	603b      	str	r3, [r7, #0]
 80040ce:	464b      	mov	r3, r9
 80040d0:	eb45 0303 	adc.w	r3, r5, r3
 80040d4:	607b      	str	r3, [r7, #4]
 80040d6:	f04f 0200 	mov.w	r2, #0
 80040da:	f04f 0300 	mov.w	r3, #0
 80040de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040e2:	4629      	mov	r1, r5
 80040e4:	028b      	lsls	r3, r1, #10
 80040e6:	4621      	mov	r1, r4
 80040e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040ec:	4621      	mov	r1, r4
 80040ee:	028a      	lsls	r2, r1, #10
 80040f0:	4610      	mov	r0, r2
 80040f2:	4619      	mov	r1, r3
 80040f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040f6:	2200      	movs	r2, #0
 80040f8:	61bb      	str	r3, [r7, #24]
 80040fa:	61fa      	str	r2, [r7, #28]
 80040fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004100:	f7fc f862 	bl	80001c8 <__aeabi_uldivmod>
 8004104:	4602      	mov	r2, r0
 8004106:	460b      	mov	r3, r1
 8004108:	4613      	mov	r3, r2
 800410a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800410c:	4b0b      	ldr	r3, [pc, #44]	; (800413c <HAL_RCC_GetSysClockFreq+0x200>)
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	0c1b      	lsrs	r3, r3, #16
 8004112:	f003 0303 	and.w	r3, r3, #3
 8004116:	3301      	adds	r3, #1
 8004118:	005b      	lsls	r3, r3, #1
 800411a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800411c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800411e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004120:	fbb2 f3f3 	udiv	r3, r2, r3
 8004124:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004126:	e002      	b.n	800412e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004128:	4b05      	ldr	r3, [pc, #20]	; (8004140 <HAL_RCC_GetSysClockFreq+0x204>)
 800412a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800412c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800412e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004130:	4618      	mov	r0, r3
 8004132:	3750      	adds	r7, #80	; 0x50
 8004134:	46bd      	mov	sp, r7
 8004136:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800413a:	bf00      	nop
 800413c:	40023800 	.word	0x40023800
 8004140:	00f42400 	.word	0x00f42400
 8004144:	007a1200 	.word	0x007a1200

08004148 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004148:	b480      	push	{r7}
 800414a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800414c:	4b03      	ldr	r3, [pc, #12]	; (800415c <HAL_RCC_GetHCLKFreq+0x14>)
 800414e:	681b      	ldr	r3, [r3, #0]
}
 8004150:	4618      	mov	r0, r3
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop
 800415c:	20000000 	.word	0x20000000

08004160 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004164:	f7ff fff0 	bl	8004148 <HAL_RCC_GetHCLKFreq>
 8004168:	4602      	mov	r2, r0
 800416a:	4b05      	ldr	r3, [pc, #20]	; (8004180 <HAL_RCC_GetPCLK1Freq+0x20>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	0a9b      	lsrs	r3, r3, #10
 8004170:	f003 0307 	and.w	r3, r3, #7
 8004174:	4903      	ldr	r1, [pc, #12]	; (8004184 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004176:	5ccb      	ldrb	r3, [r1, r3]
 8004178:	fa22 f303 	lsr.w	r3, r2, r3
}
 800417c:	4618      	mov	r0, r3
 800417e:	bd80      	pop	{r7, pc}
 8004180:	40023800 	.word	0x40023800
 8004184:	08008460 	.word	0x08008460

08004188 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004190:	2300      	movs	r3, #0
 8004192:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004194:	2300      	movs	r3, #0
 8004196:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0301 	and.w	r3, r3, #1
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d105      	bne.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d035      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80041b0:	4b62      	ldr	r3, [pc, #392]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80041b6:	f7fc fe7d 	bl	8000eb4 <HAL_GetTick>
 80041ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80041bc:	e008      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80041be:	f7fc fe79 	bl	8000eb4 <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	d901      	bls.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80041cc:	2303      	movs	r3, #3
 80041ce:	e0b0      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80041d0:	4b5b      	ldr	r3, [pc, #364]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d1f0      	bne.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	019a      	lsls	r2, r3, #6
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	071b      	lsls	r3, r3, #28
 80041e8:	4955      	ldr	r1, [pc, #340]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80041f0:	4b52      	ldr	r3, [pc, #328]	; (800433c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80041f2:	2201      	movs	r2, #1
 80041f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80041f6:	f7fc fe5d 	bl	8000eb4 <HAL_GetTick>
 80041fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80041fc:	e008      	b.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80041fe:	f7fc fe59 	bl	8000eb4 <HAL_GetTick>
 8004202:	4602      	mov	r2, r0
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	2b02      	cmp	r3, #2
 800420a:	d901      	bls.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	e090      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004210:	4b4b      	ldr	r3, [pc, #300]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d0f0      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0302 	and.w	r3, r3, #2
 8004224:	2b00      	cmp	r3, #0
 8004226:	f000 8083 	beq.w	8004330 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800422a:	2300      	movs	r3, #0
 800422c:	60fb      	str	r3, [r7, #12]
 800422e:	4b44      	ldr	r3, [pc, #272]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	4a43      	ldr	r2, [pc, #268]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004234:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004238:	6413      	str	r3, [r2, #64]	; 0x40
 800423a:	4b41      	ldr	r3, [pc, #260]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800423c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004242:	60fb      	str	r3, [r7, #12]
 8004244:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004246:	4b3f      	ldr	r3, [pc, #252]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a3e      	ldr	r2, [pc, #248]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800424c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004250:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004252:	f7fc fe2f 	bl	8000eb4 <HAL_GetTick>
 8004256:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004258:	e008      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800425a:	f7fc fe2b 	bl	8000eb4 <HAL_GetTick>
 800425e:	4602      	mov	r2, r0
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	2b02      	cmp	r3, #2
 8004266:	d901      	bls.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e062      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800426c:	4b35      	ldr	r3, [pc, #212]	; (8004344 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004274:	2b00      	cmp	r3, #0
 8004276:	d0f0      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004278:	4b31      	ldr	r3, [pc, #196]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800427a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800427c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004280:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d02f      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004290:	693a      	ldr	r2, [r7, #16]
 8004292:	429a      	cmp	r2, r3
 8004294:	d028      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004296:	4b2a      	ldr	r3, [pc, #168]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800429a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800429e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042a0:	4b29      	ldr	r3, [pc, #164]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042a2:	2201      	movs	r2, #1
 80042a4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042a6:	4b28      	ldr	r3, [pc, #160]	; (8004348 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80042ac:	4a24      	ldr	r2, [pc, #144]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80042b2:	4b23      	ldr	r3, [pc, #140]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d114      	bne.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80042be:	f7fc fdf9 	bl	8000eb4 <HAL_GetTick>
 80042c2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042c4:	e00a      	b.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042c6:	f7fc fdf5 	bl	8000eb4 <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d901      	bls.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e02a      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042dc:	4b18      	ldr	r3, [pc, #96]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042e0:	f003 0302 	and.w	r3, r3, #2
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d0ee      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80042f4:	d10d      	bne.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80042f6:	4b12      	ldr	r3, [pc, #72]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004306:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800430a:	490d      	ldr	r1, [pc, #52]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800430c:	4313      	orrs	r3, r2
 800430e:	608b      	str	r3, [r1, #8]
 8004310:	e005      	b.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004312:	4b0b      	ldr	r3, [pc, #44]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	4a0a      	ldr	r2, [pc, #40]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004318:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800431c:	6093      	str	r3, [r2, #8]
 800431e:	4b08      	ldr	r3, [pc, #32]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004320:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800432a:	4905      	ldr	r1, [pc, #20]	; (8004340 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800432c:	4313      	orrs	r3, r2
 800432e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3718      	adds	r7, #24
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	42470068 	.word	0x42470068
 8004340:	40023800 	.word	0x40023800
 8004344:	40007000 	.word	0x40007000
 8004348:	42470e40 	.word	0x42470e40

0800434c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800434c:	b480      	push	{r7}
 800434e:	b087      	sub	sp, #28
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004354:	2300      	movs	r3, #0
 8004356:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004358:	2300      	movs	r3, #0
 800435a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800435c:	2300      	movs	r3, #0
 800435e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004360:	2300      	movs	r3, #0
 8004362:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b01      	cmp	r3, #1
 8004368:	d13e      	bne.n	80043e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800436a:	4b23      	ldr	r3, [pc, #140]	; (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004372:	60fb      	str	r3, [r7, #12]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d005      	beq.n	8004386 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2b01      	cmp	r3, #1
 800437e:	d12f      	bne.n	80043e0 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004380:	4b1e      	ldr	r3, [pc, #120]	; (80043fc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004382:	617b      	str	r3, [r7, #20]
          break;
 8004384:	e02f      	b.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004386:	4b1c      	ldr	r3, [pc, #112]	; (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800438e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004392:	d108      	bne.n	80043a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004394:	4b18      	ldr	r3, [pc, #96]	; (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800439c:	4a18      	ldr	r2, [pc, #96]	; (8004400 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800439e:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a2:	613b      	str	r3, [r7, #16]
 80043a4:	e007      	b.n	80043b6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80043a6:	4b14      	ldr	r3, [pc, #80]	; (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043ae:	4a15      	ldr	r2, [pc, #84]	; (8004404 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80043b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b4:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80043b6:	4b10      	ldr	r3, [pc, #64]	; (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80043b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043bc:	099b      	lsrs	r3, r3, #6
 80043be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	fb02 f303 	mul.w	r3, r2, r3
 80043c8:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80043ca:	4b0b      	ldr	r3, [pc, #44]	; (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80043cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043d0:	0f1b      	lsrs	r3, r3, #28
 80043d2:	f003 0307 	and.w	r3, r3, #7
 80043d6:	68ba      	ldr	r2, [r7, #8]
 80043d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043dc:	617b      	str	r3, [r7, #20]
          break;
 80043de:	e002      	b.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80043e0:	2300      	movs	r3, #0
 80043e2:	617b      	str	r3, [r7, #20]
          break;
 80043e4:	bf00      	nop
        }
      }
      break;
 80043e6:	bf00      	nop
    }
  }
  return frequency;
 80043e8:	697b      	ldr	r3, [r7, #20]
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	371c      	adds	r7, #28
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr
 80043f6:	bf00      	nop
 80043f8:	40023800 	.word	0x40023800
 80043fc:	00bb8000 	.word	0x00bb8000
 8004400:	007a1200 	.word	0x007a1200
 8004404:	00f42400 	.word	0x00f42400

08004408 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e07b      	b.n	8004512 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441e:	2b00      	cmp	r3, #0
 8004420:	d108      	bne.n	8004434 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800442a:	d009      	beq.n	8004440 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	61da      	str	r2, [r3, #28]
 8004432:	e005      	b.n	8004440 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800444c:	b2db      	uxtb	r3, r3
 800444e:	2b00      	cmp	r3, #0
 8004450:	d106      	bne.n	8004460 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f7fc fb84 	bl	8000b68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2202      	movs	r2, #2
 8004464:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004476:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004488:	431a      	orrs	r2, r3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004492:	431a      	orrs	r2, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	691b      	ldr	r3, [r3, #16]
 8004498:	f003 0302 	and.w	r3, r3, #2
 800449c:	431a      	orrs	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	f003 0301 	and.w	r3, r3, #1
 80044a6:	431a      	orrs	r2, r3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044b0:	431a      	orrs	r2, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	69db      	ldr	r3, [r3, #28]
 80044b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80044ba:	431a      	orrs	r2, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a1b      	ldr	r3, [r3, #32]
 80044c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044c4:	ea42 0103 	orr.w	r1, r2, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044cc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	430a      	orrs	r2, r1
 80044d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	0c1b      	lsrs	r3, r3, #16
 80044de:	f003 0104 	and.w	r1, r3, #4
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e6:	f003 0210 	and.w	r2, r3, #16
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	430a      	orrs	r2, r1
 80044f0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	69da      	ldr	r2, [r3, #28]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004500:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004510:	2300      	movs	r3, #0
}
 8004512:	4618      	mov	r0, r3
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800451a:	b084      	sub	sp, #16
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	f107 001c 	add.w	r0, r7, #28
 8004528:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800452c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800452e:	2b01      	cmp	r3, #1
 8004530:	d122      	bne.n	8004578 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004536:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004546:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800455a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800455c:	2b01      	cmp	r3, #1
 800455e:	d105      	bne.n	800456c <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f000 f9bf 	bl	80048f0 <USB_CoreReset>
 8004572:	4603      	mov	r3, r0
 8004574:	73fb      	strb	r3, [r7, #15]
 8004576:	e01a      	b.n	80045ae <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f000 f9b3 	bl	80048f0 <USB_CoreReset>
 800458a:	4603      	mov	r3, r0
 800458c:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800458e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004590:	2b00      	cmp	r3, #0
 8004592:	d106      	bne.n	80045a2 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004598:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	639a      	str	r2, [r3, #56]	; 0x38
 80045a0:	e005      	b.n	80045ae <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045a6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80045ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d10b      	bne.n	80045cc <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	f043 0206 	orr.w	r2, r3, #6
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f043 0220 	orr.w	r2, r3, #32
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80045cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80045d8:	b004      	add	sp, #16
 80045da:	4770      	bx	lr

080045dc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f043 0201 	orr.w	r2, r3, #1
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	370c      	adds	r7, #12
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr

080045fe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80045fe:	b480      	push	{r7}
 8004600:	b083      	sub	sp, #12
 8004602:	af00      	add	r7, sp, #0
 8004604:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f023 0201 	bic.w	r2, r3, #1
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	460b      	mov	r3, r1
 800462a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800462c:	2300      	movs	r3, #0
 800462e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800463c:	78fb      	ldrb	r3, [r7, #3]
 800463e:	2b01      	cmp	r3, #1
 8004640:	d115      	bne.n	800466e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800464e:	2001      	movs	r0, #1
 8004650:	f7fc fc3c 	bl	8000ecc <HAL_Delay>
      ms++;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	3301      	adds	r3, #1
 8004658:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 f939 	bl	80048d2 <USB_GetMode>
 8004660:	4603      	mov	r3, r0
 8004662:	2b01      	cmp	r3, #1
 8004664:	d01e      	beq.n	80046a4 <USB_SetCurrentMode+0x84>
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2b31      	cmp	r3, #49	; 0x31
 800466a:	d9f0      	bls.n	800464e <USB_SetCurrentMode+0x2e>
 800466c:	e01a      	b.n	80046a4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800466e:	78fb      	ldrb	r3, [r7, #3]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d115      	bne.n	80046a0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004680:	2001      	movs	r0, #1
 8004682:	f7fc fc23 	bl	8000ecc <HAL_Delay>
      ms++;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	3301      	adds	r3, #1
 800468a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 f920 	bl	80048d2 <USB_GetMode>
 8004692:	4603      	mov	r3, r0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d005      	beq.n	80046a4 <USB_SetCurrentMode+0x84>
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2b31      	cmp	r3, #49	; 0x31
 800469c:	d9f0      	bls.n	8004680 <USB_SetCurrentMode+0x60>
 800469e:	e001      	b.n	80046a4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e005      	b.n	80046b0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2b32      	cmp	r3, #50	; 0x32
 80046a8:	d101      	bne.n	80046ae <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e000      	b.n	80046b0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3710      	adds	r7, #16
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80046c2:	2300      	movs	r3, #0
 80046c4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	3301      	adds	r3, #1
 80046ca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	4a13      	ldr	r2, [pc, #76]	; (800471c <USB_FlushTxFifo+0x64>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d901      	bls.n	80046d8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e01b      	b.n	8004710 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	daf2      	bge.n	80046c6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80046e0:	2300      	movs	r3, #0
 80046e2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	019b      	lsls	r3, r3, #6
 80046e8:	f043 0220 	orr.w	r2, r3, #32
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	3301      	adds	r3, #1
 80046f4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	4a08      	ldr	r2, [pc, #32]	; (800471c <USB_FlushTxFifo+0x64>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d901      	bls.n	8004702 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	e006      	b.n	8004710 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	f003 0320 	and.w	r3, r3, #32
 800470a:	2b20      	cmp	r3, #32
 800470c:	d0f0      	beq.n	80046f0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800470e:	2300      	movs	r3, #0
}
 8004710:	4618      	mov	r0, r3
 8004712:	3714      	adds	r7, #20
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr
 800471c:	00030d40 	.word	0x00030d40

08004720 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004720:	b480      	push	{r7}
 8004722:	b085      	sub	sp, #20
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004728:	2300      	movs	r3, #0
 800472a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	3301      	adds	r3, #1
 8004730:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	4a11      	ldr	r2, [pc, #68]	; (800477c <USB_FlushRxFifo+0x5c>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d901      	bls.n	800473e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e018      	b.n	8004770 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	2b00      	cmp	r3, #0
 8004744:	daf2      	bge.n	800472c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004746:	2300      	movs	r3, #0
 8004748:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2210      	movs	r2, #16
 800474e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	3301      	adds	r3, #1
 8004754:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	4a08      	ldr	r2, [pc, #32]	; (800477c <USB_FlushRxFifo+0x5c>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d901      	bls.n	8004762 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e006      	b.n	8004770 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	f003 0310 	and.w	r3, r3, #16
 800476a:	2b10      	cmp	r3, #16
 800476c:	d0f0      	beq.n	8004750 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800476e:	2300      	movs	r3, #0
}
 8004770:	4618      	mov	r0, r3
 8004772:	3714      	adds	r7, #20
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr
 800477c:	00030d40 	.word	0x00030d40

08004780 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004780:	b480      	push	{r7}
 8004782:	b089      	sub	sp, #36	; 0x24
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	4611      	mov	r1, r2
 800478c:	461a      	mov	r2, r3
 800478e:	460b      	mov	r3, r1
 8004790:	71fb      	strb	r3, [r7, #7]
 8004792:	4613      	mov	r3, r2
 8004794:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800479e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d123      	bne.n	80047ee <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80047a6:	88bb      	ldrh	r3, [r7, #4]
 80047a8:	3303      	adds	r3, #3
 80047aa:	089b      	lsrs	r3, r3, #2
 80047ac:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80047ae:	2300      	movs	r3, #0
 80047b0:	61bb      	str	r3, [r7, #24]
 80047b2:	e018      	b.n	80047e6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80047b4:	79fb      	ldrb	r3, [r7, #7]
 80047b6:	031a      	lsls	r2, r3, #12
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	4413      	add	r3, r2
 80047bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047c0:	461a      	mov	r2, r3
 80047c2:	69fb      	ldr	r3, [r7, #28]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	3301      	adds	r3, #1
 80047cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	3301      	adds	r3, #1
 80047d2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	3301      	adds	r3, #1
 80047d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	3301      	adds	r3, #1
 80047de:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	3301      	adds	r3, #1
 80047e4:	61bb      	str	r3, [r7, #24]
 80047e6:	69ba      	ldr	r2, [r7, #24]
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d3e2      	bcc.n	80047b4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3724      	adds	r7, #36	; 0x24
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b08b      	sub	sp, #44	; 0x2c
 8004800:	af00      	add	r7, sp, #0
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	60b9      	str	r1, [r7, #8]
 8004806:	4613      	mov	r3, r2
 8004808:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004812:	88fb      	ldrh	r3, [r7, #6]
 8004814:	089b      	lsrs	r3, r3, #2
 8004816:	b29b      	uxth	r3, r3
 8004818:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800481a:	88fb      	ldrh	r3, [r7, #6]
 800481c:	f003 0303 	and.w	r3, r3, #3
 8004820:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004822:	2300      	movs	r3, #0
 8004824:	623b      	str	r3, [r7, #32]
 8004826:	e014      	b.n	8004852 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004832:	601a      	str	r2, [r3, #0]
    pDest++;
 8004834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004836:	3301      	adds	r3, #1
 8004838:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800483a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483c:	3301      	adds	r3, #1
 800483e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004842:	3301      	adds	r3, #1
 8004844:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004848:	3301      	adds	r3, #1
 800484a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800484c:	6a3b      	ldr	r3, [r7, #32]
 800484e:	3301      	adds	r3, #1
 8004850:	623b      	str	r3, [r7, #32]
 8004852:	6a3a      	ldr	r2, [r7, #32]
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	429a      	cmp	r2, r3
 8004858:	d3e6      	bcc.n	8004828 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800485a:	8bfb      	ldrh	r3, [r7, #30]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d01e      	beq.n	800489e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004860:	2300      	movs	r3, #0
 8004862:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004864:	69bb      	ldr	r3, [r7, #24]
 8004866:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800486a:	461a      	mov	r2, r3
 800486c:	f107 0310 	add.w	r3, r7, #16
 8004870:	6812      	ldr	r2, [r2, #0]
 8004872:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004874:	693a      	ldr	r2, [r7, #16]
 8004876:	6a3b      	ldr	r3, [r7, #32]
 8004878:	b2db      	uxtb	r3, r3
 800487a:	00db      	lsls	r3, r3, #3
 800487c:	fa22 f303 	lsr.w	r3, r2, r3
 8004880:	b2da      	uxtb	r2, r3
 8004882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004884:	701a      	strb	r2, [r3, #0]
      i++;
 8004886:	6a3b      	ldr	r3, [r7, #32]
 8004888:	3301      	adds	r3, #1
 800488a:	623b      	str	r3, [r7, #32]
      pDest++;
 800488c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488e:	3301      	adds	r3, #1
 8004890:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8004892:	8bfb      	ldrh	r3, [r7, #30]
 8004894:	3b01      	subs	r3, #1
 8004896:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004898:	8bfb      	ldrh	r3, [r7, #30]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d1ea      	bne.n	8004874 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800489e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	372c      	adds	r7, #44	; 0x2c
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr

080048ac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b085      	sub	sp, #20
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	695b      	ldr	r3, [r3, #20]
 80048b8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	699b      	ldr	r3, [r3, #24]
 80048be:	68fa      	ldr	r2, [r7, #12]
 80048c0:	4013      	ands	r3, r2
 80048c2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80048c4:	68fb      	ldr	r3, [r7, #12]
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3714      	adds	r7, #20
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr

080048d2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80048d2:	b480      	push	{r7}
 80048d4:	b083      	sub	sp, #12
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	f003 0301 	and.w	r3, r3, #1
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	370c      	adds	r7, #12
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr
	...

080048f0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b085      	sub	sp, #20
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80048f8:	2300      	movs	r3, #0
 80048fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	3301      	adds	r3, #1
 8004900:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	4a13      	ldr	r2, [pc, #76]	; (8004954 <USB_CoreReset+0x64>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d901      	bls.n	800490e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e01b      	b.n	8004946 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	691b      	ldr	r3, [r3, #16]
 8004912:	2b00      	cmp	r3, #0
 8004914:	daf2      	bge.n	80048fc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004916:	2300      	movs	r3, #0
 8004918:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	f043 0201 	orr.w	r2, r3, #1
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	3301      	adds	r3, #1
 800492a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	4a09      	ldr	r2, [pc, #36]	; (8004954 <USB_CoreReset+0x64>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d901      	bls.n	8004938 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e006      	b.n	8004946 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	691b      	ldr	r3, [r3, #16]
 800493c:	f003 0301 	and.w	r3, r3, #1
 8004940:	2b01      	cmp	r3, #1
 8004942:	d0f0      	beq.n	8004926 <USB_CoreReset+0x36>

  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3714      	adds	r7, #20
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	00030d40 	.word	0x00030d40

08004958 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004958:	b084      	sub	sp, #16
 800495a:	b580      	push	{r7, lr}
 800495c:	b086      	sub	sp, #24
 800495e:	af00      	add	r7, sp, #0
 8004960:	6078      	str	r0, [r7, #4]
 8004962:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004966:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800496a:	2300      	movs	r3, #0
 800496c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004978:	461a      	mov	r2, r3
 800497a:	2300      	movs	r3, #0
 800497c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004982:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800498e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800499a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d018      	beq.n	80049e0 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80049ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d10a      	bne.n	80049ca <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80049c2:	f043 0304 	orr.w	r3, r3, #4
 80049c6:	6013      	str	r3, [r2, #0]
 80049c8:	e014      	b.n	80049f4 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80049d8:	f023 0304 	bic.w	r3, r3, #4
 80049dc:	6013      	str	r3, [r2, #0]
 80049de:	e009      	b.n	80049f4 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80049ee:	f023 0304 	bic.w	r3, r3, #4
 80049f2:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80049f4:	2110      	movs	r1, #16
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f7ff fe5e 	bl	80046b8 <USB_FlushTxFifo>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f7ff fe8a 	bl	8004720 <USB_FlushRxFifo>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d001      	beq.n	8004a16 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004a16:	2300      	movs	r3, #0
 8004a18:	613b      	str	r3, [r7, #16]
 8004a1a:	e015      	b.n	8004a48 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	015a      	lsls	r2, r3, #5
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	4413      	add	r3, r2
 8004a24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a28:	461a      	mov	r2, r3
 8004a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a2e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	015a      	lsls	r2, r3, #5
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	4413      	add	r3, r2
 8004a38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	2300      	movs	r3, #0
 8004a40:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	3301      	adds	r3, #1
 8004a46:	613b      	str	r3, [r7, #16]
 8004a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a4a:	693a      	ldr	r2, [r7, #16]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d3e5      	bcc.n	8004a1c <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f04f 32ff 	mov.w	r2, #4294967295
 8004a5c:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00b      	beq.n	8004a82 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a70:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a13      	ldr	r2, [pc, #76]	; (8004ac4 <USB_HostInit+0x16c>)
 8004a76:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a13      	ldr	r2, [pc, #76]	; (8004ac8 <USB_HostInit+0x170>)
 8004a7c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004a80:	e009      	b.n	8004a96 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2280      	movs	r2, #128	; 0x80
 8004a86:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a10      	ldr	r2, [pc, #64]	; (8004acc <USB_HostInit+0x174>)
 8004a8c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a0f      	ldr	r2, [pc, #60]	; (8004ad0 <USB_HostInit+0x178>)
 8004a92:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d105      	bne.n	8004aa8 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	f043 0210 	orr.w	r2, r3, #16
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	699a      	ldr	r2, [r3, #24]
 8004aac:	4b09      	ldr	r3, [pc, #36]	; (8004ad4 <USB_HostInit+0x17c>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8004ab4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3718      	adds	r7, #24
 8004aba:	46bd      	mov	sp, r7
 8004abc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ac0:	b004      	add	sp, #16
 8004ac2:	4770      	bx	lr
 8004ac4:	01000200 	.word	0x01000200
 8004ac8:	00e00300 	.word	0x00e00300
 8004acc:	00600080 	.word	0x00600080
 8004ad0:	004000e0 	.word	0x004000e0
 8004ad4:	a3200008 	.word	0xa3200008

08004ad8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004af6:	f023 0303 	bic.w	r3, r3, #3
 8004afa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	78fb      	ldrb	r3, [r7, #3]
 8004b06:	f003 0303 	and.w	r3, r3, #3
 8004b0a:	68f9      	ldr	r1, [r7, #12]
 8004b0c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004b10:	4313      	orrs	r3, r2
 8004b12:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004b14:	78fb      	ldrb	r3, [r7, #3]
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d107      	bne.n	8004b2a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b20:	461a      	mov	r2, r3
 8004b22:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004b26:	6053      	str	r3, [r2, #4]
 8004b28:	e009      	b.n	8004b3e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8004b2a:	78fb      	ldrb	r3, [r7, #3]
 8004b2c:	2b02      	cmp	r3, #2
 8004b2e:	d106      	bne.n	8004b3e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b36:	461a      	mov	r2, r3
 8004b38:	f241 7370 	movw	r3, #6000	; 0x1770
 8004b3c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004b3e:	2300      	movs	r3, #0
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3714      	adds	r7, #20
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004b6c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	68fa      	ldr	r2, [r7, #12]
 8004b72:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004b76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b7a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004b7c:	2064      	movs	r0, #100	; 0x64
 8004b7e:	f7fc f9a5 	bl	8000ecc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	68fa      	ldr	r2, [r7, #12]
 8004b86:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004b8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b8e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004b90:	200a      	movs	r0, #10
 8004b92:	f7fc f99b 	bl	8000ecc <HAL_Delay>

  return HAL_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3710      	adds	r7, #16
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	460b      	mov	r3, r1
 8004baa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004bc4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d109      	bne.n	8004be4 <USB_DriveVbus+0x44>
 8004bd0:	78fb      	ldrb	r3, [r7, #3]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d106      	bne.n	8004be4 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	68fa      	ldr	r2, [r7, #12]
 8004bda:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004bde:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004be2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bee:	d109      	bne.n	8004c04 <USB_DriveVbus+0x64>
 8004bf0:	78fb      	ldrb	r3, [r7, #3]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d106      	bne.n	8004c04 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	68fa      	ldr	r2, [r7, #12]
 8004bfa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004bfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c02:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3714      	adds	r7, #20
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr

08004c12 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004c12:	b480      	push	{r7}
 8004c14:	b085      	sub	sp, #20
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	0c5b      	lsrs	r3, r3, #17
 8004c30:	f003 0303 	and.w	r3, r3, #3
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3714      	adds	r7, #20
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr

08004c40 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b085      	sub	sp, #20
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	b29b      	uxth	r3, r3
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3714      	adds	r7, #20
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr
	...

08004c64 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b088      	sub	sp, #32
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	4608      	mov	r0, r1
 8004c6e:	4611      	mov	r1, r2
 8004c70:	461a      	mov	r2, r3
 8004c72:	4603      	mov	r3, r0
 8004c74:	70fb      	strb	r3, [r7, #3]
 8004c76:	460b      	mov	r3, r1
 8004c78:	70bb      	strb	r3, [r7, #2]
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004c86:	78fb      	ldrb	r3, [r7, #3]
 8004c88:	015a      	lsls	r2, r3, #5
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	4413      	add	r3, r2
 8004c8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c92:	461a      	mov	r2, r3
 8004c94:	f04f 33ff 	mov.w	r3, #4294967295
 8004c98:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004c9a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004c9e:	2b03      	cmp	r3, #3
 8004ca0:	d87e      	bhi.n	8004da0 <USB_HC_Init+0x13c>
 8004ca2:	a201      	add	r2, pc, #4	; (adr r2, 8004ca8 <USB_HC_Init+0x44>)
 8004ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ca8:	08004cb9 	.word	0x08004cb9
 8004cac:	08004d63 	.word	0x08004d63
 8004cb0:	08004cb9 	.word	0x08004cb9
 8004cb4:	08004d25 	.word	0x08004d25
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004cb8:	78fb      	ldrb	r3, [r7, #3]
 8004cba:	015a      	lsls	r2, r3, #5
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	4413      	add	r3, r2
 8004cc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	f240 439d 	movw	r3, #1181	; 0x49d
 8004cca:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004ccc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	da10      	bge.n	8004cf6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004cd4:	78fb      	ldrb	r3, [r7, #3]
 8004cd6:	015a      	lsls	r2, r3, #5
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	4413      	add	r3, r2
 8004cdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ce0:	68db      	ldr	r3, [r3, #12]
 8004ce2:	78fa      	ldrb	r2, [r7, #3]
 8004ce4:	0151      	lsls	r1, r2, #5
 8004ce6:	693a      	ldr	r2, [r7, #16]
 8004ce8:	440a      	add	r2, r1
 8004cea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004cee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cf2:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8004cf4:	e057      	b.n	8004da6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d051      	beq.n	8004da6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8004d02:	78fb      	ldrb	r3, [r7, #3]
 8004d04:	015a      	lsls	r2, r3, #5
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	4413      	add	r3, r2
 8004d0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	78fa      	ldrb	r2, [r7, #3]
 8004d12:	0151      	lsls	r1, r2, #5
 8004d14:	693a      	ldr	r2, [r7, #16]
 8004d16:	440a      	add	r2, r1
 8004d18:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d1c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004d20:	60d3      	str	r3, [r2, #12]
      break;
 8004d22:	e040      	b.n	8004da6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004d24:	78fb      	ldrb	r3, [r7, #3]
 8004d26:	015a      	lsls	r2, r3, #5
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	4413      	add	r3, r2
 8004d2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d30:	461a      	mov	r2, r3
 8004d32:	f240 639d 	movw	r3, #1693	; 0x69d
 8004d36:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004d38:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	da34      	bge.n	8004daa <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004d40:	78fb      	ldrb	r3, [r7, #3]
 8004d42:	015a      	lsls	r2, r3, #5
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	4413      	add	r3, r2
 8004d48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	78fa      	ldrb	r2, [r7, #3]
 8004d50:	0151      	lsls	r1, r2, #5
 8004d52:	693a      	ldr	r2, [r7, #16]
 8004d54:	440a      	add	r2, r1
 8004d56:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d5e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004d60:	e023      	b.n	8004daa <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004d62:	78fb      	ldrb	r3, [r7, #3]
 8004d64:	015a      	lsls	r2, r3, #5
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	4413      	add	r3, r2
 8004d6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d6e:	461a      	mov	r2, r3
 8004d70:	f240 2325 	movw	r3, #549	; 0x225
 8004d74:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004d76:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	da17      	bge.n	8004dae <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004d7e:	78fb      	ldrb	r3, [r7, #3]
 8004d80:	015a      	lsls	r2, r3, #5
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	4413      	add	r3, r2
 8004d86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	78fa      	ldrb	r2, [r7, #3]
 8004d8e:	0151      	lsls	r1, r2, #5
 8004d90:	693a      	ldr	r2, [r7, #16]
 8004d92:	440a      	add	r2, r1
 8004d94:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d98:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8004d9c:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004d9e:	e006      	b.n	8004dae <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	77fb      	strb	r3, [r7, #31]
      break;
 8004da4:	e004      	b.n	8004db0 <USB_HC_Init+0x14c>
      break;
 8004da6:	bf00      	nop
 8004da8:	e002      	b.n	8004db0 <USB_HC_Init+0x14c>
      break;
 8004daa:	bf00      	nop
 8004dac:	e000      	b.n	8004db0 <USB_HC_Init+0x14c>
      break;
 8004dae:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8004db0:	78fb      	ldrb	r3, [r7, #3]
 8004db2:	015a      	lsls	r2, r3, #5
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	4413      	add	r3, r2
 8004db8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	78fa      	ldrb	r2, [r7, #3]
 8004dc0:	0151      	lsls	r1, r2, #5
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	440a      	add	r2, r1
 8004dc6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004dca:	f043 0302 	orr.w	r3, r3, #2
 8004dce:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004dd6:	699a      	ldr	r2, [r3, #24]
 8004dd8:	78fb      	ldrb	r3, [r7, #3]
 8004dda:	f003 030f 	and.w	r3, r3, #15
 8004dde:	2101      	movs	r1, #1
 8004de0:	fa01 f303 	lsl.w	r3, r1, r3
 8004de4:	6939      	ldr	r1, [r7, #16]
 8004de6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004dea:	4313      	orrs	r3, r2
 8004dec:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004dfa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	da03      	bge.n	8004e0a <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8004e02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e06:	61bb      	str	r3, [r7, #24]
 8004e08:	e001      	b.n	8004e0e <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f7ff feff 	bl	8004c12 <USB_GetHostSpeed>
 8004e14:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8004e16:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	d106      	bne.n	8004e2c <USB_HC_Init+0x1c8>
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d003      	beq.n	8004e2c <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8004e24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e28:	617b      	str	r3, [r7, #20]
 8004e2a:	e001      	b.n	8004e30 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e30:	787b      	ldrb	r3, [r7, #1]
 8004e32:	059b      	lsls	r3, r3, #22
 8004e34:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004e38:	78bb      	ldrb	r3, [r7, #2]
 8004e3a:	02db      	lsls	r3, r3, #11
 8004e3c:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e40:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004e42:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004e46:	049b      	lsls	r3, r3, #18
 8004e48:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004e4c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004e4e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004e50:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004e54:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e5a:	78fb      	ldrb	r3, [r7, #3]
 8004e5c:	0159      	lsls	r1, r3, #5
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	440b      	add	r3, r1
 8004e62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e66:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e6c:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8004e6e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004e72:	2b03      	cmp	r3, #3
 8004e74:	d003      	beq.n	8004e7e <USB_HC_Init+0x21a>
 8004e76:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d10f      	bne.n	8004e9e <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004e7e:	78fb      	ldrb	r3, [r7, #3]
 8004e80:	015a      	lsls	r2, r3, #5
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	4413      	add	r3, r2
 8004e86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	78fa      	ldrb	r2, [r7, #3]
 8004e8e:	0151      	lsls	r1, r2, #5
 8004e90:	693a      	ldr	r2, [r7, #16]
 8004e92:	440a      	add	r2, r1
 8004e94:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e98:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004e9c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004e9e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3720      	adds	r7, #32
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}

08004ea8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b08c      	sub	sp, #48	; 0x30
 8004eac:	af02      	add	r7, sp, #8
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	4613      	mov	r3, r2
 8004eb4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	785b      	ldrb	r3, [r3, #1]
 8004ebe:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8004ec0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ec4:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d02d      	beq.n	8004f2e <USB_HC_StartXfer+0x86>
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	791b      	ldrb	r3, [r3, #4]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d129      	bne.n	8004f2e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8004eda:	79fb      	ldrb	r3, [r7, #7]
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d117      	bne.n	8004f10 <USB_HC_StartXfer+0x68>
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	79db      	ldrb	r3, [r3, #7]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d003      	beq.n	8004ef0 <USB_HC_StartXfer+0x48>
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	79db      	ldrb	r3, [r3, #7]
 8004eec:	2b02      	cmp	r3, #2
 8004eee:	d10f      	bne.n	8004f10 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	015a      	lsls	r2, r3, #5
 8004ef4:	6a3b      	ldr	r3, [r7, #32]
 8004ef6:	4413      	add	r3, r2
 8004ef8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	69fa      	ldr	r2, [r7, #28]
 8004f00:	0151      	lsls	r1, r2, #5
 8004f02:	6a3a      	ldr	r2, [r7, #32]
 8004f04:	440a      	add	r2, r1
 8004f06:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f0e:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8004f10:	79fb      	ldrb	r3, [r7, #7]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d10b      	bne.n	8004f2e <USB_HC_StartXfer+0x86>
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	795b      	ldrb	r3, [r3, #5]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d107      	bne.n	8004f2e <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	785b      	ldrb	r3, [r3, #1]
 8004f22:	4619      	mov	r1, r3
 8004f24:	68f8      	ldr	r0, [r7, #12]
 8004f26:	f000 fa0f 	bl	8005348 <USB_DoPing>
      return HAL_OK;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	e0f8      	b.n	8005120 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d018      	beq.n	8004f68 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	68ba      	ldr	r2, [r7, #8]
 8004f3c:	8912      	ldrh	r2, [r2, #8]
 8004f3e:	4413      	add	r3, r2
 8004f40:	3b01      	subs	r3, #1
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	8912      	ldrh	r2, [r2, #8]
 8004f46:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f4a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8004f4c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004f4e:	8b7b      	ldrh	r3, [r7, #26]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d90b      	bls.n	8004f6c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8004f54:	8b7b      	ldrh	r3, [r7, #26]
 8004f56:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004f58:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f5a:	68ba      	ldr	r2, [r7, #8]
 8004f5c:	8912      	ldrh	r2, [r2, #8]
 8004f5e:	fb03 f202 	mul.w	r2, r3, r2
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	611a      	str	r2, [r3, #16]
 8004f66:	e001      	b.n	8004f6c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	78db      	ldrb	r3, [r3, #3]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d007      	beq.n	8004f84 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004f74:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f76:	68ba      	ldr	r2, [r7, #8]
 8004f78:	8912      	ldrh	r2, [r2, #8]
 8004f7a:	fb03 f202 	mul.w	r2, r3, r2
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	611a      	str	r2, [r3, #16]
 8004f82:	e003      	b.n	8004f8c <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	695a      	ldr	r2, [r3, #20]
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004f94:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f96:	04d9      	lsls	r1, r3, #19
 8004f98:	4b63      	ldr	r3, [pc, #396]	; (8005128 <USB_HC_StartXfer+0x280>)
 8004f9a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004f9c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	7a9b      	ldrb	r3, [r3, #10]
 8004fa2:	075b      	lsls	r3, r3, #29
 8004fa4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004fa8:	69f9      	ldr	r1, [r7, #28]
 8004faa:	0148      	lsls	r0, r1, #5
 8004fac:	6a39      	ldr	r1, [r7, #32]
 8004fae:	4401      	add	r1, r0
 8004fb0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004fb4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004fb6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8004fb8:	79fb      	ldrb	r3, [r7, #7]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d009      	beq.n	8004fd2 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	68d9      	ldr	r1, [r3, #12]
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	015a      	lsls	r2, r3, #5
 8004fc6:	6a3b      	ldr	r3, [r7, #32]
 8004fc8:	4413      	add	r3, r2
 8004fca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fce:	460a      	mov	r2, r1
 8004fd0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8004fd2:	6a3b      	ldr	r3, [r7, #32]
 8004fd4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f003 0301 	and.w	r3, r3, #1
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	bf0c      	ite	eq
 8004fe2:	2301      	moveq	r3, #1
 8004fe4:	2300      	movne	r3, #0
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	015a      	lsls	r2, r3, #5
 8004fee:	6a3b      	ldr	r3, [r7, #32]
 8004ff0:	4413      	add	r3, r2
 8004ff2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	69fa      	ldr	r2, [r7, #28]
 8004ffa:	0151      	lsls	r1, r2, #5
 8004ffc:	6a3a      	ldr	r2, [r7, #32]
 8004ffe:	440a      	add	r2, r1
 8005000:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005004:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005008:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	015a      	lsls	r2, r3, #5
 800500e:	6a3b      	ldr	r3, [r7, #32]
 8005010:	4413      	add	r3, r2
 8005012:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	7e7b      	ldrb	r3, [r7, #25]
 800501a:	075b      	lsls	r3, r3, #29
 800501c:	69f9      	ldr	r1, [r7, #28]
 800501e:	0148      	lsls	r0, r1, #5
 8005020:	6a39      	ldr	r1, [r7, #32]
 8005022:	4401      	add	r1, r0
 8005024:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005028:	4313      	orrs	r3, r2
 800502a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	015a      	lsls	r2, r3, #5
 8005030:	6a3b      	ldr	r3, [r7, #32]
 8005032:	4413      	add	r3, r2
 8005034:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005042:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	78db      	ldrb	r3, [r3, #3]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d004      	beq.n	8005056 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005052:	613b      	str	r3, [r7, #16]
 8005054:	e003      	b.n	800505e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800505c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005064:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	015a      	lsls	r2, r3, #5
 800506a:	6a3b      	ldr	r3, [r7, #32]
 800506c:	4413      	add	r3, r2
 800506e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005072:	461a      	mov	r2, r3
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005078:	79fb      	ldrb	r3, [r7, #7]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d001      	beq.n	8005082 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800507e:	2300      	movs	r3, #0
 8005080:	e04e      	b.n	8005120 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	78db      	ldrb	r3, [r3, #3]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d149      	bne.n	800511e <USB_HC_StartXfer+0x276>
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d045      	beq.n	800511e <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	79db      	ldrb	r3, [r3, #7]
 8005096:	2b03      	cmp	r3, #3
 8005098:	d830      	bhi.n	80050fc <USB_HC_StartXfer+0x254>
 800509a:	a201      	add	r2, pc, #4	; (adr r2, 80050a0 <USB_HC_StartXfer+0x1f8>)
 800509c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050a0:	080050b1 	.word	0x080050b1
 80050a4:	080050d5 	.word	0x080050d5
 80050a8:	080050b1 	.word	0x080050b1
 80050ac:	080050d5 	.word	0x080050d5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	3303      	adds	r3, #3
 80050b6:	089b      	lsrs	r3, r3, #2
 80050b8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80050ba:	8afa      	ldrh	r2, [r7, #22]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d91c      	bls.n	8005100 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	f043 0220 	orr.w	r2, r3, #32
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	619a      	str	r2, [r3, #24]
        }
        break;
 80050d2:	e015      	b.n	8005100 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	695b      	ldr	r3, [r3, #20]
 80050d8:	3303      	adds	r3, #3
 80050da:	089b      	lsrs	r3, r3, #2
 80050dc:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80050de:	8afa      	ldrh	r2, [r7, #22]
 80050e0:	6a3b      	ldr	r3, [r7, #32]
 80050e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050e6:	691b      	ldr	r3, [r3, #16]
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d90a      	bls.n	8005104 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	619a      	str	r2, [r3, #24]
        }
        break;
 80050fa:	e003      	b.n	8005104 <USB_HC_StartXfer+0x25c>

      default:
        break;
 80050fc:	bf00      	nop
 80050fe:	e002      	b.n	8005106 <USB_HC_StartXfer+0x25e>
        break;
 8005100:	bf00      	nop
 8005102:	e000      	b.n	8005106 <USB_HC_StartXfer+0x25e>
        break;
 8005104:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	68d9      	ldr	r1, [r3, #12]
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	785a      	ldrb	r2, [r3, #1]
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	b29b      	uxth	r3, r3
 8005114:	2000      	movs	r0, #0
 8005116:	9000      	str	r0, [sp, #0]
 8005118:	68f8      	ldr	r0, [r7, #12]
 800511a:	f7ff fb31 	bl	8004780 <USB_WritePacket>
  }

  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	3728      	adds	r7, #40	; 0x28
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}
 8005128:	1ff80000 	.word	0x1ff80000

0800512c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800512c:	b480      	push	{r7}
 800512e:	b085      	sub	sp, #20
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	b29b      	uxth	r3, r3
}
 8005142:	4618      	mov	r0, r3
 8005144:	3714      	adds	r7, #20
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr

0800514e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800514e:	b480      	push	{r7}
 8005150:	b089      	sub	sp, #36	; 0x24
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
 8005156:	460b      	mov	r3, r1
 8005158:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800515e:	78fb      	ldrb	r3, [r7, #3]
 8005160:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005162:	2300      	movs	r3, #0
 8005164:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	015a      	lsls	r2, r3, #5
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	4413      	add	r3, r2
 800516e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	0c9b      	lsrs	r3, r3, #18
 8005176:	f003 0303 	and.w	r3, r3, #3
 800517a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800517c:	69bb      	ldr	r3, [r7, #24]
 800517e:	015a      	lsls	r2, r3, #5
 8005180:	69fb      	ldr	r3, [r7, #28]
 8005182:	4413      	add	r3, r2
 8005184:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	0fdb      	lsrs	r3, r3, #31
 800518c:	f003 0301 	and.w	r3, r3, #1
 8005190:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f003 0320 	and.w	r3, r3, #32
 800519a:	2b20      	cmp	r3, #32
 800519c:	d104      	bne.n	80051a8 <USB_HC_Halt+0x5a>
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d101      	bne.n	80051a8 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80051a4:	2300      	movs	r3, #0
 80051a6:	e0c8      	b.n	800533a <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d002      	beq.n	80051b4 <USB_HC_Halt+0x66>
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	2b02      	cmp	r3, #2
 80051b2:	d163      	bne.n	800527c <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	015a      	lsls	r2, r3, #5
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	4413      	add	r3, r2
 80051bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	69ba      	ldr	r2, [r7, #24]
 80051c4:	0151      	lsls	r1, r2, #5
 80051c6:	69fa      	ldr	r2, [r7, #28]
 80051c8:	440a      	add	r2, r1
 80051ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051ce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80051d2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f003 0320 	and.w	r3, r3, #32
 80051dc:	2b00      	cmp	r3, #0
 80051de:	f040 80ab 	bne.w	8005338 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d133      	bne.n	8005256 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80051ee:	69bb      	ldr	r3, [r7, #24]
 80051f0:	015a      	lsls	r2, r3, #5
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	4413      	add	r3, r2
 80051f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	69ba      	ldr	r2, [r7, #24]
 80051fe:	0151      	lsls	r1, r2, #5
 8005200:	69fa      	ldr	r2, [r7, #28]
 8005202:	440a      	add	r2, r1
 8005204:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005208:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800520c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	015a      	lsls	r2, r3, #5
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	4413      	add	r3, r2
 8005216:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	69ba      	ldr	r2, [r7, #24]
 800521e:	0151      	lsls	r1, r2, #5
 8005220:	69fa      	ldr	r2, [r7, #28]
 8005222:	440a      	add	r2, r1
 8005224:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005228:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800522c:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	3301      	adds	r3, #1
 8005232:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800523a:	d81d      	bhi.n	8005278 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800523c:	69bb      	ldr	r3, [r7, #24]
 800523e:	015a      	lsls	r2, r3, #5
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	4413      	add	r3, r2
 8005244:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800524e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005252:	d0ec      	beq.n	800522e <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005254:	e070      	b.n	8005338 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	015a      	lsls	r2, r3, #5
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	4413      	add	r3, r2
 800525e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	69ba      	ldr	r2, [r7, #24]
 8005266:	0151      	lsls	r1, r2, #5
 8005268:	69fa      	ldr	r2, [r7, #28]
 800526a:	440a      	add	r2, r1
 800526c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005270:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005274:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005276:	e05f      	b.n	8005338 <USB_HC_Halt+0x1ea>
            break;
 8005278:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800527a:	e05d      	b.n	8005338 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800527c:	69bb      	ldr	r3, [r7, #24]
 800527e:	015a      	lsls	r2, r3, #5
 8005280:	69fb      	ldr	r3, [r7, #28]
 8005282:	4413      	add	r3, r2
 8005284:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	69ba      	ldr	r2, [r7, #24]
 800528c:	0151      	lsls	r1, r2, #5
 800528e:	69fa      	ldr	r2, [r7, #28]
 8005290:	440a      	add	r2, r1
 8005292:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005296:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800529a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052a2:	691b      	ldr	r3, [r3, #16]
 80052a4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d133      	bne.n	8005314 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80052ac:	69bb      	ldr	r3, [r7, #24]
 80052ae:	015a      	lsls	r2, r3, #5
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	4413      	add	r3, r2
 80052b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	69ba      	ldr	r2, [r7, #24]
 80052bc:	0151      	lsls	r1, r2, #5
 80052be:	69fa      	ldr	r2, [r7, #28]
 80052c0:	440a      	add	r2, r1
 80052c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80052ca:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	015a      	lsls	r2, r3, #5
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	4413      	add	r3, r2
 80052d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	69ba      	ldr	r2, [r7, #24]
 80052dc:	0151      	lsls	r1, r2, #5
 80052de:	69fa      	ldr	r2, [r7, #28]
 80052e0:	440a      	add	r2, r1
 80052e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80052ea:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	3301      	adds	r3, #1
 80052f0:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052f8:	d81d      	bhi.n	8005336 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80052fa:	69bb      	ldr	r3, [r7, #24]
 80052fc:	015a      	lsls	r2, r3, #5
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	4413      	add	r3, r2
 8005302:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800530c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005310:	d0ec      	beq.n	80052ec <USB_HC_Halt+0x19e>
 8005312:	e011      	b.n	8005338 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	015a      	lsls	r2, r3, #5
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	4413      	add	r3, r2
 800531c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	69ba      	ldr	r2, [r7, #24]
 8005324:	0151      	lsls	r1, r2, #5
 8005326:	69fa      	ldr	r2, [r7, #28]
 8005328:	440a      	add	r2, r1
 800532a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800532e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005332:	6013      	str	r3, [r2, #0]
 8005334:	e000      	b.n	8005338 <USB_HC_Halt+0x1ea>
          break;
 8005336:	bf00      	nop
    }
  }

  return HAL_OK;
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	3724      	adds	r7, #36	; 0x24
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
	...

08005348 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005348:	b480      	push	{r7}
 800534a:	b087      	sub	sp, #28
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	460b      	mov	r3, r1
 8005352:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005358:	78fb      	ldrb	r3, [r7, #3]
 800535a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800535c:	2301      	movs	r3, #1
 800535e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	04da      	lsls	r2, r3, #19
 8005364:	4b15      	ldr	r3, [pc, #84]	; (80053bc <USB_DoPing+0x74>)
 8005366:	4013      	ands	r3, r2
 8005368:	693a      	ldr	r2, [r7, #16]
 800536a:	0151      	lsls	r1, r2, #5
 800536c:	697a      	ldr	r2, [r7, #20]
 800536e:	440a      	add	r2, r1
 8005370:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005374:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005378:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	015a      	lsls	r2, r3, #5
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	4413      	add	r3, r2
 8005382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005390:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005398:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	015a      	lsls	r2, r3, #5
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	4413      	add	r3, r2
 80053a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053a6:	461a      	mov	r2, r3
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	371c      	adds	r7, #28
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr
 80053ba:	bf00      	nop
 80053bc:	1ff80000 	.word	0x1ff80000

080053c0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b088      	sub	sp, #32
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80053c8:	2300      	movs	r3, #0
 80053ca:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80053d0:	2300      	movs	r3, #0
 80053d2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f7ff f912 	bl	80045fe <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80053da:	2110      	movs	r1, #16
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f7ff f96b 	bl	80046b8 <USB_FlushTxFifo>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d001      	beq.n	80053ec <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f7ff f997 	bl	8004720 <USB_FlushRxFifo>
 80053f2:	4603      	mov	r3, r0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d001      	beq.n	80053fc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80053fc:	2300      	movs	r3, #0
 80053fe:	61bb      	str	r3, [r7, #24]
 8005400:	e01f      	b.n	8005442 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8005402:	69bb      	ldr	r3, [r7, #24]
 8005404:	015a      	lsls	r2, r3, #5
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	4413      	add	r3, r2
 800540a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005418:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005420:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005428:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	015a      	lsls	r2, r3, #5
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	4413      	add	r3, r2
 8005432:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005436:	461a      	mov	r2, r3
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	3301      	adds	r3, #1
 8005440:	61bb      	str	r3, [r7, #24]
 8005442:	69bb      	ldr	r3, [r7, #24]
 8005444:	2b0f      	cmp	r3, #15
 8005446:	d9dc      	bls.n	8005402 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005448:	2300      	movs	r3, #0
 800544a:	61bb      	str	r3, [r7, #24]
 800544c:	e034      	b.n	80054b8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	015a      	lsls	r2, r3, #5
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	4413      	add	r3, r2
 8005456:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005464:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800546c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005474:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	015a      	lsls	r2, r3, #5
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	4413      	add	r3, r2
 800547e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005482:	461a      	mov	r2, r3
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	3301      	adds	r3, #1
 800548c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005494:	d80c      	bhi.n	80054b0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005496:	69bb      	ldr	r3, [r7, #24]
 8005498:	015a      	lsls	r2, r3, #5
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	4413      	add	r3, r2
 800549e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80054a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80054ac:	d0ec      	beq.n	8005488 <USB_StopHost+0xc8>
 80054ae:	e000      	b.n	80054b2 <USB_StopHost+0xf2>
        break;
 80054b0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80054b2:	69bb      	ldr	r3, [r7, #24]
 80054b4:	3301      	adds	r3, #1
 80054b6:	61bb      	str	r3, [r7, #24]
 80054b8:	69bb      	ldr	r3, [r7, #24]
 80054ba:	2b0f      	cmp	r3, #15
 80054bc:	d9c7      	bls.n	800544e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80054c4:	461a      	mov	r2, r3
 80054c6:	f04f 33ff 	mov.w	r3, #4294967295
 80054ca:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f04f 32ff 	mov.w	r2, #4294967295
 80054d2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f7ff f881 	bl	80045dc <USB_EnableGlobalInt>

  return ret;
 80054da:	7ffb      	ldrb	r3, [r7, #31]
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3720      	adds	r7, #32
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80054e4:	b590      	push	{r4, r7, lr}
 80054e6:	b089      	sub	sp, #36	; 0x24
 80054e8:	af04      	add	r7, sp, #16
 80054ea:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80054ec:	2301      	movs	r3, #1
 80054ee:	2202      	movs	r2, #2
 80054f0:	2102      	movs	r1, #2
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 fc66 	bl	8005dc4 <USBH_FindInterface>
 80054f8:	4603      	mov	r3, r0
 80054fa:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80054fc:	7bfb      	ldrb	r3, [r7, #15]
 80054fe:	2bff      	cmp	r3, #255	; 0xff
 8005500:	d002      	beq.n	8005508 <USBH_CDC_InterfaceInit+0x24>
 8005502:	7bfb      	ldrb	r3, [r7, #15]
 8005504:	2b01      	cmp	r3, #1
 8005506:	d901      	bls.n	800550c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005508:	2302      	movs	r3, #2
 800550a:	e13d      	b.n	8005788 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800550c:	7bfb      	ldrb	r3, [r7, #15]
 800550e:	4619      	mov	r1, r3
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f000 fc3b 	bl	8005d8c <USBH_SelectInterface>
 8005516:	4603      	mov	r3, r0
 8005518:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800551a:	7bbb      	ldrb	r3, [r7, #14]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d001      	beq.n	8005524 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8005520:	2302      	movs	r3, #2
 8005522:	e131      	b.n	8005788 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800552a:	2050      	movs	r0, #80	; 0x50
 800552c:	f002 fad2 	bl	8007ad4 <malloc>
 8005530:	4603      	mov	r3, r0
 8005532:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800553a:	69db      	ldr	r3, [r3, #28]
 800553c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d101      	bne.n	8005548 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005544:	2302      	movs	r3, #2
 8005546:	e11f      	b.n	8005788 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8005548:	2250      	movs	r2, #80	; 0x50
 800554a:	2100      	movs	r1, #0
 800554c:	68b8      	ldr	r0, [r7, #8]
 800554e:	f002 fd61 	bl	8008014 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005552:	7bfb      	ldrb	r3, [r7, #15]
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	211a      	movs	r1, #26
 8005558:	fb01 f303 	mul.w	r3, r1, r3
 800555c:	4413      	add	r3, r2
 800555e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	b25b      	sxtb	r3, r3
 8005566:	2b00      	cmp	r3, #0
 8005568:	da15      	bge.n	8005596 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800556a:	7bfb      	ldrb	r3, [r7, #15]
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	211a      	movs	r1, #26
 8005570:	fb01 f303 	mul.w	r3, r1, r3
 8005574:	4413      	add	r3, r2
 8005576:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800557a:	781a      	ldrb	r2, [r3, #0]
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005580:	7bfb      	ldrb	r3, [r7, #15]
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	211a      	movs	r1, #26
 8005586:	fb01 f303 	mul.w	r3, r1, r3
 800558a:	4413      	add	r3, r2
 800558c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005590:	881a      	ldrh	r2, [r3, #0]
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	785b      	ldrb	r3, [r3, #1]
 800559a:	4619      	mov	r1, r3
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f001 ff2e 	bl	80073fe <USBH_AllocPipe>
 80055a2:	4603      	mov	r3, r0
 80055a4:	461a      	mov	r2, r3
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	7819      	ldrb	r1, [r3, #0]
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	7858      	ldrb	r0, [r3, #1]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80055be:	68ba      	ldr	r2, [r7, #8]
 80055c0:	8952      	ldrh	r2, [r2, #10]
 80055c2:	9202      	str	r2, [sp, #8]
 80055c4:	2203      	movs	r2, #3
 80055c6:	9201      	str	r2, [sp, #4]
 80055c8:	9300      	str	r3, [sp, #0]
 80055ca:	4623      	mov	r3, r4
 80055cc:	4602      	mov	r2, r0
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f001 fee6 	bl	80073a0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	781b      	ldrb	r3, [r3, #0]
 80055d8:	2200      	movs	r2, #0
 80055da:	4619      	mov	r1, r3
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f002 f9f5 	bl	80079cc <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80055e2:	2300      	movs	r3, #0
 80055e4:	2200      	movs	r2, #0
 80055e6:	210a      	movs	r1, #10
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 fbeb 	bl	8005dc4 <USBH_FindInterface>
 80055ee:	4603      	mov	r3, r0
 80055f0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80055f2:	7bfb      	ldrb	r3, [r7, #15]
 80055f4:	2bff      	cmp	r3, #255	; 0xff
 80055f6:	d002      	beq.n	80055fe <USBH_CDC_InterfaceInit+0x11a>
 80055f8:	7bfb      	ldrb	r3, [r7, #15]
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d901      	bls.n	8005602 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80055fe:	2302      	movs	r3, #2
 8005600:	e0c2      	b.n	8005788 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005602:	7bfb      	ldrb	r3, [r7, #15]
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	211a      	movs	r1, #26
 8005608:	fb01 f303 	mul.w	r3, r1, r3
 800560c:	4413      	add	r3, r2
 800560e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	b25b      	sxtb	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	da16      	bge.n	8005648 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800561a:	7bfb      	ldrb	r3, [r7, #15]
 800561c:	687a      	ldr	r2, [r7, #4]
 800561e:	211a      	movs	r1, #26
 8005620:	fb01 f303 	mul.w	r3, r1, r3
 8005624:	4413      	add	r3, r2
 8005626:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800562a:	781a      	ldrb	r2, [r3, #0]
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005630:	7bfb      	ldrb	r3, [r7, #15]
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	211a      	movs	r1, #26
 8005636:	fb01 f303 	mul.w	r3, r1, r3
 800563a:	4413      	add	r3, r2
 800563c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005640:	881a      	ldrh	r2, [r3, #0]
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	835a      	strh	r2, [r3, #26]
 8005646:	e015      	b.n	8005674 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005648:	7bfb      	ldrb	r3, [r7, #15]
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	211a      	movs	r1, #26
 800564e:	fb01 f303 	mul.w	r3, r1, r3
 8005652:	4413      	add	r3, r2
 8005654:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005658:	781a      	ldrb	r2, [r3, #0]
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800565e:	7bfb      	ldrb	r3, [r7, #15]
 8005660:	687a      	ldr	r2, [r7, #4]
 8005662:	211a      	movs	r1, #26
 8005664:	fb01 f303 	mul.w	r3, r1, r3
 8005668:	4413      	add	r3, r2
 800566a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800566e:	881a      	ldrh	r2, [r3, #0]
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8005674:	7bfb      	ldrb	r3, [r7, #15]
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	211a      	movs	r1, #26
 800567a:	fb01 f303 	mul.w	r3, r1, r3
 800567e:	4413      	add	r3, r2
 8005680:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005684:	781b      	ldrb	r3, [r3, #0]
 8005686:	b25b      	sxtb	r3, r3
 8005688:	2b00      	cmp	r3, #0
 800568a:	da16      	bge.n	80056ba <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800568c:	7bfb      	ldrb	r3, [r7, #15]
 800568e:	687a      	ldr	r2, [r7, #4]
 8005690:	211a      	movs	r1, #26
 8005692:	fb01 f303 	mul.w	r3, r1, r3
 8005696:	4413      	add	r3, r2
 8005698:	f203 3356 	addw	r3, r3, #854	; 0x356
 800569c:	781a      	ldrb	r2, [r3, #0]
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80056a2:	7bfb      	ldrb	r3, [r7, #15]
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	211a      	movs	r1, #26
 80056a8:	fb01 f303 	mul.w	r3, r1, r3
 80056ac:	4413      	add	r3, r2
 80056ae:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80056b2:	881a      	ldrh	r2, [r3, #0]
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	835a      	strh	r2, [r3, #26]
 80056b8:	e015      	b.n	80056e6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80056ba:	7bfb      	ldrb	r3, [r7, #15]
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	211a      	movs	r1, #26
 80056c0:	fb01 f303 	mul.w	r3, r1, r3
 80056c4:	4413      	add	r3, r2
 80056c6:	f203 3356 	addw	r3, r3, #854	; 0x356
 80056ca:	781a      	ldrb	r2, [r3, #0]
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80056d0:	7bfb      	ldrb	r3, [r7, #15]
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	211a      	movs	r1, #26
 80056d6:	fb01 f303 	mul.w	r3, r1, r3
 80056da:	4413      	add	r3, r2
 80056dc:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80056e0:	881a      	ldrh	r2, [r3, #0]
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	7b9b      	ldrb	r3, [r3, #14]
 80056ea:	4619      	mov	r1, r3
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f001 fe86 	bl	80073fe <USBH_AllocPipe>
 80056f2:	4603      	mov	r3, r0
 80056f4:	461a      	mov	r2, r3
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	7bdb      	ldrb	r3, [r3, #15]
 80056fe:	4619      	mov	r1, r3
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f001 fe7c 	bl	80073fe <USBH_AllocPipe>
 8005706:	4603      	mov	r3, r0
 8005708:	461a      	mov	r2, r3
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	7b59      	ldrb	r1, [r3, #13]
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	7b98      	ldrb	r0, [r3, #14]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005722:	68ba      	ldr	r2, [r7, #8]
 8005724:	8b12      	ldrh	r2, [r2, #24]
 8005726:	9202      	str	r2, [sp, #8]
 8005728:	2202      	movs	r2, #2
 800572a:	9201      	str	r2, [sp, #4]
 800572c:	9300      	str	r3, [sp, #0]
 800572e:	4623      	mov	r3, r4
 8005730:	4602      	mov	r2, r0
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f001 fe34 	bl	80073a0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	7b19      	ldrb	r1, [r3, #12]
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	7bd8      	ldrb	r0, [r3, #15]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800574c:	68ba      	ldr	r2, [r7, #8]
 800574e:	8b52      	ldrh	r2, [r2, #26]
 8005750:	9202      	str	r2, [sp, #8]
 8005752:	2202      	movs	r2, #2
 8005754:	9201      	str	r2, [sp, #4]
 8005756:	9300      	str	r3, [sp, #0]
 8005758:	4623      	mov	r3, r4
 800575a:	4602      	mov	r2, r0
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f001 fe1f 	bl	80073a0 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	2200      	movs	r2, #0
 8005766:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	7b5b      	ldrb	r3, [r3, #13]
 800576e:	2200      	movs	r2, #0
 8005770:	4619      	mov	r1, r3
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f002 f92a 	bl	80079cc <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	7b1b      	ldrb	r3, [r3, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	4619      	mov	r1, r3
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f002 f923 	bl	80079cc <USBH_LL_SetToggle>

  return USBH_OK;
 8005786:	2300      	movs	r3, #0
}
 8005788:	4618      	mov	r0, r3
 800578a:	3714      	adds	r7, #20
 800578c:	46bd      	mov	sp, r7
 800578e:	bd90      	pop	{r4, r7, pc}

08005790 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b084      	sub	sp, #16
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800579e:	69db      	ldr	r3, [r3, #28]
 80057a0:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	781b      	ldrb	r3, [r3, #0]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00e      	beq.n	80057c8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	4619      	mov	r1, r3
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f001 fe14 	bl	80073de <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	4619      	mov	r1, r3
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f001 fe3f 	bl	8007440 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2200      	movs	r2, #0
 80057c6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	7b1b      	ldrb	r3, [r3, #12]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00e      	beq.n	80057ee <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	7b1b      	ldrb	r3, [r3, #12]
 80057d4:	4619      	mov	r1, r3
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f001 fe01 	bl	80073de <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	7b1b      	ldrb	r3, [r3, #12]
 80057e0:	4619      	mov	r1, r3
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f001 fe2c 	bl	8007440 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	7b5b      	ldrb	r3, [r3, #13]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00e      	beq.n	8005814 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	7b5b      	ldrb	r3, [r3, #13]
 80057fa:	4619      	mov	r1, r3
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f001 fdee 	bl	80073de <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	7b5b      	ldrb	r3, [r3, #13]
 8005806:	4619      	mov	r1, r3
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f001 fe19 	bl	8007440 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800581a:	69db      	ldr	r3, [r3, #28]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00b      	beq.n	8005838 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005826:	69db      	ldr	r3, [r3, #28]
 8005828:	4618      	mov	r0, r3
 800582a:	f002 f95b 	bl	8007ae4 <free>
    phost->pActiveClass->pData = 0U;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005834:	2200      	movs	r2, #0
 8005836:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8005838:	2300      	movs	r3, #0
}
 800583a:	4618      	mov	r0, r3
 800583c:	3710      	adds	r7, #16
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}

08005842 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8005842:	b580      	push	{r7, lr}
 8005844:	b084      	sub	sp, #16
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005850:	69db      	ldr	r3, [r3, #28]
 8005852:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	3340      	adds	r3, #64	; 0x40
 8005858:	4619      	mov	r1, r3
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f000 f8b1 	bl	80059c2 <GetLineCoding>
 8005860:	4603      	mov	r3, r0
 8005862:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8005864:	7afb      	ldrb	r3, [r7, #11]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d105      	bne.n	8005876 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005870:	2102      	movs	r1, #2
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8005876:	7afb      	ldrb	r3, [r7, #11]
}
 8005878:	4618      	mov	r0, r3
 800587a:	3710      	adds	r7, #16
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}

08005880 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005888:	2301      	movs	r3, #1
 800588a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800588c:	2300      	movs	r3, #0
 800588e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005896:	69db      	ldr	r3, [r3, #28]
 8005898:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80058a0:	2b04      	cmp	r3, #4
 80058a2:	d877      	bhi.n	8005994 <USBH_CDC_Process+0x114>
 80058a4:	a201      	add	r2, pc, #4	; (adr r2, 80058ac <USBH_CDC_Process+0x2c>)
 80058a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058aa:	bf00      	nop
 80058ac:	080058c1 	.word	0x080058c1
 80058b0:	080058c7 	.word	0x080058c7
 80058b4:	080058f7 	.word	0x080058f7
 80058b8:	0800596b 	.word	0x0800596b
 80058bc:	08005979 	.word	0x08005979
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80058c0:	2300      	movs	r3, #0
 80058c2:	73fb      	strb	r3, [r7, #15]
      break;
 80058c4:	e06d      	b.n	80059a2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058ca:	4619      	mov	r1, r3
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f000 f897 	bl	8005a00 <SetLineCoding>
 80058d2:	4603      	mov	r3, r0
 80058d4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80058d6:	7bbb      	ldrb	r3, [r7, #14]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d104      	bne.n	80058e6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	2202      	movs	r2, #2
 80058e0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80058e4:	e058      	b.n	8005998 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80058e6:	7bbb      	ldrb	r3, [r7, #14]
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d055      	beq.n	8005998 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	2204      	movs	r2, #4
 80058f0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80058f4:	e050      	b.n	8005998 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	3340      	adds	r3, #64	; 0x40
 80058fa:	4619      	mov	r1, r3
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 f860 	bl	80059c2 <GetLineCoding>
 8005902:	4603      	mov	r3, r0
 8005904:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005906:	7bbb      	ldrb	r3, [r7, #14]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d126      	bne.n	800595a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800591e:	791b      	ldrb	r3, [r3, #4]
 8005920:	429a      	cmp	r2, r3
 8005922:	d13b      	bne.n	800599c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800592e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005930:	429a      	cmp	r2, r3
 8005932:	d133      	bne.n	800599c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800593e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005940:	429a      	cmp	r2, r3
 8005942:	d12b      	bne.n	800599c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800594c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800594e:	429a      	cmp	r2, r3
 8005950:	d124      	bne.n	800599c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f000 f958 	bl	8005c08 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005958:	e020      	b.n	800599c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800595a:	7bbb      	ldrb	r3, [r7, #14]
 800595c:	2b01      	cmp	r3, #1
 800595e:	d01d      	beq.n	800599c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	2204      	movs	r2, #4
 8005964:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005968:	e018      	b.n	800599c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 f867 	bl	8005a3e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f000 f8da 	bl	8005b2a <CDC_ProcessReception>
      break;
 8005976:	e014      	b.n	80059a2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8005978:	2100      	movs	r1, #0
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 ffef 	bl	800695e <USBH_ClrFeature>
 8005980:	4603      	mov	r3, r0
 8005982:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005984:	7bbb      	ldrb	r3, [r7, #14]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d10a      	bne.n	80059a0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8005992:	e005      	b.n	80059a0 <USBH_CDC_Process+0x120>

    default:
      break;
 8005994:	bf00      	nop
 8005996:	e004      	b.n	80059a2 <USBH_CDC_Process+0x122>
      break;
 8005998:	bf00      	nop
 800599a:	e002      	b.n	80059a2 <USBH_CDC_Process+0x122>
      break;
 800599c:	bf00      	nop
 800599e:	e000      	b.n	80059a2 <USBH_CDC_Process+0x122>
      break;
 80059a0:	bf00      	nop

  }

  return status;
 80059a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3710      	adds	r7, #16
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	370c      	adds	r7, #12
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr

080059c2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b082      	sub	sp, #8
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
 80059ca:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	22a1      	movs	r2, #161	; 0xa1
 80059d0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2221      	movs	r2, #33	; 0x21
 80059d6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2200      	movs	r2, #0
 80059dc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2207      	movs	r2, #7
 80059e8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	2207      	movs	r2, #7
 80059ee:	4619      	mov	r1, r3
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f001 fa83 	bl	8006efc <USBH_CtlReq>
 80059f6:	4603      	mov	r3, r0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3708      	adds	r7, #8
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b082      	sub	sp, #8
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2221      	movs	r2, #33	; 0x21
 8005a0e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2220      	movs	r2, #32
 8005a14:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2207      	movs	r2, #7
 8005a26:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	2207      	movs	r2, #7
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f001 fa64 	bl	8006efc <USBH_CtlReq>
 8005a34:	4603      	mov	r3, r0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3708      	adds	r7, #8
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}

08005a3e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005a3e:	b580      	push	{r7, lr}
 8005a40:	b086      	sub	sp, #24
 8005a42:	af02      	add	r7, sp, #8
 8005a44:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005a4c:	69db      	ldr	r3, [r3, #28]
 8005a4e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005a50:	2300      	movs	r3, #0
 8005a52:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d002      	beq.n	8005a64 <CDC_ProcessTransmission+0x26>
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d023      	beq.n	8005aaa <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8005a62:	e05e      	b.n	8005b22 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	8b12      	ldrh	r2, [r2, #24]
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d90b      	bls.n	8005a88 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	69d9      	ldr	r1, [r3, #28]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	8b1a      	ldrh	r2, [r3, #24]
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	7b5b      	ldrb	r3, [r3, #13]
 8005a7c:	2001      	movs	r0, #1
 8005a7e:	9000      	str	r0, [sp, #0]
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f001 fc4a 	bl	800731a <USBH_BulkSendData>
 8005a86:	e00b      	b.n	8005aa0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8005a90:	b29a      	uxth	r2, r3
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	7b5b      	ldrb	r3, [r3, #13]
 8005a96:	2001      	movs	r0, #1
 8005a98:	9000      	str	r0, [sp, #0]
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f001 fc3d 	bl	800731a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2202      	movs	r2, #2
 8005aa4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005aa8:	e03b      	b.n	8005b22 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	7b5b      	ldrb	r3, [r3, #13]
 8005aae:	4619      	mov	r1, r3
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f001 ff61 	bl	8007978 <USBH_LL_GetURBState>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8005aba:	7afb      	ldrb	r3, [r7, #11]
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d128      	bne.n	8005b12 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	8b12      	ldrh	r2, [r2, #24]
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d90e      	bls.n	8005aea <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	8b12      	ldrh	r2, [r2, #24]
 8005ad4:	1a9a      	subs	r2, r3, r2
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	69db      	ldr	r3, [r3, #28]
 8005ade:	68fa      	ldr	r2, [r7, #12]
 8005ae0:	8b12      	ldrh	r2, [r2, #24]
 8005ae2:	441a      	add	r2, r3
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	61da      	str	r2, [r3, #28]
 8005ae8:	e002      	b.n	8005af0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d004      	beq.n	8005b02 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005b00:	e00e      	b.n	8005b20 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 f868 	bl	8005be0 <USBH_CDC_TransmitCallback>
      break;
 8005b10:	e006      	b.n	8005b20 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8005b12:	7afb      	ldrb	r3, [r7, #11]
 8005b14:	2b02      	cmp	r3, #2
 8005b16:	d103      	bne.n	8005b20 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005b20:	bf00      	nop
  }
}
 8005b22:	bf00      	nop
 8005b24:	3710      	adds	r7, #16
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}

08005b2a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005b2a:	b580      	push	{r7, lr}
 8005b2c:	b086      	sub	sp, #24
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005b38:	69db      	ldr	r3, [r3, #28]
 8005b3a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005b46:	2b03      	cmp	r3, #3
 8005b48:	d002      	beq.n	8005b50 <CDC_ProcessReception+0x26>
 8005b4a:	2b04      	cmp	r3, #4
 8005b4c:	d00e      	beq.n	8005b6c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8005b4e:	e043      	b.n	8005bd8 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	6a19      	ldr	r1, [r3, #32]
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	8b5a      	ldrh	r2, [r3, #26]
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	7b1b      	ldrb	r3, [r3, #12]
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f001 fc01 	bl	8007364 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	2204      	movs	r2, #4
 8005b66:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005b6a:	e035      	b.n	8005bd8 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	7b1b      	ldrb	r3, [r3, #12]
 8005b70:	4619      	mov	r1, r3
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f001 ff00 	bl	8007978 <USBH_LL_GetURBState>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8005b7c:	7cfb      	ldrb	r3, [r7, #19]
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d129      	bne.n	8005bd6 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	7b1b      	ldrb	r3, [r3, #12]
 8005b86:	4619      	mov	r1, r3
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f001 fe63 	bl	8007854 <USBH_LL_GetLastXferSize>
 8005b8e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d016      	beq.n	8005bc8 <CDC_ProcessReception+0x9e>
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	8b5b      	ldrh	r3, [r3, #26]
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d910      	bls.n	8005bc8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	1ad2      	subs	r2, r2, r3
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	6a1a      	ldr	r2, [r3, #32]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	441a      	add	r2, r3
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	2203      	movs	r2, #3
 8005bc2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005bc6:	e006      	b.n	8005bd6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f000 f80f 	bl	8005bf4 <USBH_CDC_ReceiveCallback>
      break;
 8005bd6:	bf00      	nop
  }
}
 8005bd8:	bf00      	nop
 8005bda:	3718      	adds	r7, #24
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b083      	sub	sp, #12
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005be8:	bf00      	nop
 8005bea:	370c      	adds	r7, #12
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr

08005bf4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005bfc:	bf00      	nop
 8005bfe:	370c      	adds	r7, #12
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005c10:	bf00      	nop
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	4613      	mov	r3, r2
 8005c28:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d101      	bne.n	8005c34 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005c30:	2302      	movs	r3, #2
 8005c32:	e029      	b.n	8005c88 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	79fa      	ldrb	r2, [r7, #7]
 8005c38:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2200      	movs	r2, #0
 8005c48:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8005c4c:	68f8      	ldr	r0, [r7, #12]
 8005c4e:	f000 f81f 	bl	8005c90 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2200      	movs	r2, #0
 8005c66:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d003      	beq.n	8005c80 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	68ba      	ldr	r2, [r7, #8]
 8005c7c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8005c80:	68f8      	ldr	r0, [r7, #12]
 8005c82:	f001 fd33 	bl	80076ec <USBH_LL_Init>

  return USBH_OK;
 8005c86:	2300      	movs	r3, #0
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3710      	adds	r7, #16
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b085      	sub	sp, #20
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	60fb      	str	r3, [r7, #12]
 8005ca0:	e009      	b.n	8005cb6 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	33e0      	adds	r3, #224	; 0xe0
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	4413      	add	r3, r2
 8005cac:	2200      	movs	r2, #0
 8005cae:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	60fb      	str	r3, [r7, #12]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2b0f      	cmp	r3, #15
 8005cba:	d9f2      	bls.n	8005ca2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	60fb      	str	r3, [r7, #12]
 8005cc0:	e009      	b.n	8005cd6 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	4413      	add	r3, r2
 8005cc8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005ccc:	2200      	movs	r2, #0
 8005cce:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	60fb      	str	r3, [r7, #12]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cdc:	d3f1      	bcc.n	8005cc2 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2201      	movs	r2, #1
 8005cee:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2240      	movs	r2, #64	; 0x40
 8005d02:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2201      	movs	r2, #1
 8005d16:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8005d2a:	2300      	movs	r3, #0
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3714      	adds	r7, #20
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8005d42:	2300      	movs	r3, #0
 8005d44:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d016      	beq.n	8005d7a <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10e      	bne.n	8005d74 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005d5c:	1c59      	adds	r1, r3, #1
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8005d64:	687a      	ldr	r2, [r7, #4]
 8005d66:	33de      	adds	r3, #222	; 0xde
 8005d68:	6839      	ldr	r1, [r7, #0]
 8005d6a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	73fb      	strb	r3, [r7, #15]
 8005d72:	e004      	b.n	8005d7e <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005d74:	2302      	movs	r3, #2
 8005d76:	73fb      	strb	r3, [r7, #15]
 8005d78:	e001      	b.n	8005d7e <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3714      	adds	r7, #20
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr

08005d8c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	460b      	mov	r3, r1
 8005d96:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8005da2:	78fa      	ldrb	r2, [r7, #3]
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d204      	bcs.n	8005db2 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	78fa      	ldrb	r2, [r7, #3]
 8005dac:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8005db0:	e001      	b.n	8005db6 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8005db2:	2302      	movs	r3, #2
 8005db4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3714      	adds	r7, #20
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b087      	sub	sp, #28
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	4608      	mov	r0, r1
 8005dce:	4611      	mov	r1, r2
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	70fb      	strb	r3, [r7, #3]
 8005dd6:	460b      	mov	r3, r1
 8005dd8:	70bb      	strb	r3, [r7, #2]
 8005dda:	4613      	mov	r3, r2
 8005ddc:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8005dde:	2300      	movs	r3, #0
 8005de0:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8005de2:	2300      	movs	r3, #0
 8005de4:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8005dec:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005dee:	e025      	b.n	8005e3c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8005df0:	7dfb      	ldrb	r3, [r7, #23]
 8005df2:	221a      	movs	r2, #26
 8005df4:	fb02 f303 	mul.w	r3, r2, r3
 8005df8:	3308      	adds	r3, #8
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	4413      	add	r3, r2
 8005dfe:	3302      	adds	r3, #2
 8005e00:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	795b      	ldrb	r3, [r3, #5]
 8005e06:	78fa      	ldrb	r2, [r7, #3]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d002      	beq.n	8005e12 <USBH_FindInterface+0x4e>
 8005e0c:	78fb      	ldrb	r3, [r7, #3]
 8005e0e:	2bff      	cmp	r3, #255	; 0xff
 8005e10:	d111      	bne.n	8005e36 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005e16:	78ba      	ldrb	r2, [r7, #2]
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d002      	beq.n	8005e22 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005e1c:	78bb      	ldrb	r3, [r7, #2]
 8005e1e:	2bff      	cmp	r3, #255	; 0xff
 8005e20:	d109      	bne.n	8005e36 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005e26:	787a      	ldrb	r2, [r7, #1]
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d002      	beq.n	8005e32 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005e2c:	787b      	ldrb	r3, [r7, #1]
 8005e2e:	2bff      	cmp	r3, #255	; 0xff
 8005e30:	d101      	bne.n	8005e36 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8005e32:	7dfb      	ldrb	r3, [r7, #23]
 8005e34:	e006      	b.n	8005e44 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8005e36:	7dfb      	ldrb	r3, [r7, #23]
 8005e38:	3301      	adds	r3, #1
 8005e3a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005e3c:	7dfb      	ldrb	r3, [r7, #23]
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d9d6      	bls.n	8005df0 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8005e42:	23ff      	movs	r3, #255	; 0xff
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	371c      	adds	r7, #28
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr

08005e50 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b082      	sub	sp, #8
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f001 fc83 	bl	8007764 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8005e5e:	2101      	movs	r1, #1
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f001 fd9c 	bl	800799e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005e66:	2300      	movs	r3, #0
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3708      	adds	r7, #8
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}

08005e70 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b088      	sub	sp, #32
 8005e74:	af04      	add	r7, sp, #16
 8005e76:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005e78:	2302      	movs	r3, #2
 8005e7a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d102      	bne.n	8005e92 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2203      	movs	r2, #3
 8005e90:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	2b0b      	cmp	r3, #11
 8005e9a:	f200 81be 	bhi.w	800621a <USBH_Process+0x3aa>
 8005e9e:	a201      	add	r2, pc, #4	; (adr r2, 8005ea4 <USBH_Process+0x34>)
 8005ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ea4:	08005ed5 	.word	0x08005ed5
 8005ea8:	08005f07 	.word	0x08005f07
 8005eac:	08005f6f 	.word	0x08005f6f
 8005eb0:	080061b5 	.word	0x080061b5
 8005eb4:	0800621b 	.word	0x0800621b
 8005eb8:	08006013 	.word	0x08006013
 8005ebc:	0800615b 	.word	0x0800615b
 8005ec0:	08006049 	.word	0x08006049
 8005ec4:	08006069 	.word	0x08006069
 8005ec8:	08006089 	.word	0x08006089
 8005ecc:	080060cd 	.word	0x080060cd
 8005ed0:	0800619d 	.word	0x0800619d
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	f000 819e 	beq.w	800621e <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8005ee8:	20c8      	movs	r0, #200	; 0xc8
 8005eea:	f001 fd9f 	bl	8007a2c <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f001 fc95 	bl	800781e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8005f04:	e18b      	b.n	800621e <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d107      	bne.n	8005f20 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2202      	movs	r2, #2
 8005f1c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005f1e:	e18d      	b.n	800623c <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005f26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f2a:	d914      	bls.n	8005f56 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005f32:	3301      	adds	r3, #1
 8005f34:	b2da      	uxtb	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005f42:	2b03      	cmp	r3, #3
 8005f44:	d903      	bls.n	8005f4e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	220d      	movs	r2, #13
 8005f4a:	701a      	strb	r2, [r3, #0]
      break;
 8005f4c:	e176      	b.n	800623c <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	701a      	strb	r2, [r3, #0]
      break;
 8005f54:	e172      	b.n	800623c <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005f5c:	f103 020a 	add.w	r2, r3, #10
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8005f66:	200a      	movs	r0, #10
 8005f68:	f001 fd60 	bl	8007a2c <USBH_Delay>
      break;
 8005f6c:	e166      	b.n	800623c <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d005      	beq.n	8005f84 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005f7e:	2104      	movs	r1, #4
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8005f84:	2064      	movs	r0, #100	; 0x64
 8005f86:	f001 fd51 	bl	8007a2c <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f001 fc20 	bl	80077d0 <USBH_LL_GetSpeed>
 8005f90:	4603      	mov	r3, r0
 8005f92:	461a      	mov	r2, r3
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2205      	movs	r2, #5
 8005f9e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8005fa0:	2100      	movs	r1, #0
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f001 fa2b 	bl	80073fe <USBH_AllocPipe>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	461a      	mov	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8005fb0:	2180      	movs	r1, #128	; 0x80
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f001 fa23 	bl	80073fe <USBH_AllocPipe>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	461a      	mov	r2, r3
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	7919      	ldrb	r1, [r3, #4]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005fd4:	b292      	uxth	r2, r2
 8005fd6:	9202      	str	r2, [sp, #8]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	9201      	str	r2, [sp, #4]
 8005fdc:	9300      	str	r3, [sp, #0]
 8005fde:	4603      	mov	r3, r0
 8005fe0:	2280      	movs	r2, #128	; 0x80
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f001 f9dc 	bl	80073a0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	7959      	ldrb	r1, [r3, #5]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005ff8:	687a      	ldr	r2, [r7, #4]
 8005ffa:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005ffc:	b292      	uxth	r2, r2
 8005ffe:	9202      	str	r2, [sp, #8]
 8006000:	2200      	movs	r2, #0
 8006002:	9201      	str	r2, [sp, #4]
 8006004:	9300      	str	r3, [sp, #0]
 8006006:	4603      	mov	r3, r0
 8006008:	2200      	movs	r2, #0
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f001 f9c8 	bl	80073a0 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006010:	e114      	b.n	800623c <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 f918 	bl	8006248 <USBH_HandleEnum>
 8006018:	4603      	mov	r3, r0
 800601a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800601c:	7bbb      	ldrb	r3, [r7, #14]
 800601e:	b2db      	uxtb	r3, r3
 8006020:	2b00      	cmp	r3, #0
 8006022:	f040 80fe 	bne.w	8006222 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006034:	2b01      	cmp	r3, #1
 8006036:	d103      	bne.n	8006040 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2208      	movs	r2, #8
 800603c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800603e:	e0f0      	b.n	8006222 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2207      	movs	r2, #7
 8006044:	701a      	strb	r2, [r3, #0]
      break;
 8006046:	e0ec      	b.n	8006222 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800604e:	2b00      	cmp	r3, #0
 8006050:	f000 80e9 	beq.w	8006226 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800605a:	2101      	movs	r1, #1
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2208      	movs	r2, #8
 8006064:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8006066:	e0de      	b.n	8006226 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800606e:	b29b      	uxth	r3, r3
 8006070:	4619      	mov	r1, r3
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 fc2c 	bl	80068d0 <USBH_SetCfg>
 8006078:	4603      	mov	r3, r0
 800607a:	2b00      	cmp	r3, #0
 800607c:	f040 80d5 	bne.w	800622a <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2209      	movs	r2, #9
 8006084:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006086:	e0d0      	b.n	800622a <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800608e:	f003 0320 	and.w	r3, r3, #32
 8006092:	2b00      	cmp	r3, #0
 8006094:	d016      	beq.n	80060c4 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8006096:	2101      	movs	r1, #1
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f000 fc3c 	bl	8006916 <USBH_SetFeature>
 800609e:	4603      	mov	r3, r0
 80060a0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80060a2:	7bbb      	ldrb	r3, [r7, #14]
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d103      	bne.n	80060b2 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	220a      	movs	r2, #10
 80060ae:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80060b0:	e0bd      	b.n	800622e <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 80060b2:	7bbb      	ldrb	r3, [r7, #14]
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	2b03      	cmp	r3, #3
 80060b8:	f040 80b9 	bne.w	800622e <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	220a      	movs	r2, #10
 80060c0:	701a      	strb	r2, [r3, #0]
      break;
 80060c2:	e0b4      	b.n	800622e <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	220a      	movs	r2, #10
 80060c8:	701a      	strb	r2, [r3, #0]
      break;
 80060ca:	e0b0      	b.n	800622e <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f000 80ad 	beq.w	8006232 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80060e0:	2300      	movs	r3, #0
 80060e2:	73fb      	strb	r3, [r7, #15]
 80060e4:	e016      	b.n	8006114 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80060e6:	7bfa      	ldrb	r2, [r7, #15]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	32de      	adds	r2, #222	; 0xde
 80060ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060f0:	791a      	ldrb	r2, [r3, #4]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d108      	bne.n	800610e <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 80060fc:	7bfa      	ldrb	r2, [r7, #15]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	32de      	adds	r2, #222	; 0xde
 8006102:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800610c:	e005      	b.n	800611a <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800610e:	7bfb      	ldrb	r3, [r7, #15]
 8006110:	3301      	adds	r3, #1
 8006112:	73fb      	strb	r3, [r7, #15]
 8006114:	7bfb      	ldrb	r3, [r7, #15]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d0e5      	beq.n	80060e6 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006120:	2b00      	cmp	r3, #0
 8006122:	d016      	beq.n	8006152 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	4798      	blx	r3
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d109      	bne.n	800614a <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2206      	movs	r2, #6
 800613a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006142:	2103      	movs	r1, #3
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006148:	e073      	b.n	8006232 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	220d      	movs	r2, #13
 800614e:	701a      	strb	r2, [r3, #0]
      break;
 8006150:	e06f      	b.n	8006232 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	220d      	movs	r2, #13
 8006156:	701a      	strb	r2, [r3, #0]
      break;
 8006158:	e06b      	b.n	8006232 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006160:	2b00      	cmp	r3, #0
 8006162:	d017      	beq.n	8006194 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	4798      	blx	r3
 8006170:	4603      	mov	r3, r0
 8006172:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006174:	7bbb      	ldrb	r3, [r7, #14]
 8006176:	b2db      	uxtb	r3, r3
 8006178:	2b00      	cmp	r3, #0
 800617a:	d103      	bne.n	8006184 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	220b      	movs	r2, #11
 8006180:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006182:	e058      	b.n	8006236 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8006184:	7bbb      	ldrb	r3, [r7, #14]
 8006186:	b2db      	uxtb	r3, r3
 8006188:	2b02      	cmp	r3, #2
 800618a:	d154      	bne.n	8006236 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	220d      	movs	r2, #13
 8006190:	701a      	strb	r2, [r3, #0]
      break;
 8006192:	e050      	b.n	8006236 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	220d      	movs	r2, #13
 8006198:	701a      	strb	r2, [r3, #0]
      break;
 800619a:	e04c      	b.n	8006236 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d049      	beq.n	800623a <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80061ac:	695b      	ldr	r3, [r3, #20]
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	4798      	blx	r3
      }
      break;
 80061b2:	e042      	b.n	800623a <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f7ff fd67 	bl	8005c90 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d009      	beq.n	80061e0 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80061d2:	68db      	ldr	r3, [r3, #12]
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d005      	beq.n	80061f6 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80061f0:	2105      	movs	r1, #5
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d107      	bne.n	8006212 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f7ff fe20 	bl	8005e50 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006210:	e014      	b.n	800623c <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f001 faa6 	bl	8007764 <USBH_LL_Start>
      break;
 8006218:	e010      	b.n	800623c <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800621a:	bf00      	nop
 800621c:	e00e      	b.n	800623c <USBH_Process+0x3cc>
      break;
 800621e:	bf00      	nop
 8006220:	e00c      	b.n	800623c <USBH_Process+0x3cc>
      break;
 8006222:	bf00      	nop
 8006224:	e00a      	b.n	800623c <USBH_Process+0x3cc>
    break;
 8006226:	bf00      	nop
 8006228:	e008      	b.n	800623c <USBH_Process+0x3cc>
      break;
 800622a:	bf00      	nop
 800622c:	e006      	b.n	800623c <USBH_Process+0x3cc>
      break;
 800622e:	bf00      	nop
 8006230:	e004      	b.n	800623c <USBH_Process+0x3cc>
      break;
 8006232:	bf00      	nop
 8006234:	e002      	b.n	800623c <USBH_Process+0x3cc>
      break;
 8006236:	bf00      	nop
 8006238:	e000      	b.n	800623c <USBH_Process+0x3cc>
      break;
 800623a:	bf00      	nop
  }
  return USBH_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3710      	adds	r7, #16
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop

08006248 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b088      	sub	sp, #32
 800624c:	af04      	add	r7, sp, #16
 800624e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006250:	2301      	movs	r3, #1
 8006252:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006254:	2301      	movs	r3, #1
 8006256:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	785b      	ldrb	r3, [r3, #1]
 800625c:	2b07      	cmp	r3, #7
 800625e:	f200 81c1 	bhi.w	80065e4 <USBH_HandleEnum+0x39c>
 8006262:	a201      	add	r2, pc, #4	; (adr r2, 8006268 <USBH_HandleEnum+0x20>)
 8006264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006268:	08006289 	.word	0x08006289
 800626c:	08006347 	.word	0x08006347
 8006270:	080063b1 	.word	0x080063b1
 8006274:	0800643f 	.word	0x0800643f
 8006278:	080064a9 	.word	0x080064a9
 800627c:	08006519 	.word	0x08006519
 8006280:	0800655f 	.word	0x0800655f
 8006284:	080065a5 	.word	0x080065a5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006288:	2108      	movs	r1, #8
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 fa50 	bl	8006730 <USBH_Get_DevDesc>
 8006290:	4603      	mov	r3, r0
 8006292:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006294:	7bbb      	ldrb	r3, [r7, #14]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d130      	bne.n	80062fc <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	7919      	ldrb	r1, [r3, #4]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80062ba:	687a      	ldr	r2, [r7, #4]
 80062bc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80062be:	b292      	uxth	r2, r2
 80062c0:	9202      	str	r2, [sp, #8]
 80062c2:	2200      	movs	r2, #0
 80062c4:	9201      	str	r2, [sp, #4]
 80062c6:	9300      	str	r3, [sp, #0]
 80062c8:	4603      	mov	r3, r0
 80062ca:	2280      	movs	r2, #128	; 0x80
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f001 f867 	bl	80073a0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	7959      	ldrb	r1, [r3, #5]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80062e6:	b292      	uxth	r2, r2
 80062e8:	9202      	str	r2, [sp, #8]
 80062ea:	2200      	movs	r2, #0
 80062ec:	9201      	str	r2, [sp, #4]
 80062ee:	9300      	str	r3, [sp, #0]
 80062f0:	4603      	mov	r3, r0
 80062f2:	2200      	movs	r2, #0
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f001 f853 	bl	80073a0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80062fa:	e175      	b.n	80065e8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80062fc:	7bbb      	ldrb	r3, [r7, #14]
 80062fe:	2b03      	cmp	r3, #3
 8006300:	f040 8172 	bne.w	80065e8 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800630a:	3301      	adds	r3, #1
 800630c:	b2da      	uxtb	r2, r3
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800631a:	2b03      	cmp	r3, #3
 800631c:	d903      	bls.n	8006326 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	220d      	movs	r2, #13
 8006322:	701a      	strb	r2, [r3, #0]
      break;
 8006324:	e160      	b.n	80065e8 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	795b      	ldrb	r3, [r3, #5]
 800632a:	4619      	mov	r1, r3
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f001 f887 	bl	8007440 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	791b      	ldrb	r3, [r3, #4]
 8006336:	4619      	mov	r1, r3
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f001 f881 	bl	8007440 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	701a      	strb	r2, [r3, #0]
      break;
 8006344:	e150      	b.n	80065e8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006346:	2112      	movs	r1, #18
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f000 f9f1 	bl	8006730 <USBH_Get_DevDesc>
 800634e:	4603      	mov	r3, r0
 8006350:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006352:	7bbb      	ldrb	r3, [r7, #14]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d103      	bne.n	8006360 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2202      	movs	r2, #2
 800635c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800635e:	e145      	b.n	80065ec <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006360:	7bbb      	ldrb	r3, [r7, #14]
 8006362:	2b03      	cmp	r3, #3
 8006364:	f040 8142 	bne.w	80065ec <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800636e:	3301      	adds	r3, #1
 8006370:	b2da      	uxtb	r2, r3
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800637e:	2b03      	cmp	r3, #3
 8006380:	d903      	bls.n	800638a <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	220d      	movs	r2, #13
 8006386:	701a      	strb	r2, [r3, #0]
      break;
 8006388:	e130      	b.n	80065ec <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	795b      	ldrb	r3, [r3, #5]
 800638e:	4619      	mov	r1, r3
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f001 f855 	bl	8007440 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	791b      	ldrb	r3, [r3, #4]
 800639a:	4619      	mov	r1, r3
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f001 f84f 	bl	8007440 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	701a      	strb	r2, [r3, #0]
      break;
 80063ae:	e11d      	b.n	80065ec <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80063b0:	2101      	movs	r1, #1
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 fa68 	bl	8006888 <USBH_SetAddress>
 80063b8:	4603      	mov	r3, r0
 80063ba:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80063bc:	7bbb      	ldrb	r3, [r7, #14]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d132      	bne.n	8006428 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80063c2:	2002      	movs	r0, #2
 80063c4:	f001 fb32 	bl	8007a2c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2203      	movs	r2, #3
 80063d4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	7919      	ldrb	r1, [r3, #4]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80063ea:	b292      	uxth	r2, r2
 80063ec:	9202      	str	r2, [sp, #8]
 80063ee:	2200      	movs	r2, #0
 80063f0:	9201      	str	r2, [sp, #4]
 80063f2:	9300      	str	r3, [sp, #0]
 80063f4:	4603      	mov	r3, r0
 80063f6:	2280      	movs	r2, #128	; 0x80
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 ffd1 	bl	80073a0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	7959      	ldrb	r1, [r3, #5]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800640e:	687a      	ldr	r2, [r7, #4]
 8006410:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006412:	b292      	uxth	r2, r2
 8006414:	9202      	str	r2, [sp, #8]
 8006416:	2200      	movs	r2, #0
 8006418:	9201      	str	r2, [sp, #4]
 800641a:	9300      	str	r3, [sp, #0]
 800641c:	4603      	mov	r3, r0
 800641e:	2200      	movs	r2, #0
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f000 ffbd 	bl	80073a0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006426:	e0e3      	b.n	80065f0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006428:	7bbb      	ldrb	r3, [r7, #14]
 800642a:	2b03      	cmp	r3, #3
 800642c:	f040 80e0 	bne.w	80065f0 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	220d      	movs	r2, #13
 8006434:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	705a      	strb	r2, [r3, #1]
      break;
 800643c:	e0d8      	b.n	80065f0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800643e:	2109      	movs	r1, #9
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f000 f99d 	bl	8006780 <USBH_Get_CfgDesc>
 8006446:	4603      	mov	r3, r0
 8006448:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800644a:	7bbb      	ldrb	r3, [r7, #14]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d103      	bne.n	8006458 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2204      	movs	r2, #4
 8006454:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006456:	e0cd      	b.n	80065f4 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006458:	7bbb      	ldrb	r3, [r7, #14]
 800645a:	2b03      	cmp	r3, #3
 800645c:	f040 80ca 	bne.w	80065f4 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006466:	3301      	adds	r3, #1
 8006468:	b2da      	uxtb	r2, r3
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006476:	2b03      	cmp	r3, #3
 8006478:	d903      	bls.n	8006482 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	220d      	movs	r2, #13
 800647e:	701a      	strb	r2, [r3, #0]
      break;
 8006480:	e0b8      	b.n	80065f4 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	795b      	ldrb	r3, [r3, #5]
 8006486:	4619      	mov	r1, r3
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f000 ffd9 	bl	8007440 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	791b      	ldrb	r3, [r3, #4]
 8006492:	4619      	mov	r1, r3
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f000 ffd3 	bl	8007440 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	701a      	strb	r2, [r3, #0]
      break;
 80064a6:	e0a5      	b.n	80065f4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80064ae:	4619      	mov	r1, r3
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f000 f965 	bl	8006780 <USBH_Get_CfgDesc>
 80064b6:	4603      	mov	r3, r0
 80064b8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80064ba:	7bbb      	ldrb	r3, [r7, #14]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d103      	bne.n	80064c8 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2205      	movs	r2, #5
 80064c4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80064c6:	e097      	b.n	80065f8 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80064c8:	7bbb      	ldrb	r3, [r7, #14]
 80064ca:	2b03      	cmp	r3, #3
 80064cc:	f040 8094 	bne.w	80065f8 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80064d6:	3301      	adds	r3, #1
 80064d8:	b2da      	uxtb	r2, r3
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80064e6:	2b03      	cmp	r3, #3
 80064e8:	d903      	bls.n	80064f2 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	220d      	movs	r2, #13
 80064ee:	701a      	strb	r2, [r3, #0]
      break;
 80064f0:	e082      	b.n	80065f8 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	795b      	ldrb	r3, [r3, #5]
 80064f6:	4619      	mov	r1, r3
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f000 ffa1 	bl	8007440 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	791b      	ldrb	r3, [r3, #4]
 8006502:	4619      	mov	r1, r3
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f000 ff9b 	bl	8007440 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	701a      	strb	r2, [r3, #0]
      break;
 8006516:	e06f      	b.n	80065f8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800651e:	2b00      	cmp	r3, #0
 8006520:	d019      	beq.n	8006556 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800652e:	23ff      	movs	r3, #255	; 0xff
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f000 f949 	bl	80067c8 <USBH_Get_StringDesc>
 8006536:	4603      	mov	r3, r0
 8006538:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800653a:	7bbb      	ldrb	r3, [r7, #14]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d103      	bne.n	8006548 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2206      	movs	r2, #6
 8006544:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006546:	e059      	b.n	80065fc <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006548:	7bbb      	ldrb	r3, [r7, #14]
 800654a:	2b03      	cmp	r3, #3
 800654c:	d156      	bne.n	80065fc <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2206      	movs	r2, #6
 8006552:	705a      	strb	r2, [r3, #1]
      break;
 8006554:	e052      	b.n	80065fc <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2206      	movs	r2, #6
 800655a:	705a      	strb	r2, [r3, #1]
      break;
 800655c:	e04e      	b.n	80065fc <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006564:	2b00      	cmp	r3, #0
 8006566:	d019      	beq.n	800659c <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006574:	23ff      	movs	r3, #255	; 0xff
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 f926 	bl	80067c8 <USBH_Get_StringDesc>
 800657c:	4603      	mov	r3, r0
 800657e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006580:	7bbb      	ldrb	r3, [r7, #14]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d103      	bne.n	800658e <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2207      	movs	r2, #7
 800658a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800658c:	e038      	b.n	8006600 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800658e:	7bbb      	ldrb	r3, [r7, #14]
 8006590:	2b03      	cmp	r3, #3
 8006592:	d135      	bne.n	8006600 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2207      	movs	r2, #7
 8006598:	705a      	strb	r2, [r3, #1]
      break;
 800659a:	e031      	b.n	8006600 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2207      	movs	r2, #7
 80065a0:	705a      	strb	r2, [r3, #1]
      break;
 80065a2:	e02d      	b.n	8006600 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d017      	beq.n	80065de <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80065ba:	23ff      	movs	r3, #255	; 0xff
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f000 f903 	bl	80067c8 <USBH_Get_StringDesc>
 80065c2:	4603      	mov	r3, r0
 80065c4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80065c6:	7bbb      	ldrb	r3, [r7, #14]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d102      	bne.n	80065d2 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80065cc:	2300      	movs	r3, #0
 80065ce:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80065d0:	e018      	b.n	8006604 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80065d2:	7bbb      	ldrb	r3, [r7, #14]
 80065d4:	2b03      	cmp	r3, #3
 80065d6:	d115      	bne.n	8006604 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80065d8:	2300      	movs	r3, #0
 80065da:	73fb      	strb	r3, [r7, #15]
      break;
 80065dc:	e012      	b.n	8006604 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 80065de:	2300      	movs	r3, #0
 80065e0:	73fb      	strb	r3, [r7, #15]
      break;
 80065e2:	e00f      	b.n	8006604 <USBH_HandleEnum+0x3bc>

    default:
      break;
 80065e4:	bf00      	nop
 80065e6:	e00e      	b.n	8006606 <USBH_HandleEnum+0x3be>
      break;
 80065e8:	bf00      	nop
 80065ea:	e00c      	b.n	8006606 <USBH_HandleEnum+0x3be>
      break;
 80065ec:	bf00      	nop
 80065ee:	e00a      	b.n	8006606 <USBH_HandleEnum+0x3be>
      break;
 80065f0:	bf00      	nop
 80065f2:	e008      	b.n	8006606 <USBH_HandleEnum+0x3be>
      break;
 80065f4:	bf00      	nop
 80065f6:	e006      	b.n	8006606 <USBH_HandleEnum+0x3be>
      break;
 80065f8:	bf00      	nop
 80065fa:	e004      	b.n	8006606 <USBH_HandleEnum+0x3be>
      break;
 80065fc:	bf00      	nop
 80065fe:	e002      	b.n	8006606 <USBH_HandleEnum+0x3be>
      break;
 8006600:	bf00      	nop
 8006602:	e000      	b.n	8006606 <USBH_HandleEnum+0x3be>
      break;
 8006604:	bf00      	nop
  }
  return Status;
 8006606:	7bfb      	ldrb	r3, [r7, #15]
}
 8006608:	4618      	mov	r0, r3
 800660a:	3710      	adds	r7, #16
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}

08006610 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006610:	b480      	push	{r7}
 8006612:	b083      	sub	sp, #12
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	683a      	ldr	r2, [r7, #0]
 800661e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8006622:	bf00      	nop
 8006624:	370c      	adds	r7, #12
 8006626:	46bd      	mov	sp, r7
 8006628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662c:	4770      	bx	lr

0800662e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800662e:	b580      	push	{r7, lr}
 8006630:	b082      	sub	sp, #8
 8006632:	af00      	add	r7, sp, #0
 8006634:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800663c:	1c5a      	adds	r2, r3, #1
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f000 f804 	bl	8006652 <USBH_HandleSof>
}
 800664a:	bf00      	nop
 800664c:	3708      	adds	r7, #8
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}

08006652 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006652:	b580      	push	{r7, lr}
 8006654:	b082      	sub	sp, #8
 8006656:	af00      	add	r7, sp, #0
 8006658:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	781b      	ldrb	r3, [r3, #0]
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b0b      	cmp	r3, #11
 8006662:	d10a      	bne.n	800667a <USBH_HandleSof+0x28>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800666a:	2b00      	cmp	r3, #0
 800666c:	d005      	beq.n	800667a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006674:	699b      	ldr	r3, [r3, #24]
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	4798      	blx	r3
  }
}
 800667a:	bf00      	nop
 800667c:	3708      	adds	r7, #8
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}

08006682 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8006682:	b480      	push	{r7}
 8006684:	b083      	sub	sp, #12
 8006686:	af00      	add	r7, sp, #0
 8006688:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2201      	movs	r2, #1
 800668e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8006692:	bf00      	nop
}
 8006694:	370c      	adds	r7, #12
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr

0800669e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800669e:	b480      	push	{r7}
 80066a0:	b083      	sub	sp, #12
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2200      	movs	r2, #0
 80066aa:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80066ae:	bf00      	nop
}
 80066b0:	370c      	adds	r7, #12
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr

080066ba <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80066ba:	b480      	push	{r7}
 80066bc:	b083      	sub	sp, #12
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2201      	movs	r2, #1
 80066c6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80066da:	2300      	movs	r3, #0
}
 80066dc:	4618      	mov	r0, r3
 80066de:	370c      	adds	r7, #12
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr

080066e8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f001 f846 	bl	800779a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	791b      	ldrb	r3, [r3, #4]
 8006712:	4619      	mov	r1, r3
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f000 fe93 	bl	8007440 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	795b      	ldrb	r3, [r3, #5]
 800671e:	4619      	mov	r1, r3
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f000 fe8d 	bl	8007440 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8006726:	2300      	movs	r3, #0
}
 8006728:	4618      	mov	r0, r3
 800672a:	3708      	adds	r7, #8
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b086      	sub	sp, #24
 8006734:	af02      	add	r7, sp, #8
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	460b      	mov	r3, r1
 800673a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8006742:	78fb      	ldrb	r3, [r7, #3]
 8006744:	b29b      	uxth	r3, r3
 8006746:	9300      	str	r3, [sp, #0]
 8006748:	4613      	mov	r3, r2
 800674a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800674e:	2100      	movs	r1, #0
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 f864 	bl	800681e <USBH_GetDescriptor>
 8006756:	4603      	mov	r3, r0
 8006758:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800675a:	7bfb      	ldrb	r3, [r7, #15]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d10a      	bne.n	8006776 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f203 3026 	addw	r0, r3, #806	; 0x326
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800676c:	78fa      	ldrb	r2, [r7, #3]
 800676e:	b292      	uxth	r2, r2
 8006770:	4619      	mov	r1, r3
 8006772:	f000 f919 	bl	80069a8 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8006776:	7bfb      	ldrb	r3, [r7, #15]
}
 8006778:	4618      	mov	r0, r3
 800677a:	3710      	adds	r7, #16
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8006780:	b580      	push	{r7, lr}
 8006782:	b086      	sub	sp, #24
 8006784:	af02      	add	r7, sp, #8
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	460b      	mov	r3, r1
 800678a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	331c      	adds	r3, #28
 8006790:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8006792:	887b      	ldrh	r3, [r7, #2]
 8006794:	9300      	str	r3, [sp, #0]
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	f44f 7200 	mov.w	r2, #512	; 0x200
 800679c:	2100      	movs	r1, #0
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f000 f83d 	bl	800681e <USBH_GetDescriptor>
 80067a4:	4603      	mov	r3, r0
 80067a6:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80067a8:	7bfb      	ldrb	r3, [r7, #15]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d107      	bne.n	80067be <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80067ae:	887b      	ldrh	r3, [r7, #2]
 80067b0:	461a      	mov	r2, r3
 80067b2:	68b9      	ldr	r1, [r7, #8]
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f000 f989 	bl	8006acc <USBH_ParseCfgDesc>
 80067ba:	4603      	mov	r3, r0
 80067bc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80067be:	7bfb      	ldrb	r3, [r7, #15]
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	3710      	adds	r7, #16
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}

080067c8 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b088      	sub	sp, #32
 80067cc:	af02      	add	r7, sp, #8
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	607a      	str	r2, [r7, #4]
 80067d2:	461a      	mov	r2, r3
 80067d4:	460b      	mov	r3, r1
 80067d6:	72fb      	strb	r3, [r7, #11]
 80067d8:	4613      	mov	r3, r2
 80067da:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 80067dc:	7afb      	ldrb	r3, [r7, #11]
 80067de:	b29b      	uxth	r3, r3
 80067e0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80067e4:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 80067ec:	893b      	ldrh	r3, [r7, #8]
 80067ee:	9300      	str	r3, [sp, #0]
 80067f0:	460b      	mov	r3, r1
 80067f2:	2100      	movs	r1, #0
 80067f4:	68f8      	ldr	r0, [r7, #12]
 80067f6:	f000 f812 	bl	800681e <USBH_GetDescriptor>
 80067fa:	4603      	mov	r3, r0
 80067fc:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80067fe:	7dfb      	ldrb	r3, [r7, #23]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d107      	bne.n	8006814 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800680a:	893a      	ldrh	r2, [r7, #8]
 800680c:	6879      	ldr	r1, [r7, #4]
 800680e:	4618      	mov	r0, r3
 8006810:	f000 fb26 	bl	8006e60 <USBH_ParseStringDesc>
  }

  return status;
 8006814:	7dfb      	ldrb	r3, [r7, #23]
}
 8006816:	4618      	mov	r0, r3
 8006818:	3718      	adds	r7, #24
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}

0800681e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800681e:	b580      	push	{r7, lr}
 8006820:	b084      	sub	sp, #16
 8006822:	af00      	add	r7, sp, #0
 8006824:	60f8      	str	r0, [r7, #12]
 8006826:	607b      	str	r3, [r7, #4]
 8006828:	460b      	mov	r3, r1
 800682a:	72fb      	strb	r3, [r7, #11]
 800682c:	4613      	mov	r3, r2
 800682e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	789b      	ldrb	r3, [r3, #2]
 8006834:	2b01      	cmp	r3, #1
 8006836:	d11c      	bne.n	8006872 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006838:	7afb      	ldrb	r3, [r7, #11]
 800683a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800683e:	b2da      	uxtb	r2, r3
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2206      	movs	r2, #6
 8006848:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	893a      	ldrh	r2, [r7, #8]
 800684e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006850:	893b      	ldrh	r3, [r7, #8]
 8006852:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006856:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800685a:	d104      	bne.n	8006866 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f240 4209 	movw	r2, #1033	; 0x409
 8006862:	829a      	strh	r2, [r3, #20]
 8006864:	e002      	b.n	800686c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2200      	movs	r2, #0
 800686a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	8b3a      	ldrh	r2, [r7, #24]
 8006870:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8006872:	8b3b      	ldrh	r3, [r7, #24]
 8006874:	461a      	mov	r2, r3
 8006876:	6879      	ldr	r1, [r7, #4]
 8006878:	68f8      	ldr	r0, [r7, #12]
 800687a:	f000 fb3f 	bl	8006efc <USBH_CtlReq>
 800687e:	4603      	mov	r3, r0
}
 8006880:	4618      	mov	r0, r3
 8006882:	3710      	adds	r7, #16
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}

08006888 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b082      	sub	sp, #8
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	460b      	mov	r3, r1
 8006892:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	789b      	ldrb	r3, [r3, #2]
 8006898:	2b01      	cmp	r3, #1
 800689a:	d10f      	bne.n	80068bc <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2205      	movs	r2, #5
 80068a6:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80068a8:	78fb      	ldrb	r3, [r7, #3]
 80068aa:	b29a      	uxth	r2, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2200      	movs	r2, #0
 80068b4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80068bc:	2200      	movs	r2, #0
 80068be:	2100      	movs	r1, #0
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f000 fb1b 	bl	8006efc <USBH_CtlReq>
 80068c6:	4603      	mov	r3, r0
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3708      	adds	r7, #8
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}

080068d0 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	460b      	mov	r3, r1
 80068da:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	789b      	ldrb	r3, [r3, #2]
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d10e      	bne.n	8006902 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2209      	movs	r2, #9
 80068ee:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	887a      	ldrh	r2, [r7, #2]
 80068f4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2200      	movs	r2, #0
 80068fa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006902:	2200      	movs	r2, #0
 8006904:	2100      	movs	r1, #0
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 faf8 	bl	8006efc <USBH_CtlReq>
 800690c:	4603      	mov	r3, r0
}
 800690e:	4618      	mov	r0, r3
 8006910:	3708      	adds	r7, #8
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}

08006916 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006916:	b580      	push	{r7, lr}
 8006918:	b082      	sub	sp, #8
 800691a:	af00      	add	r7, sp, #0
 800691c:	6078      	str	r0, [r7, #4]
 800691e:	460b      	mov	r3, r1
 8006920:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	789b      	ldrb	r3, [r3, #2]
 8006926:	2b01      	cmp	r3, #1
 8006928:	d10f      	bne.n	800694a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2203      	movs	r2, #3
 8006934:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006936:	78fb      	ldrb	r3, [r7, #3]
 8006938:	b29a      	uxth	r2, r3
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2200      	movs	r2, #0
 8006942:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800694a:	2200      	movs	r2, #0
 800694c:	2100      	movs	r1, #0
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 fad4 	bl	8006efc <USBH_CtlReq>
 8006954:	4603      	mov	r3, r0
}
 8006956:	4618      	mov	r0, r3
 8006958:	3708      	adds	r7, #8
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}

0800695e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800695e:	b580      	push	{r7, lr}
 8006960:	b082      	sub	sp, #8
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
 8006966:	460b      	mov	r3, r1
 8006968:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	789b      	ldrb	r3, [r3, #2]
 800696e:	2b01      	cmp	r3, #1
 8006970:	d10f      	bne.n	8006992 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2202      	movs	r2, #2
 8006976:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006984:	78fb      	ldrb	r3, [r7, #3]
 8006986:	b29a      	uxth	r2, r3
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 8006992:	2200      	movs	r2, #0
 8006994:	2100      	movs	r1, #0
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 fab0 	bl	8006efc <USBH_CtlReq>
 800699c:	4603      	mov	r3, r0
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3708      	adds	r7, #8
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
	...

080069a8 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b085      	sub	sp, #20
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	4613      	mov	r3, r2
 80069b4:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	781a      	ldrb	r2, [r3, #0]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	785a      	ldrb	r2, [r3, #1]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	3302      	adds	r3, #2
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	b29a      	uxth	r2, r3
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	3303      	adds	r3, #3
 80069d2:	781b      	ldrb	r3, [r3, #0]
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	021b      	lsls	r3, r3, #8
 80069d8:	b29b      	uxth	r3, r3
 80069da:	4313      	orrs	r3, r2
 80069dc:	b29a      	uxth	r2, r3
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	791a      	ldrb	r2, [r3, #4]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	795a      	ldrb	r2, [r3, #5]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	799a      	ldrb	r2, [r3, #6]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	79da      	ldrb	r2, [r3, #7]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	79db      	ldrb	r3, [r3, #7]
 8006a06:	2b20      	cmp	r3, #32
 8006a08:	dc0f      	bgt.n	8006a2a <USBH_ParseDevDesc+0x82>
 8006a0a:	2b08      	cmp	r3, #8
 8006a0c:	db14      	blt.n	8006a38 <USBH_ParseDevDesc+0x90>
 8006a0e:	3b08      	subs	r3, #8
 8006a10:	4a2d      	ldr	r2, [pc, #180]	; (8006ac8 <USBH_ParseDevDesc+0x120>)
 8006a12:	fa22 f303 	lsr.w	r3, r2, r3
 8006a16:	f003 0301 	and.w	r3, r3, #1
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	bf14      	ite	ne
 8006a1e:	2301      	movne	r3, #1
 8006a20:	2300      	moveq	r3, #0
 8006a22:	b2db      	uxtb	r3, r3
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d102      	bne.n	8006a2e <USBH_ParseDevDesc+0x86>
 8006a28:	e006      	b.n	8006a38 <USBH_ParseDevDesc+0x90>
 8006a2a:	2b40      	cmp	r3, #64	; 0x40
 8006a2c:	d104      	bne.n	8006a38 <USBH_ParseDevDesc+0x90>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	79da      	ldrb	r2, [r3, #7]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	71da      	strb	r2, [r3, #7]
      break;
 8006a36:	e003      	b.n	8006a40 <USBH_ParseDevDesc+0x98>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2240      	movs	r2, #64	; 0x40
 8006a3c:	71da      	strb	r2, [r3, #7]
      break;
 8006a3e:	bf00      	nop
  }

  if (length > 8U)
 8006a40:	88fb      	ldrh	r3, [r7, #6]
 8006a42:	2b08      	cmp	r3, #8
 8006a44:	d939      	bls.n	8006aba <USBH_ParseDevDesc+0x112>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	3308      	adds	r3, #8
 8006a4a:	781b      	ldrb	r3, [r3, #0]
 8006a4c:	b29a      	uxth	r2, r3
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	3309      	adds	r3, #9
 8006a52:	781b      	ldrb	r3, [r3, #0]
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	021b      	lsls	r3, r3, #8
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	b29a      	uxth	r2, r3
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	330a      	adds	r3, #10
 8006a66:	781b      	ldrb	r3, [r3, #0]
 8006a68:	b29a      	uxth	r2, r3
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	330b      	adds	r3, #11
 8006a6e:	781b      	ldrb	r3, [r3, #0]
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	021b      	lsls	r3, r3, #8
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	4313      	orrs	r3, r2
 8006a78:	b29a      	uxth	r2, r3
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	330c      	adds	r3, #12
 8006a82:	781b      	ldrb	r3, [r3, #0]
 8006a84:	b29a      	uxth	r2, r3
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	330d      	adds	r3, #13
 8006a8a:	781b      	ldrb	r3, [r3, #0]
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	021b      	lsls	r3, r3, #8
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	4313      	orrs	r3, r2
 8006a94:	b29a      	uxth	r2, r3
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	7b9a      	ldrb	r2, [r3, #14]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	7bda      	ldrb	r2, [r3, #15]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	7c1a      	ldrb	r2, [r3, #16]
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	7c5a      	ldrb	r2, [r3, #17]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	745a      	strb	r2, [r3, #17]
  }
}
 8006aba:	bf00      	nop
 8006abc:	3714      	adds	r7, #20
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr
 8006ac6:	bf00      	nop
 8006ac8:	01000101 	.word	0x01000101

08006acc <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b08c      	sub	sp, #48	; 0x30
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	4613      	mov	r3, r2
 8006ad8:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006ae0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006aec:	2300      	movs	r3, #0
 8006aee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 8006af2:	2300      	movs	r3, #0
 8006af4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	781a      	ldrb	r2, [r3, #0]
 8006b00:	6a3b      	ldr	r3, [r7, #32]
 8006b02:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	785a      	ldrb	r2, [r3, #1]
 8006b08:	6a3b      	ldr	r3, [r7, #32]
 8006b0a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	3302      	adds	r3, #2
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	b29a      	uxth	r2, r3
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	3303      	adds	r3, #3
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	b29b      	uxth	r3, r3
 8006b1c:	021b      	lsls	r3, r3, #8
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	4313      	orrs	r3, r2
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b28:	bf28      	it	cs
 8006b2a:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	6a3b      	ldr	r3, [r7, #32]
 8006b32:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	791a      	ldrb	r2, [r3, #4]
 8006b38:	6a3b      	ldr	r3, [r7, #32]
 8006b3a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	795a      	ldrb	r2, [r3, #5]
 8006b40:	6a3b      	ldr	r3, [r7, #32]
 8006b42:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	799a      	ldrb	r2, [r3, #6]
 8006b48:	6a3b      	ldr	r3, [r7, #32]
 8006b4a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	79da      	ldrb	r2, [r3, #7]
 8006b50:	6a3b      	ldr	r3, [r7, #32]
 8006b52:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	7a1a      	ldrb	r2, [r3, #8]
 8006b58:	6a3b      	ldr	r3, [r7, #32]
 8006b5a:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8006b5c:	6a3b      	ldr	r3, [r7, #32]
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	2b09      	cmp	r3, #9
 8006b62:	d002      	beq.n	8006b6a <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8006b64:	6a3b      	ldr	r3, [r7, #32]
 8006b66:	2209      	movs	r2, #9
 8006b68:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8006b6a:	88fb      	ldrh	r3, [r7, #6]
 8006b6c:	2b09      	cmp	r3, #9
 8006b6e:	f240 809d 	bls.w	8006cac <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 8006b72:	2309      	movs	r3, #9
 8006b74:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006b76:	2300      	movs	r3, #0
 8006b78:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006b7a:	e081      	b.n	8006c80 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006b7c:	f107 0316 	add.w	r3, r7, #22
 8006b80:	4619      	mov	r1, r3
 8006b82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b84:	f000 f99f 	bl	8006ec6 <USBH_GetNextDesc>
 8006b88:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8006b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b8c:	785b      	ldrb	r3, [r3, #1]
 8006b8e:	2b04      	cmp	r3, #4
 8006b90:	d176      	bne.n	8006c80 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8006b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	2b09      	cmp	r3, #9
 8006b98:	d002      	beq.n	8006ba0 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8006b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b9c:	2209      	movs	r2, #9
 8006b9e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8006ba0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ba4:	221a      	movs	r2, #26
 8006ba6:	fb02 f303 	mul.w	r3, r2, r3
 8006baa:	3308      	adds	r3, #8
 8006bac:	6a3a      	ldr	r2, [r7, #32]
 8006bae:	4413      	add	r3, r2
 8006bb0:	3302      	adds	r3, #2
 8006bb2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8006bb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006bb6:	69f8      	ldr	r0, [r7, #28]
 8006bb8:	f000 f87e 	bl	8006cb8 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006bc6:	e043      	b.n	8006c50 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006bc8:	f107 0316 	add.w	r3, r7, #22
 8006bcc:	4619      	mov	r1, r3
 8006bce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bd0:	f000 f979 	bl	8006ec6 <USBH_GetNextDesc>
 8006bd4:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bd8:	785b      	ldrb	r3, [r3, #1]
 8006bda:	2b05      	cmp	r3, #5
 8006bdc:	d138      	bne.n	8006c50 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 8006bde:	69fb      	ldr	r3, [r7, #28]
 8006be0:	795b      	ldrb	r3, [r3, #5]
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d10f      	bne.n	8006c06 <USBH_ParseCfgDesc+0x13a>
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	799b      	ldrb	r3, [r3, #6]
 8006bea:	2b02      	cmp	r3, #2
 8006bec:	d10b      	bne.n	8006c06 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006bee:	69fb      	ldr	r3, [r7, #28]
 8006bf0:	79db      	ldrb	r3, [r3, #7]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d10f      	bne.n	8006c16 <USBH_ParseCfgDesc+0x14a>
 8006bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf8:	781b      	ldrb	r3, [r3, #0]
 8006bfa:	2b09      	cmp	r3, #9
 8006bfc:	d00b      	beq.n	8006c16 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 8006bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c00:	2209      	movs	r2, #9
 8006c02:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006c04:	e007      	b.n	8006c16 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 8006c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c08:	781b      	ldrb	r3, [r3, #0]
 8006c0a:	2b07      	cmp	r3, #7
 8006c0c:	d004      	beq.n	8006c18 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8006c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c10:	2207      	movs	r2, #7
 8006c12:	701a      	strb	r2, [r3, #0]
 8006c14:	e000      	b.n	8006c18 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006c16:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006c18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006c1c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8006c20:	3201      	adds	r2, #1
 8006c22:	00d2      	lsls	r2, r2, #3
 8006c24:	211a      	movs	r1, #26
 8006c26:	fb01 f303 	mul.w	r3, r1, r3
 8006c2a:	4413      	add	r3, r2
 8006c2c:	3308      	adds	r3, #8
 8006c2e:	6a3a      	ldr	r2, [r7, #32]
 8006c30:	4413      	add	r3, r2
 8006c32:	3304      	adds	r3, #4
 8006c34:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8006c36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c38:	69b9      	ldr	r1, [r7, #24]
 8006c3a:	68f8      	ldr	r0, [r7, #12]
 8006c3c:	f000 f86b 	bl	8006d16 <USBH_ParseEPDesc>
 8006c40:	4603      	mov	r3, r0
 8006c42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 8006c46:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	791b      	ldrb	r3, [r3, #4]
 8006c54:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d204      	bcs.n	8006c66 <USBH_ParseCfgDesc+0x19a>
 8006c5c:	6a3b      	ldr	r3, [r7, #32]
 8006c5e:	885a      	ldrh	r2, [r3, #2]
 8006c60:	8afb      	ldrh	r3, [r7, #22]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d8b0      	bhi.n	8006bc8 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8006c66:	69fb      	ldr	r3, [r7, #28]
 8006c68:	791b      	ldrb	r3, [r3, #4]
 8006c6a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8006c6e:	429a      	cmp	r2, r3
 8006c70:	d201      	bcs.n	8006c76 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 8006c72:	2303      	movs	r3, #3
 8006c74:	e01c      	b.n	8006cb0 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 8006c76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006c7a:	3301      	adds	r3, #1
 8006c7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006c80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006c84:	2b01      	cmp	r3, #1
 8006c86:	d805      	bhi.n	8006c94 <USBH_ParseCfgDesc+0x1c8>
 8006c88:	6a3b      	ldr	r3, [r7, #32]
 8006c8a:	885a      	ldrh	r2, [r3, #2]
 8006c8c:	8afb      	ldrh	r3, [r7, #22]
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	f63f af74 	bhi.w	8006b7c <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8006c94:	6a3b      	ldr	r3, [r7, #32]
 8006c96:	791b      	ldrb	r3, [r3, #4]
 8006c98:	2b02      	cmp	r3, #2
 8006c9a:	bf28      	it	cs
 8006c9c:	2302      	movcs	r3, #2
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d201      	bcs.n	8006cac <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8006ca8:	2303      	movs	r3, #3
 8006caa:	e001      	b.n	8006cb0 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8006cac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	3730      	adds	r7, #48	; 0x30
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}

08006cb8 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b083      	sub	sp, #12
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	781a      	ldrb	r2, [r3, #0]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	785a      	ldrb	r2, [r3, #1]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	789a      	ldrb	r2, [r3, #2]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	78da      	ldrb	r2, [r3, #3]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	791a      	ldrb	r2, [r3, #4]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	795a      	ldrb	r2, [r3, #5]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	799a      	ldrb	r2, [r3, #6]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	79da      	ldrb	r2, [r3, #7]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	7a1a      	ldrb	r2, [r3, #8]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	721a      	strb	r2, [r3, #8]
}
 8006d0a:	bf00      	nop
 8006d0c:	370c      	adds	r7, #12
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr

08006d16 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 8006d16:	b480      	push	{r7}
 8006d18:	b087      	sub	sp, #28
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	60f8      	str	r0, [r7, #12]
 8006d1e:	60b9      	str	r1, [r7, #8]
 8006d20:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8006d22:	2300      	movs	r3, #0
 8006d24:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	781a      	ldrb	r2, [r3, #0]
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	785a      	ldrb	r2, [r3, #1]
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	789a      	ldrb	r2, [r3, #2]
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	78da      	ldrb	r2, [r3, #3]
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	3304      	adds	r3, #4
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	b29a      	uxth	r2, r3
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	3305      	adds	r3, #5
 8006d52:	781b      	ldrb	r3, [r3, #0]
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	021b      	lsls	r3, r3, #8
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	b29a      	uxth	r2, r3
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	799a      	ldrb	r2, [r3, #6]
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	889b      	ldrh	r3, [r3, #4]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d102      	bne.n	8006d78 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 8006d72:	2303      	movs	r3, #3
 8006d74:	75fb      	strb	r3, [r7, #23]
 8006d76:	e033      	b.n	8006de0 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	889b      	ldrh	r3, [r3, #4]
 8006d7c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006d80:	f023 0307 	bic.w	r3, r3, #7
 8006d84:	b29a      	uxth	r2, r3
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	889b      	ldrh	r3, [r3, #4]
 8006d8e:	b21a      	sxth	r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	3304      	adds	r3, #4
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	b299      	uxth	r1, r3
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	3305      	adds	r3, #5
 8006d9c:	781b      	ldrb	r3, [r3, #0]
 8006d9e:	b29b      	uxth	r3, r3
 8006da0:	021b      	lsls	r3, r3, #8
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	430b      	orrs	r3, r1
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d110      	bne.n	8006dd2 <USBH_ParseEPDesc+0xbc>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	3304      	adds	r3, #4
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	b299      	uxth	r1, r3
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	3305      	adds	r3, #5
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	b29b      	uxth	r3, r3
 8006dc0:	021b      	lsls	r3, r3, #8
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	430b      	orrs	r3, r1
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	b21b      	sxth	r3, r3
 8006dca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006dce:	b21b      	sxth	r3, r3
 8006dd0:	e001      	b.n	8006dd6 <USBH_ParseEPDesc+0xc0>
 8006dd2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	b21b      	sxth	r3, r3
 8006dda:	b29a      	uxth	r2, r3
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d116      	bne.n	8006e18 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	78db      	ldrb	r3, [r3, #3]
 8006dee:	f003 0303 	and.w	r3, r3, #3
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d005      	beq.n	8006e02 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	78db      	ldrb	r3, [r3, #3]
 8006dfa:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006dfe:	2b03      	cmp	r3, #3
 8006e00:	d127      	bne.n	8006e52 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	799b      	ldrb	r3, [r3, #6]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d003      	beq.n	8006e12 <USBH_ParseEPDesc+0xfc>
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	799b      	ldrb	r3, [r3, #6]
 8006e0e:	2b10      	cmp	r3, #16
 8006e10:	d91f      	bls.n	8006e52 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8006e12:	2303      	movs	r3, #3
 8006e14:	75fb      	strb	r3, [r7, #23]
 8006e16:	e01c      	b.n	8006e52 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	78db      	ldrb	r3, [r3, #3]
 8006e1c:	f003 0303 	and.w	r3, r3, #3
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d10a      	bne.n	8006e3a <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	799b      	ldrb	r3, [r3, #6]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d003      	beq.n	8006e34 <USBH_ParseEPDesc+0x11e>
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	799b      	ldrb	r3, [r3, #6]
 8006e30:	2b10      	cmp	r3, #16
 8006e32:	d90e      	bls.n	8006e52 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8006e34:	2303      	movs	r3, #3
 8006e36:	75fb      	strb	r3, [r7, #23]
 8006e38:	e00b      	b.n	8006e52 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	78db      	ldrb	r3, [r3, #3]
 8006e3e:	f003 0303 	and.w	r3, r3, #3
 8006e42:	2b03      	cmp	r3, #3
 8006e44:	d105      	bne.n	8006e52 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	799b      	ldrb	r3, [r3, #6]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d101      	bne.n	8006e52 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8006e4e:	2303      	movs	r3, #3
 8006e50:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 8006e52:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	371c      	adds	r7, #28
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr

08006e60 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b087      	sub	sp, #28
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	60f8      	str	r0, [r7, #12]
 8006e68:	60b9      	str	r1, [r7, #8]
 8006e6a:	4613      	mov	r3, r2
 8006e6c:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	3301      	adds	r3, #1
 8006e72:	781b      	ldrb	r3, [r3, #0]
 8006e74:	2b03      	cmp	r3, #3
 8006e76:	d120      	bne.n	8006eba <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	781b      	ldrb	r3, [r3, #0]
 8006e7c:	1e9a      	subs	r2, r3, #2
 8006e7e:	88fb      	ldrh	r3, [r7, #6]
 8006e80:	4293      	cmp	r3, r2
 8006e82:	bf28      	it	cs
 8006e84:	4613      	movcs	r3, r2
 8006e86:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	3302      	adds	r3, #2
 8006e8c:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006e8e:	2300      	movs	r3, #0
 8006e90:	82fb      	strh	r3, [r7, #22]
 8006e92:	e00b      	b.n	8006eac <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006e94:	8afb      	ldrh	r3, [r7, #22]
 8006e96:	68fa      	ldr	r2, [r7, #12]
 8006e98:	4413      	add	r3, r2
 8006e9a:	781a      	ldrb	r2, [r3, #0]
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	3301      	adds	r3, #1
 8006ea4:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006ea6:	8afb      	ldrh	r3, [r7, #22]
 8006ea8:	3302      	adds	r3, #2
 8006eaa:	82fb      	strh	r3, [r7, #22]
 8006eac:	8afa      	ldrh	r2, [r7, #22]
 8006eae:	8abb      	ldrh	r3, [r7, #20]
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d3ef      	bcc.n	8006e94 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	701a      	strb	r2, [r3, #0]
  }
}
 8006eba:	bf00      	nop
 8006ebc:	371c      	adds	r7, #28
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec4:	4770      	bx	lr

08006ec6 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8006ec6:	b480      	push	{r7}
 8006ec8:	b085      	sub	sp, #20
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6078      	str	r0, [r7, #4]
 8006ece:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	881a      	ldrh	r2, [r3, #0]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	4413      	add	r3, r2
 8006edc:	b29a      	uxth	r2, r3
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	781b      	ldrb	r3, [r3, #0]
 8006ee6:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	4413      	add	r3, r2
 8006eec:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006eee:	68fb      	ldr	r3, [r7, #12]
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3714      	adds	r7, #20
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr

08006efc <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b086      	sub	sp, #24
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	4613      	mov	r3, r2
 8006f08:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	789b      	ldrb	r3, [r3, #2]
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d002      	beq.n	8006f1c <USBH_CtlReq+0x20>
 8006f16:	2b02      	cmp	r3, #2
 8006f18:	d00f      	beq.n	8006f3a <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8006f1a:	e027      	b.n	8006f6c <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	68ba      	ldr	r2, [r7, #8]
 8006f20:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	88fa      	ldrh	r2, [r7, #6]
 8006f26:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2202      	movs	r2, #2
 8006f32:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006f34:	2301      	movs	r3, #1
 8006f36:	75fb      	strb	r3, [r7, #23]
      break;
 8006f38:	e018      	b.n	8006f6c <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006f3a:	68f8      	ldr	r0, [r7, #12]
 8006f3c:	f000 f81c 	bl	8006f78 <USBH_HandleControl>
 8006f40:	4603      	mov	r3, r0
 8006f42:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006f44:	7dfb      	ldrb	r3, [r7, #23]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d002      	beq.n	8006f50 <USBH_CtlReq+0x54>
 8006f4a:	7dfb      	ldrb	r3, [r7, #23]
 8006f4c:	2b03      	cmp	r3, #3
 8006f4e:	d106      	bne.n	8006f5e <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2201      	movs	r2, #1
 8006f54:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	761a      	strb	r2, [r3, #24]
      break;
 8006f5c:	e005      	b.n	8006f6a <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006f5e:	7dfb      	ldrb	r3, [r7, #23]
 8006f60:	2b02      	cmp	r3, #2
 8006f62:	d102      	bne.n	8006f6a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2201      	movs	r2, #1
 8006f68:	709a      	strb	r2, [r3, #2]
      break;
 8006f6a:	bf00      	nop
  }
  return status;
 8006f6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3718      	adds	r7, #24
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}
	...

08006f78 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b086      	sub	sp, #24
 8006f7c:	af02      	add	r7, sp, #8
 8006f7e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006f80:	2301      	movs	r3, #1
 8006f82:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006f84:	2300      	movs	r3, #0
 8006f86:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	7e1b      	ldrb	r3, [r3, #24]
 8006f8c:	3b01      	subs	r3, #1
 8006f8e:	2b0a      	cmp	r3, #10
 8006f90:	f200 8156 	bhi.w	8007240 <USBH_HandleControl+0x2c8>
 8006f94:	a201      	add	r2, pc, #4	; (adr r2, 8006f9c <USBH_HandleControl+0x24>)
 8006f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f9a:	bf00      	nop
 8006f9c:	08006fc9 	.word	0x08006fc9
 8006fa0:	08006fe3 	.word	0x08006fe3
 8006fa4:	0800704d 	.word	0x0800704d
 8006fa8:	08007073 	.word	0x08007073
 8006fac:	080070ab 	.word	0x080070ab
 8006fb0:	080070d5 	.word	0x080070d5
 8006fb4:	08007127 	.word	0x08007127
 8006fb8:	08007149 	.word	0x08007149
 8006fbc:	08007185 	.word	0x08007185
 8006fc0:	080071ab 	.word	0x080071ab
 8006fc4:	080071e9 	.word	0x080071e9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f103 0110 	add.w	r1, r3, #16
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	795b      	ldrb	r3, [r3, #5]
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 f943 	bl	8007260 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2202      	movs	r2, #2
 8006fde:	761a      	strb	r2, [r3, #24]
      break;
 8006fe0:	e139      	b.n	8007256 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	795b      	ldrb	r3, [r3, #5]
 8006fe6:	4619      	mov	r1, r3
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f000 fcc5 	bl	8007978 <USBH_LL_GetURBState>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8006ff2:	7bbb      	ldrb	r3, [r7, #14]
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d11e      	bne.n	8007036 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	7c1b      	ldrb	r3, [r3, #16]
 8006ffc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007000:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	8adb      	ldrh	r3, [r3, #22]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d00a      	beq.n	8007020 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800700a:	7b7b      	ldrb	r3, [r7, #13]
 800700c:	2b80      	cmp	r3, #128	; 0x80
 800700e:	d103      	bne.n	8007018 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2203      	movs	r2, #3
 8007014:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007016:	e115      	b.n	8007244 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2205      	movs	r2, #5
 800701c:	761a      	strb	r2, [r3, #24]
      break;
 800701e:	e111      	b.n	8007244 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8007020:	7b7b      	ldrb	r3, [r7, #13]
 8007022:	2b80      	cmp	r3, #128	; 0x80
 8007024:	d103      	bne.n	800702e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2209      	movs	r2, #9
 800702a:	761a      	strb	r2, [r3, #24]
      break;
 800702c:	e10a      	b.n	8007244 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2207      	movs	r2, #7
 8007032:	761a      	strb	r2, [r3, #24]
      break;
 8007034:	e106      	b.n	8007244 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007036:	7bbb      	ldrb	r3, [r7, #14]
 8007038:	2b04      	cmp	r3, #4
 800703a:	d003      	beq.n	8007044 <USBH_HandleControl+0xcc>
 800703c:	7bbb      	ldrb	r3, [r7, #14]
 800703e:	2b02      	cmp	r3, #2
 8007040:	f040 8100 	bne.w	8007244 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	220b      	movs	r2, #11
 8007048:	761a      	strb	r2, [r3, #24]
      break;
 800704a:	e0fb      	b.n	8007244 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007052:	b29a      	uxth	r2, r3
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6899      	ldr	r1, [r3, #8]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	899a      	ldrh	r2, [r3, #12]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	791b      	ldrb	r3, [r3, #4]
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f000 f93a 	bl	80072de <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2204      	movs	r2, #4
 800706e:	761a      	strb	r2, [r3, #24]
      break;
 8007070:	e0f1      	b.n	8007256 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	791b      	ldrb	r3, [r3, #4]
 8007076:	4619      	mov	r1, r3
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	f000 fc7d 	bl	8007978 <USBH_LL_GetURBState>
 800707e:	4603      	mov	r3, r0
 8007080:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007082:	7bbb      	ldrb	r3, [r7, #14]
 8007084:	2b01      	cmp	r3, #1
 8007086:	d102      	bne.n	800708e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2209      	movs	r2, #9
 800708c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800708e:	7bbb      	ldrb	r3, [r7, #14]
 8007090:	2b05      	cmp	r3, #5
 8007092:	d102      	bne.n	800709a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8007094:	2303      	movs	r3, #3
 8007096:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007098:	e0d6      	b.n	8007248 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800709a:	7bbb      	ldrb	r3, [r7, #14]
 800709c:	2b04      	cmp	r3, #4
 800709e:	f040 80d3 	bne.w	8007248 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	220b      	movs	r2, #11
 80070a6:	761a      	strb	r2, [r3, #24]
      break;
 80070a8:	e0ce      	b.n	8007248 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6899      	ldr	r1, [r3, #8]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	899a      	ldrh	r2, [r3, #12]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	795b      	ldrb	r3, [r3, #5]
 80070b6:	2001      	movs	r0, #1
 80070b8:	9000      	str	r0, [sp, #0]
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 f8ea 	bl	8007294 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80070c6:	b29a      	uxth	r2, r3
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2206      	movs	r2, #6
 80070d0:	761a      	strb	r2, [r3, #24]
      break;
 80070d2:	e0c0      	b.n	8007256 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	795b      	ldrb	r3, [r3, #5]
 80070d8:	4619      	mov	r1, r3
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 fc4c 	bl	8007978 <USBH_LL_GetURBState>
 80070e0:	4603      	mov	r3, r0
 80070e2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80070e4:	7bbb      	ldrb	r3, [r7, #14]
 80070e6:	2b01      	cmp	r3, #1
 80070e8:	d103      	bne.n	80070f2 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2207      	movs	r2, #7
 80070ee:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80070f0:	e0ac      	b.n	800724c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 80070f2:	7bbb      	ldrb	r3, [r7, #14]
 80070f4:	2b05      	cmp	r3, #5
 80070f6:	d105      	bne.n	8007104 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	220c      	movs	r2, #12
 80070fc:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80070fe:	2303      	movs	r3, #3
 8007100:	73fb      	strb	r3, [r7, #15]
      break;
 8007102:	e0a3      	b.n	800724c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007104:	7bbb      	ldrb	r3, [r7, #14]
 8007106:	2b02      	cmp	r3, #2
 8007108:	d103      	bne.n	8007112 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2205      	movs	r2, #5
 800710e:	761a      	strb	r2, [r3, #24]
      break;
 8007110:	e09c      	b.n	800724c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8007112:	7bbb      	ldrb	r3, [r7, #14]
 8007114:	2b04      	cmp	r3, #4
 8007116:	f040 8099 	bne.w	800724c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	220b      	movs	r2, #11
 800711e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007120:	2302      	movs	r3, #2
 8007122:	73fb      	strb	r3, [r7, #15]
      break;
 8007124:	e092      	b.n	800724c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	791b      	ldrb	r3, [r3, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	2100      	movs	r1, #0
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 f8d5 	bl	80072de <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800713a:	b29a      	uxth	r2, r3
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2208      	movs	r2, #8
 8007144:	761a      	strb	r2, [r3, #24]

      break;
 8007146:	e086      	b.n	8007256 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	791b      	ldrb	r3, [r3, #4]
 800714c:	4619      	mov	r1, r3
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 fc12 	bl	8007978 <USBH_LL_GetURBState>
 8007154:	4603      	mov	r3, r0
 8007156:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007158:	7bbb      	ldrb	r3, [r7, #14]
 800715a:	2b01      	cmp	r3, #1
 800715c:	d105      	bne.n	800716a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	220d      	movs	r2, #13
 8007162:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007164:	2300      	movs	r3, #0
 8007166:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007168:	e072      	b.n	8007250 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800716a:	7bbb      	ldrb	r3, [r7, #14]
 800716c:	2b04      	cmp	r3, #4
 800716e:	d103      	bne.n	8007178 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	220b      	movs	r2, #11
 8007174:	761a      	strb	r2, [r3, #24]
      break;
 8007176:	e06b      	b.n	8007250 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8007178:	7bbb      	ldrb	r3, [r7, #14]
 800717a:	2b05      	cmp	r3, #5
 800717c:	d168      	bne.n	8007250 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800717e:	2303      	movs	r3, #3
 8007180:	73fb      	strb	r3, [r7, #15]
      break;
 8007182:	e065      	b.n	8007250 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	795b      	ldrb	r3, [r3, #5]
 8007188:	2201      	movs	r2, #1
 800718a:	9200      	str	r2, [sp, #0]
 800718c:	2200      	movs	r2, #0
 800718e:	2100      	movs	r1, #0
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f000 f87f 	bl	8007294 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800719c:	b29a      	uxth	r2, r3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	220a      	movs	r2, #10
 80071a6:	761a      	strb	r2, [r3, #24]
      break;
 80071a8:	e055      	b.n	8007256 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	795b      	ldrb	r3, [r3, #5]
 80071ae:	4619      	mov	r1, r3
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 fbe1 	bl	8007978 <USBH_LL_GetURBState>
 80071b6:	4603      	mov	r3, r0
 80071b8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80071ba:	7bbb      	ldrb	r3, [r7, #14]
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d105      	bne.n	80071cc <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 80071c0:	2300      	movs	r3, #0
 80071c2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	220d      	movs	r2, #13
 80071c8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80071ca:	e043      	b.n	8007254 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 80071cc:	7bbb      	ldrb	r3, [r7, #14]
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d103      	bne.n	80071da <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2209      	movs	r2, #9
 80071d6:	761a      	strb	r2, [r3, #24]
      break;
 80071d8:	e03c      	b.n	8007254 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 80071da:	7bbb      	ldrb	r3, [r7, #14]
 80071dc:	2b04      	cmp	r3, #4
 80071de:	d139      	bne.n	8007254 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	220b      	movs	r2, #11
 80071e4:	761a      	strb	r2, [r3, #24]
      break;
 80071e6:	e035      	b.n	8007254 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	7e5b      	ldrb	r3, [r3, #25]
 80071ec:	3301      	adds	r3, #1
 80071ee:	b2da      	uxtb	r2, r3
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	765a      	strb	r2, [r3, #25]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	7e5b      	ldrb	r3, [r3, #25]
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d806      	bhi.n	800720a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2201      	movs	r2, #1
 8007206:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007208:	e025      	b.n	8007256 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007210:	2106      	movs	r1, #6
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2200      	movs	r2, #0
 800721a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	795b      	ldrb	r3, [r3, #5]
 8007220:	4619      	mov	r1, r3
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 f90c 	bl	8007440 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	791b      	ldrb	r3, [r3, #4]
 800722c:	4619      	mov	r1, r3
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f000 f906 	bl	8007440 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800723a:	2302      	movs	r3, #2
 800723c:	73fb      	strb	r3, [r7, #15]
      break;
 800723e:	e00a      	b.n	8007256 <USBH_HandleControl+0x2de>

    default:
      break;
 8007240:	bf00      	nop
 8007242:	e008      	b.n	8007256 <USBH_HandleControl+0x2de>
      break;
 8007244:	bf00      	nop
 8007246:	e006      	b.n	8007256 <USBH_HandleControl+0x2de>
      break;
 8007248:	bf00      	nop
 800724a:	e004      	b.n	8007256 <USBH_HandleControl+0x2de>
      break;
 800724c:	bf00      	nop
 800724e:	e002      	b.n	8007256 <USBH_HandleControl+0x2de>
      break;
 8007250:	bf00      	nop
 8007252:	e000      	b.n	8007256 <USBH_HandleControl+0x2de>
      break;
 8007254:	bf00      	nop
  }

  return status;
 8007256:	7bfb      	ldrb	r3, [r7, #15]
}
 8007258:	4618      	mov	r0, r3
 800725a:	3710      	adds	r7, #16
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}

08007260 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b088      	sub	sp, #32
 8007264:	af04      	add	r7, sp, #16
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	4613      	mov	r3, r2
 800726c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800726e:	79f9      	ldrb	r1, [r7, #7]
 8007270:	2300      	movs	r3, #0
 8007272:	9303      	str	r3, [sp, #12]
 8007274:	2308      	movs	r3, #8
 8007276:	9302      	str	r3, [sp, #8]
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	9301      	str	r3, [sp, #4]
 800727c:	2300      	movs	r3, #0
 800727e:	9300      	str	r3, [sp, #0]
 8007280:	2300      	movs	r3, #0
 8007282:	2200      	movs	r2, #0
 8007284:	68f8      	ldr	r0, [r7, #12]
 8007286:	f000 fb46 	bl	8007916 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800728a:	2300      	movs	r3, #0
}
 800728c:	4618      	mov	r0, r3
 800728e:	3710      	adds	r7, #16
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}

08007294 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b088      	sub	sp, #32
 8007298:	af04      	add	r7, sp, #16
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	60b9      	str	r1, [r7, #8]
 800729e:	4611      	mov	r1, r2
 80072a0:	461a      	mov	r2, r3
 80072a2:	460b      	mov	r3, r1
 80072a4:	80fb      	strh	r3, [r7, #6]
 80072a6:	4613      	mov	r3, r2
 80072a8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d001      	beq.n	80072b8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80072b4:	2300      	movs	r3, #0
 80072b6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80072b8:	7979      	ldrb	r1, [r7, #5]
 80072ba:	7e3b      	ldrb	r3, [r7, #24]
 80072bc:	9303      	str	r3, [sp, #12]
 80072be:	88fb      	ldrh	r3, [r7, #6]
 80072c0:	9302      	str	r3, [sp, #8]
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	9301      	str	r3, [sp, #4]
 80072c6:	2301      	movs	r3, #1
 80072c8:	9300      	str	r3, [sp, #0]
 80072ca:	2300      	movs	r3, #0
 80072cc:	2200      	movs	r2, #0
 80072ce:	68f8      	ldr	r0, [r7, #12]
 80072d0:	f000 fb21 	bl	8007916 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80072d4:	2300      	movs	r3, #0
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3710      	adds	r7, #16
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}

080072de <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80072de:	b580      	push	{r7, lr}
 80072e0:	b088      	sub	sp, #32
 80072e2:	af04      	add	r7, sp, #16
 80072e4:	60f8      	str	r0, [r7, #12]
 80072e6:	60b9      	str	r1, [r7, #8]
 80072e8:	4611      	mov	r1, r2
 80072ea:	461a      	mov	r2, r3
 80072ec:	460b      	mov	r3, r1
 80072ee:	80fb      	strh	r3, [r7, #6]
 80072f0:	4613      	mov	r3, r2
 80072f2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80072f4:	7979      	ldrb	r1, [r7, #5]
 80072f6:	2300      	movs	r3, #0
 80072f8:	9303      	str	r3, [sp, #12]
 80072fa:	88fb      	ldrh	r3, [r7, #6]
 80072fc:	9302      	str	r3, [sp, #8]
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	9301      	str	r3, [sp, #4]
 8007302:	2301      	movs	r3, #1
 8007304:	9300      	str	r3, [sp, #0]
 8007306:	2300      	movs	r3, #0
 8007308:	2201      	movs	r2, #1
 800730a:	68f8      	ldr	r0, [r7, #12]
 800730c:	f000 fb03 	bl	8007916 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007310:	2300      	movs	r3, #0

}
 8007312:	4618      	mov	r0, r3
 8007314:	3710      	adds	r7, #16
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}

0800731a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800731a:	b580      	push	{r7, lr}
 800731c:	b088      	sub	sp, #32
 800731e:	af04      	add	r7, sp, #16
 8007320:	60f8      	str	r0, [r7, #12]
 8007322:	60b9      	str	r1, [r7, #8]
 8007324:	4611      	mov	r1, r2
 8007326:	461a      	mov	r2, r3
 8007328:	460b      	mov	r3, r1
 800732a:	80fb      	strh	r3, [r7, #6]
 800732c:	4613      	mov	r3, r2
 800732e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007336:	2b00      	cmp	r3, #0
 8007338:	d001      	beq.n	800733e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800733a:	2300      	movs	r3, #0
 800733c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800733e:	7979      	ldrb	r1, [r7, #5]
 8007340:	7e3b      	ldrb	r3, [r7, #24]
 8007342:	9303      	str	r3, [sp, #12]
 8007344:	88fb      	ldrh	r3, [r7, #6]
 8007346:	9302      	str	r3, [sp, #8]
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	9301      	str	r3, [sp, #4]
 800734c:	2301      	movs	r3, #1
 800734e:	9300      	str	r3, [sp, #0]
 8007350:	2302      	movs	r3, #2
 8007352:	2200      	movs	r2, #0
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f000 fade 	bl	8007916 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800735a:	2300      	movs	r3, #0
}
 800735c:	4618      	mov	r0, r3
 800735e:	3710      	adds	r7, #16
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}

08007364 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b088      	sub	sp, #32
 8007368:	af04      	add	r7, sp, #16
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	4611      	mov	r1, r2
 8007370:	461a      	mov	r2, r3
 8007372:	460b      	mov	r3, r1
 8007374:	80fb      	strh	r3, [r7, #6]
 8007376:	4613      	mov	r3, r2
 8007378:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800737a:	7979      	ldrb	r1, [r7, #5]
 800737c:	2300      	movs	r3, #0
 800737e:	9303      	str	r3, [sp, #12]
 8007380:	88fb      	ldrh	r3, [r7, #6]
 8007382:	9302      	str	r3, [sp, #8]
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	9301      	str	r3, [sp, #4]
 8007388:	2301      	movs	r3, #1
 800738a:	9300      	str	r3, [sp, #0]
 800738c:	2302      	movs	r3, #2
 800738e:	2201      	movs	r2, #1
 8007390:	68f8      	ldr	r0, [r7, #12]
 8007392:	f000 fac0 	bl	8007916 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007396:	2300      	movs	r3, #0
}
 8007398:	4618      	mov	r0, r3
 800739a:	3710      	adds	r7, #16
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b086      	sub	sp, #24
 80073a4:	af04      	add	r7, sp, #16
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	4608      	mov	r0, r1
 80073aa:	4611      	mov	r1, r2
 80073ac:	461a      	mov	r2, r3
 80073ae:	4603      	mov	r3, r0
 80073b0:	70fb      	strb	r3, [r7, #3]
 80073b2:	460b      	mov	r3, r1
 80073b4:	70bb      	strb	r3, [r7, #2]
 80073b6:	4613      	mov	r3, r2
 80073b8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80073ba:	7878      	ldrb	r0, [r7, #1]
 80073bc:	78ba      	ldrb	r2, [r7, #2]
 80073be:	78f9      	ldrb	r1, [r7, #3]
 80073c0:	8b3b      	ldrh	r3, [r7, #24]
 80073c2:	9302      	str	r3, [sp, #8]
 80073c4:	7d3b      	ldrb	r3, [r7, #20]
 80073c6:	9301      	str	r3, [sp, #4]
 80073c8:	7c3b      	ldrb	r3, [r7, #16]
 80073ca:	9300      	str	r3, [sp, #0]
 80073cc:	4603      	mov	r3, r0
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 fa53 	bl	800787a <USBH_LL_OpenPipe>

  return USBH_OK;
 80073d4:	2300      	movs	r3, #0
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3708      	adds	r7, #8
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}

080073de <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80073de:	b580      	push	{r7, lr}
 80073e0:	b082      	sub	sp, #8
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	6078      	str	r0, [r7, #4]
 80073e6:	460b      	mov	r3, r1
 80073e8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80073ea:	78fb      	ldrb	r3, [r7, #3]
 80073ec:	4619      	mov	r1, r3
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f000 fa72 	bl	80078d8 <USBH_LL_ClosePipe>

  return USBH_OK;
 80073f4:	2300      	movs	r3, #0
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3708      	adds	r7, #8
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}

080073fe <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80073fe:	b580      	push	{r7, lr}
 8007400:	b084      	sub	sp, #16
 8007402:	af00      	add	r7, sp, #0
 8007404:	6078      	str	r0, [r7, #4]
 8007406:	460b      	mov	r3, r1
 8007408:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f000 f836 	bl	800747c <USBH_GetFreePipe>
 8007410:	4603      	mov	r3, r0
 8007412:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007414:	89fb      	ldrh	r3, [r7, #14]
 8007416:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800741a:	4293      	cmp	r3, r2
 800741c:	d00a      	beq.n	8007434 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800741e:	78fa      	ldrb	r2, [r7, #3]
 8007420:	89fb      	ldrh	r3, [r7, #14]
 8007422:	f003 030f 	and.w	r3, r3, #15
 8007426:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800742a:	6879      	ldr	r1, [r7, #4]
 800742c:	33e0      	adds	r3, #224	; 0xe0
 800742e:	009b      	lsls	r3, r3, #2
 8007430:	440b      	add	r3, r1
 8007432:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007434:	89fb      	ldrh	r3, [r7, #14]
 8007436:	b2db      	uxtb	r3, r3
}
 8007438:	4618      	mov	r0, r3
 800743a:	3710      	adds	r7, #16
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007440:	b480      	push	{r7}
 8007442:	b083      	sub	sp, #12
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	460b      	mov	r3, r1
 800744a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800744c:	78fb      	ldrb	r3, [r7, #3]
 800744e:	2b0f      	cmp	r3, #15
 8007450:	d80d      	bhi.n	800746e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007452:	78fb      	ldrb	r3, [r7, #3]
 8007454:	687a      	ldr	r2, [r7, #4]
 8007456:	33e0      	adds	r3, #224	; 0xe0
 8007458:	009b      	lsls	r3, r3, #2
 800745a:	4413      	add	r3, r2
 800745c:	685a      	ldr	r2, [r3, #4]
 800745e:	78fb      	ldrb	r3, [r7, #3]
 8007460:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007464:	6879      	ldr	r1, [r7, #4]
 8007466:	33e0      	adds	r3, #224	; 0xe0
 8007468:	009b      	lsls	r3, r3, #2
 800746a:	440b      	add	r3, r1
 800746c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800746e:	2300      	movs	r3, #0
}
 8007470:	4618      	mov	r0, r3
 8007472:	370c      	adds	r7, #12
 8007474:	46bd      	mov	sp, r7
 8007476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747a:	4770      	bx	lr

0800747c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800747c:	b480      	push	{r7}
 800747e:	b085      	sub	sp, #20
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007484:	2300      	movs	r3, #0
 8007486:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8007488:	2300      	movs	r3, #0
 800748a:	73fb      	strb	r3, [r7, #15]
 800748c:	e00f      	b.n	80074ae <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800748e:	7bfb      	ldrb	r3, [r7, #15]
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	33e0      	adds	r3, #224	; 0xe0
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	4413      	add	r3, r2
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d102      	bne.n	80074a8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80074a2:	7bfb      	ldrb	r3, [r7, #15]
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	e007      	b.n	80074b8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 80074a8:	7bfb      	ldrb	r3, [r7, #15]
 80074aa:	3301      	adds	r3, #1
 80074ac:	73fb      	strb	r3, [r7, #15]
 80074ae:	7bfb      	ldrb	r3, [r7, #15]
 80074b0:	2b0f      	cmp	r3, #15
 80074b2:	d9ec      	bls.n	800748e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80074b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	3714      	adds	r7, #20
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr

080074c4 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80074c8:	2201      	movs	r2, #1
 80074ca:	490e      	ldr	r1, [pc, #56]	; (8007504 <MX_USB_HOST_Init+0x40>)
 80074cc:	480e      	ldr	r0, [pc, #56]	; (8007508 <MX_USB_HOST_Init+0x44>)
 80074ce:	f7fe fba5 	bl	8005c1c <USBH_Init>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d001      	beq.n	80074dc <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80074d8:	f7f9 fa50 	bl	800097c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80074dc:	490b      	ldr	r1, [pc, #44]	; (800750c <MX_USB_HOST_Init+0x48>)
 80074de:	480a      	ldr	r0, [pc, #40]	; (8007508 <MX_USB_HOST_Init+0x44>)
 80074e0:	f7fe fc2a 	bl	8005d38 <USBH_RegisterClass>
 80074e4:	4603      	mov	r3, r0
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d001      	beq.n	80074ee <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80074ea:	f7f9 fa47 	bl	800097c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80074ee:	4806      	ldr	r0, [pc, #24]	; (8007508 <MX_USB_HOST_Init+0x44>)
 80074f0:	f7fe fcae 	bl	8005e50 <USBH_Start>
 80074f4:	4603      	mov	r3, r0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d001      	beq.n	80074fe <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80074fa:	f7f9 fa3f 	bl	800097c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80074fe:	bf00      	nop
 8007500:	bd80      	pop	{r7, pc}
 8007502:	bf00      	nop
 8007504:	08007525 	.word	0x08007525
 8007508:	200001a0 	.word	0x200001a0
 800750c:	2000000c 	.word	0x2000000c

08007510 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007514:	4802      	ldr	r0, [pc, #8]	; (8007520 <MX_USB_HOST_Process+0x10>)
 8007516:	f7fe fcab 	bl	8005e70 <USBH_Process>
}
 800751a:	bf00      	nop
 800751c:	bd80      	pop	{r7, pc}
 800751e:	bf00      	nop
 8007520:	200001a0 	.word	0x200001a0

08007524 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007524:	b480      	push	{r7}
 8007526:	b083      	sub	sp, #12
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
 800752c:	460b      	mov	r3, r1
 800752e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007530:	78fb      	ldrb	r3, [r7, #3]
 8007532:	3b01      	subs	r3, #1
 8007534:	2b04      	cmp	r3, #4
 8007536:	d819      	bhi.n	800756c <USBH_UserProcess+0x48>
 8007538:	a201      	add	r2, pc, #4	; (adr r2, 8007540 <USBH_UserProcess+0x1c>)
 800753a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800753e:	bf00      	nop
 8007540:	0800756d 	.word	0x0800756d
 8007544:	0800755d 	.word	0x0800755d
 8007548:	0800756d 	.word	0x0800756d
 800754c:	08007565 	.word	0x08007565
 8007550:	08007555 	.word	0x08007555
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007554:	4b09      	ldr	r3, [pc, #36]	; (800757c <USBH_UserProcess+0x58>)
 8007556:	2203      	movs	r2, #3
 8007558:	701a      	strb	r2, [r3, #0]
  break;
 800755a:	e008      	b.n	800756e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800755c:	4b07      	ldr	r3, [pc, #28]	; (800757c <USBH_UserProcess+0x58>)
 800755e:	2202      	movs	r2, #2
 8007560:	701a      	strb	r2, [r3, #0]
  break;
 8007562:	e004      	b.n	800756e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007564:	4b05      	ldr	r3, [pc, #20]	; (800757c <USBH_UserProcess+0x58>)
 8007566:	2201      	movs	r2, #1
 8007568:	701a      	strb	r2, [r3, #0]
  break;
 800756a:	e000      	b.n	800756e <USBH_UserProcess+0x4a>

  default:
  break;
 800756c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800756e:	bf00      	nop
 8007570:	370c      	adds	r7, #12
 8007572:	46bd      	mov	sp, r7
 8007574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007578:	4770      	bx	lr
 800757a:	bf00      	nop
 800757c:	20000578 	.word	0x20000578

08007580 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b08a      	sub	sp, #40	; 0x28
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007588:	f107 0314 	add.w	r3, r7, #20
 800758c:	2200      	movs	r2, #0
 800758e:	601a      	str	r2, [r3, #0]
 8007590:	605a      	str	r2, [r3, #4]
 8007592:	609a      	str	r2, [r3, #8]
 8007594:	60da      	str	r2, [r3, #12]
 8007596:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80075a0:	d147      	bne.n	8007632 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80075a2:	2300      	movs	r3, #0
 80075a4:	613b      	str	r3, [r7, #16]
 80075a6:	4b25      	ldr	r3, [pc, #148]	; (800763c <HAL_HCD_MspInit+0xbc>)
 80075a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075aa:	4a24      	ldr	r2, [pc, #144]	; (800763c <HAL_HCD_MspInit+0xbc>)
 80075ac:	f043 0301 	orr.w	r3, r3, #1
 80075b0:	6313      	str	r3, [r2, #48]	; 0x30
 80075b2:	4b22      	ldr	r3, [pc, #136]	; (800763c <HAL_HCD_MspInit+0xbc>)
 80075b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075b6:	f003 0301 	and.w	r3, r3, #1
 80075ba:	613b      	str	r3, [r7, #16]
 80075bc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80075be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80075c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80075c4:	2300      	movs	r3, #0
 80075c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075c8:	2300      	movs	r3, #0
 80075ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80075cc:	f107 0314 	add.w	r3, r7, #20
 80075d0:	4619      	mov	r1, r3
 80075d2:	481b      	ldr	r0, [pc, #108]	; (8007640 <HAL_HCD_MspInit+0xc0>)
 80075d4:	f7f9 fdb0 	bl	8001138 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80075d8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80075dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075de:	2302      	movs	r3, #2
 80075e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075e2:	2300      	movs	r3, #0
 80075e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075e6:	2300      	movs	r3, #0
 80075e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80075ea:	230a      	movs	r3, #10
 80075ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80075ee:	f107 0314 	add.w	r3, r7, #20
 80075f2:	4619      	mov	r1, r3
 80075f4:	4812      	ldr	r0, [pc, #72]	; (8007640 <HAL_HCD_MspInit+0xc0>)
 80075f6:	f7f9 fd9f 	bl	8001138 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80075fa:	4b10      	ldr	r3, [pc, #64]	; (800763c <HAL_HCD_MspInit+0xbc>)
 80075fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075fe:	4a0f      	ldr	r2, [pc, #60]	; (800763c <HAL_HCD_MspInit+0xbc>)
 8007600:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007604:	6353      	str	r3, [r2, #52]	; 0x34
 8007606:	2300      	movs	r3, #0
 8007608:	60fb      	str	r3, [r7, #12]
 800760a:	4b0c      	ldr	r3, [pc, #48]	; (800763c <HAL_HCD_MspInit+0xbc>)
 800760c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800760e:	4a0b      	ldr	r2, [pc, #44]	; (800763c <HAL_HCD_MspInit+0xbc>)
 8007610:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007614:	6453      	str	r3, [r2, #68]	; 0x44
 8007616:	4b09      	ldr	r3, [pc, #36]	; (800763c <HAL_HCD_MspInit+0xbc>)
 8007618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800761a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800761e:	60fb      	str	r3, [r7, #12]
 8007620:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007622:	2200      	movs	r2, #0
 8007624:	2100      	movs	r1, #0
 8007626:	2043      	movs	r0, #67	; 0x43
 8007628:	f7f9 fd4f 	bl	80010ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800762c:	2043      	movs	r0, #67	; 0x43
 800762e:	f7f9 fd68 	bl	8001102 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007632:	bf00      	nop
 8007634:	3728      	adds	r7, #40	; 0x28
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	40023800 	.word	0x40023800
 8007640:	40020000 	.word	0x40020000

08007644 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b082      	sub	sp, #8
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007652:	4618      	mov	r0, r3
 8007654:	f7fe ffeb 	bl	800662e <USBH_LL_IncTimer>
}
 8007658:	bf00      	nop
 800765a:	3708      	adds	r7, #8
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b082      	sub	sp, #8
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800766e:	4618      	mov	r0, r3
 8007670:	f7ff f823 	bl	80066ba <USBH_LL_Connect>
}
 8007674:	bf00      	nop
 8007676:	3708      	adds	r7, #8
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}

0800767c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b082      	sub	sp, #8
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800768a:	4618      	mov	r0, r3
 800768c:	f7ff f82c 	bl	80066e8 <USBH_LL_Disconnect>
}
 8007690:	bf00      	nop
 8007692:	3708      	adds	r7, #8
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8007698:	b480      	push	{r7}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	460b      	mov	r3, r1
 80076a2:	70fb      	strb	r3, [r7, #3]
 80076a4:	4613      	mov	r3, r2
 80076a6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80076a8:	bf00      	nop
 80076aa:	370c      	adds	r7, #12
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr

080076b4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b082      	sub	sp, #8
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80076c2:	4618      	mov	r0, r3
 80076c4:	f7fe ffdd 	bl	8006682 <USBH_LL_PortEnabled>
}
 80076c8:	bf00      	nop
 80076ca:	3708      	adds	r7, #8
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}

080076d0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80076de:	4618      	mov	r0, r3
 80076e0:	f7fe ffdd 	bl	800669e <USBH_LL_PortDisabled>
}
 80076e4:	bf00      	nop
 80076e6:	3708      	adds	r7, #8
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}

080076ec <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b082      	sub	sp, #8
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80076fa:	2b01      	cmp	r3, #1
 80076fc:	d12a      	bne.n	8007754 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80076fe:	4a18      	ldr	r2, [pc, #96]	; (8007760 <USBH_LL_Init+0x74>)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a15      	ldr	r2, [pc, #84]	; (8007760 <USBH_LL_Init+0x74>)
 800770a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800770e:	4b14      	ldr	r3, [pc, #80]	; (8007760 <USBH_LL_Init+0x74>)
 8007710:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007714:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007716:	4b12      	ldr	r3, [pc, #72]	; (8007760 <USBH_LL_Init+0x74>)
 8007718:	2208      	movs	r2, #8
 800771a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800771c:	4b10      	ldr	r3, [pc, #64]	; (8007760 <USBH_LL_Init+0x74>)
 800771e:	2201      	movs	r2, #1
 8007720:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007722:	4b0f      	ldr	r3, [pc, #60]	; (8007760 <USBH_LL_Init+0x74>)
 8007724:	2200      	movs	r2, #0
 8007726:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007728:	4b0d      	ldr	r3, [pc, #52]	; (8007760 <USBH_LL_Init+0x74>)
 800772a:	2202      	movs	r2, #2
 800772c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800772e:	4b0c      	ldr	r3, [pc, #48]	; (8007760 <USBH_LL_Init+0x74>)
 8007730:	2200      	movs	r2, #0
 8007732:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007734:	480a      	ldr	r0, [pc, #40]	; (8007760 <USBH_LL_Init+0x74>)
 8007736:	f7f9 feb4 	bl	80014a2 <HAL_HCD_Init>
 800773a:	4603      	mov	r3, r0
 800773c:	2b00      	cmp	r3, #0
 800773e:	d001      	beq.n	8007744 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007740:	f7f9 f91c 	bl	800097c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007744:	4806      	ldr	r0, [pc, #24]	; (8007760 <USBH_LL_Init+0x74>)
 8007746:	f7fa fa98 	bl	8001c7a <HAL_HCD_GetCurrentFrame>
 800774a:	4603      	mov	r3, r0
 800774c:	4619      	mov	r1, r3
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f7fe ff5e 	bl	8006610 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007754:	2300      	movs	r3, #0
}
 8007756:	4618      	mov	r0, r3
 8007758:	3708      	adds	r7, #8
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}
 800775e:	bf00      	nop
 8007760:	2000057c 	.word	0x2000057c

08007764 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b084      	sub	sp, #16
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800776c:	2300      	movs	r3, #0
 800776e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007770:	2300      	movs	r3, #0
 8007772:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800777a:	4618      	mov	r0, r3
 800777c:	f7fa fa07 	bl	8001b8e <HAL_HCD_Start>
 8007780:	4603      	mov	r3, r0
 8007782:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007784:	7bfb      	ldrb	r3, [r7, #15]
 8007786:	4618      	mov	r0, r3
 8007788:	f000 f95c 	bl	8007a44 <USBH_Get_USB_Status>
 800778c:	4603      	mov	r3, r0
 800778e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007790:	7bbb      	ldrb	r3, [r7, #14]
}
 8007792:	4618      	mov	r0, r3
 8007794:	3710      	adds	r7, #16
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}

0800779a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800779a:	b580      	push	{r7, lr}
 800779c:	b084      	sub	sp, #16
 800779e:	af00      	add	r7, sp, #0
 80077a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077a2:	2300      	movs	r3, #0
 80077a4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80077a6:	2300      	movs	r3, #0
 80077a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80077b0:	4618      	mov	r0, r3
 80077b2:	f7fa fa0f 	bl	8001bd4 <HAL_HCD_Stop>
 80077b6:	4603      	mov	r3, r0
 80077b8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80077ba:	7bfb      	ldrb	r3, [r7, #15]
 80077bc:	4618      	mov	r0, r3
 80077be:	f000 f941 	bl	8007a44 <USBH_Get_USB_Status>
 80077c2:	4603      	mov	r3, r0
 80077c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80077c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3710      	adds	r7, #16
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80077d8:	2301      	movs	r3, #1
 80077da:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80077e2:	4618      	mov	r0, r3
 80077e4:	f7fa fa57 	bl	8001c96 <HAL_HCD_GetCurrentSpeed>
 80077e8:	4603      	mov	r3, r0
 80077ea:	2b02      	cmp	r3, #2
 80077ec:	d00c      	beq.n	8007808 <USBH_LL_GetSpeed+0x38>
 80077ee:	2b02      	cmp	r3, #2
 80077f0:	d80d      	bhi.n	800780e <USBH_LL_GetSpeed+0x3e>
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d002      	beq.n	80077fc <USBH_LL_GetSpeed+0x2c>
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	d003      	beq.n	8007802 <USBH_LL_GetSpeed+0x32>
 80077fa:	e008      	b.n	800780e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80077fc:	2300      	movs	r3, #0
 80077fe:	73fb      	strb	r3, [r7, #15]
    break;
 8007800:	e008      	b.n	8007814 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007802:	2301      	movs	r3, #1
 8007804:	73fb      	strb	r3, [r7, #15]
    break;
 8007806:	e005      	b.n	8007814 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007808:	2302      	movs	r3, #2
 800780a:	73fb      	strb	r3, [r7, #15]
    break;
 800780c:	e002      	b.n	8007814 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800780e:	2301      	movs	r3, #1
 8007810:	73fb      	strb	r3, [r7, #15]
    break;
 8007812:	bf00      	nop
  }
  return  speed;
 8007814:	7bfb      	ldrb	r3, [r7, #15]
}
 8007816:	4618      	mov	r0, r3
 8007818:	3710      	adds	r7, #16
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}

0800781e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800781e:	b580      	push	{r7, lr}
 8007820:	b084      	sub	sp, #16
 8007822:	af00      	add	r7, sp, #0
 8007824:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007826:	2300      	movs	r3, #0
 8007828:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800782a:	2300      	movs	r3, #0
 800782c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007834:	4618      	mov	r0, r3
 8007836:	f7fa f9ea 	bl	8001c0e <HAL_HCD_ResetPort>
 800783a:	4603      	mov	r3, r0
 800783c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800783e:	7bfb      	ldrb	r3, [r7, #15]
 8007840:	4618      	mov	r0, r3
 8007842:	f000 f8ff 	bl	8007a44 <USBH_Get_USB_Status>
 8007846:	4603      	mov	r3, r0
 8007848:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800784a:	7bbb      	ldrb	r3, [r7, #14]
}
 800784c:	4618      	mov	r0, r3
 800784e:	3710      	adds	r7, #16
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}

08007854 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b082      	sub	sp, #8
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
 800785c:	460b      	mov	r3, r1
 800785e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007866:	78fa      	ldrb	r2, [r7, #3]
 8007868:	4611      	mov	r1, r2
 800786a:	4618      	mov	r0, r3
 800786c:	f7fa f9f1 	bl	8001c52 <HAL_HCD_HC_GetXferCount>
 8007870:	4603      	mov	r3, r0
}
 8007872:	4618      	mov	r0, r3
 8007874:	3708      	adds	r7, #8
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}

0800787a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800787a:	b590      	push	{r4, r7, lr}
 800787c:	b089      	sub	sp, #36	; 0x24
 800787e:	af04      	add	r7, sp, #16
 8007880:	6078      	str	r0, [r7, #4]
 8007882:	4608      	mov	r0, r1
 8007884:	4611      	mov	r1, r2
 8007886:	461a      	mov	r2, r3
 8007888:	4603      	mov	r3, r0
 800788a:	70fb      	strb	r3, [r7, #3]
 800788c:	460b      	mov	r3, r1
 800788e:	70bb      	strb	r3, [r7, #2]
 8007890:	4613      	mov	r3, r2
 8007892:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007894:	2300      	movs	r3, #0
 8007896:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007898:	2300      	movs	r3, #0
 800789a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80078a2:	787c      	ldrb	r4, [r7, #1]
 80078a4:	78ba      	ldrb	r2, [r7, #2]
 80078a6:	78f9      	ldrb	r1, [r7, #3]
 80078a8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80078aa:	9302      	str	r3, [sp, #8]
 80078ac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80078b0:	9301      	str	r3, [sp, #4]
 80078b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80078b6:	9300      	str	r3, [sp, #0]
 80078b8:	4623      	mov	r3, r4
 80078ba:	f7f9 fe54 	bl	8001566 <HAL_HCD_HC_Init>
 80078be:	4603      	mov	r3, r0
 80078c0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80078c2:	7bfb      	ldrb	r3, [r7, #15]
 80078c4:	4618      	mov	r0, r3
 80078c6:	f000 f8bd 	bl	8007a44 <USBH_Get_USB_Status>
 80078ca:	4603      	mov	r3, r0
 80078cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80078ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3714      	adds	r7, #20
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd90      	pop	{r4, r7, pc}

080078d8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b084      	sub	sp, #16
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
 80078e0:	460b      	mov	r3, r1
 80078e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80078e4:	2300      	movs	r3, #0
 80078e6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80078e8:	2300      	movs	r3, #0
 80078ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80078f2:	78fa      	ldrb	r2, [r7, #3]
 80078f4:	4611      	mov	r1, r2
 80078f6:	4618      	mov	r0, r3
 80078f8:	f7f9 fec4 	bl	8001684 <HAL_HCD_HC_Halt>
 80078fc:	4603      	mov	r3, r0
 80078fe:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007900:	7bfb      	ldrb	r3, [r7, #15]
 8007902:	4618      	mov	r0, r3
 8007904:	f000 f89e 	bl	8007a44 <USBH_Get_USB_Status>
 8007908:	4603      	mov	r3, r0
 800790a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800790c:	7bbb      	ldrb	r3, [r7, #14]
}
 800790e:	4618      	mov	r0, r3
 8007910:	3710      	adds	r7, #16
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}

08007916 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007916:	b590      	push	{r4, r7, lr}
 8007918:	b089      	sub	sp, #36	; 0x24
 800791a:	af04      	add	r7, sp, #16
 800791c:	6078      	str	r0, [r7, #4]
 800791e:	4608      	mov	r0, r1
 8007920:	4611      	mov	r1, r2
 8007922:	461a      	mov	r2, r3
 8007924:	4603      	mov	r3, r0
 8007926:	70fb      	strb	r3, [r7, #3]
 8007928:	460b      	mov	r3, r1
 800792a:	70bb      	strb	r3, [r7, #2]
 800792c:	4613      	mov	r3, r2
 800792e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007930:	2300      	movs	r3, #0
 8007932:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007934:	2300      	movs	r3, #0
 8007936:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800793e:	787c      	ldrb	r4, [r7, #1]
 8007940:	78ba      	ldrb	r2, [r7, #2]
 8007942:	78f9      	ldrb	r1, [r7, #3]
 8007944:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007948:	9303      	str	r3, [sp, #12]
 800794a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800794c:	9302      	str	r3, [sp, #8]
 800794e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007950:	9301      	str	r3, [sp, #4]
 8007952:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007956:	9300      	str	r3, [sp, #0]
 8007958:	4623      	mov	r3, r4
 800795a:	f7f9 feb7 	bl	80016cc <HAL_HCD_HC_SubmitRequest>
 800795e:	4603      	mov	r3, r0
 8007960:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8007962:	7bfb      	ldrb	r3, [r7, #15]
 8007964:	4618      	mov	r0, r3
 8007966:	f000 f86d 	bl	8007a44 <USBH_Get_USB_Status>
 800796a:	4603      	mov	r3, r0
 800796c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800796e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007970:	4618      	mov	r0, r3
 8007972:	3714      	adds	r7, #20
 8007974:	46bd      	mov	sp, r7
 8007976:	bd90      	pop	{r4, r7, pc}

08007978 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b082      	sub	sp, #8
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	460b      	mov	r3, r1
 8007982:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800798a:	78fa      	ldrb	r2, [r7, #3]
 800798c:	4611      	mov	r1, r2
 800798e:	4618      	mov	r0, r3
 8007990:	f7fa f94b 	bl	8001c2a <HAL_HCD_HC_GetURBState>
 8007994:	4603      	mov	r3, r0
}
 8007996:	4618      	mov	r0, r3
 8007998:	3708      	adds	r7, #8
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}

0800799e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800799e:	b580      	push	{r7, lr}
 80079a0:	b082      	sub	sp, #8
 80079a2:	af00      	add	r7, sp, #0
 80079a4:	6078      	str	r0, [r7, #4]
 80079a6:	460b      	mov	r3, r1
 80079a8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d103      	bne.n	80079bc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80079b4:	78fb      	ldrb	r3, [r7, #3]
 80079b6:	4618      	mov	r0, r3
 80079b8:	f000 f870 	bl	8007a9c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80079bc:	20c8      	movs	r0, #200	; 0xc8
 80079be:	f7f9 fa85 	bl	8000ecc <HAL_Delay>
  return USBH_OK;
 80079c2:	2300      	movs	r3, #0
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3708      	adds	r7, #8
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}

080079cc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b085      	sub	sp, #20
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	460b      	mov	r3, r1
 80079d6:	70fb      	strb	r3, [r7, #3]
 80079d8:	4613      	mov	r3, r2
 80079da:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80079e2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80079e4:	78fb      	ldrb	r3, [r7, #3]
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	212c      	movs	r1, #44	; 0x2c
 80079ea:	fb01 f303 	mul.w	r3, r1, r3
 80079ee:	4413      	add	r3, r2
 80079f0:	333b      	adds	r3, #59	; 0x3b
 80079f2:	781b      	ldrb	r3, [r3, #0]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d009      	beq.n	8007a0c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80079f8:	78fb      	ldrb	r3, [r7, #3]
 80079fa:	68fa      	ldr	r2, [r7, #12]
 80079fc:	212c      	movs	r1, #44	; 0x2c
 80079fe:	fb01 f303 	mul.w	r3, r1, r3
 8007a02:	4413      	add	r3, r2
 8007a04:	3354      	adds	r3, #84	; 0x54
 8007a06:	78ba      	ldrb	r2, [r7, #2]
 8007a08:	701a      	strb	r2, [r3, #0]
 8007a0a:	e008      	b.n	8007a1e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007a0c:	78fb      	ldrb	r3, [r7, #3]
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	212c      	movs	r1, #44	; 0x2c
 8007a12:	fb01 f303 	mul.w	r3, r1, r3
 8007a16:	4413      	add	r3, r2
 8007a18:	3355      	adds	r3, #85	; 0x55
 8007a1a:	78ba      	ldrb	r2, [r7, #2]
 8007a1c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007a1e:	2300      	movs	r3, #0
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3714      	adds	r7, #20
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b082      	sub	sp, #8
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f7f9 fa49 	bl	8000ecc <HAL_Delay>
}
 8007a3a:	bf00      	nop
 8007a3c:	3708      	adds	r7, #8
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}
	...

08007a44 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007a52:	79fb      	ldrb	r3, [r7, #7]
 8007a54:	2b03      	cmp	r3, #3
 8007a56:	d817      	bhi.n	8007a88 <USBH_Get_USB_Status+0x44>
 8007a58:	a201      	add	r2, pc, #4	; (adr r2, 8007a60 <USBH_Get_USB_Status+0x1c>)
 8007a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a5e:	bf00      	nop
 8007a60:	08007a71 	.word	0x08007a71
 8007a64:	08007a77 	.word	0x08007a77
 8007a68:	08007a7d 	.word	0x08007a7d
 8007a6c:	08007a83 	.word	0x08007a83
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007a70:	2300      	movs	r3, #0
 8007a72:	73fb      	strb	r3, [r7, #15]
    break;
 8007a74:	e00b      	b.n	8007a8e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8007a76:	2302      	movs	r3, #2
 8007a78:	73fb      	strb	r3, [r7, #15]
    break;
 8007a7a:	e008      	b.n	8007a8e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	73fb      	strb	r3, [r7, #15]
    break;
 8007a80:	e005      	b.n	8007a8e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007a82:	2302      	movs	r3, #2
 8007a84:	73fb      	strb	r3, [r7, #15]
    break;
 8007a86:	e002      	b.n	8007a8e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8007a88:	2302      	movs	r3, #2
 8007a8a:	73fb      	strb	r3, [r7, #15]
    break;
 8007a8c:	bf00      	nop
  }
  return usb_status;
 8007a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3714      	adds	r7, #20
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8007aa6:	79fb      	ldrb	r3, [r7, #7]
 8007aa8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8007aaa:	79fb      	ldrb	r3, [r7, #7]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d102      	bne.n	8007ab6 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	73fb      	strb	r3, [r7, #15]
 8007ab4:	e001      	b.n	8007aba <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8007aba:	7bfb      	ldrb	r3, [r7, #15]
 8007abc:	461a      	mov	r2, r3
 8007abe:	2101      	movs	r1, #1
 8007ac0:	4803      	ldr	r0, [pc, #12]	; (8007ad0 <MX_DriverVbusFS+0x34>)
 8007ac2:	f7f9 fcd5 	bl	8001470 <HAL_GPIO_WritePin>
}
 8007ac6:	bf00      	nop
 8007ac8:	3710      	adds	r7, #16
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	40020800 	.word	0x40020800

08007ad4 <malloc>:
 8007ad4:	4b02      	ldr	r3, [pc, #8]	; (8007ae0 <malloc+0xc>)
 8007ad6:	4601      	mov	r1, r0
 8007ad8:	6818      	ldr	r0, [r3, #0]
 8007ada:	f000 b82b 	b.w	8007b34 <_malloc_r>
 8007ade:	bf00      	nop
 8007ae0:	20000084 	.word	0x20000084

08007ae4 <free>:
 8007ae4:	4b02      	ldr	r3, [pc, #8]	; (8007af0 <free+0xc>)
 8007ae6:	4601      	mov	r1, r0
 8007ae8:	6818      	ldr	r0, [r3, #0]
 8007aea:	f000 bb1d 	b.w	8008128 <_free_r>
 8007aee:	bf00      	nop
 8007af0:	20000084 	.word	0x20000084

08007af4 <sbrk_aligned>:
 8007af4:	b570      	push	{r4, r5, r6, lr}
 8007af6:	4e0e      	ldr	r6, [pc, #56]	; (8007b30 <sbrk_aligned+0x3c>)
 8007af8:	460c      	mov	r4, r1
 8007afa:	6831      	ldr	r1, [r6, #0]
 8007afc:	4605      	mov	r5, r0
 8007afe:	b911      	cbnz	r1, 8007b06 <sbrk_aligned+0x12>
 8007b00:	f000 fac4 	bl	800808c <_sbrk_r>
 8007b04:	6030      	str	r0, [r6, #0]
 8007b06:	4621      	mov	r1, r4
 8007b08:	4628      	mov	r0, r5
 8007b0a:	f000 fabf 	bl	800808c <_sbrk_r>
 8007b0e:	1c43      	adds	r3, r0, #1
 8007b10:	d00a      	beq.n	8007b28 <sbrk_aligned+0x34>
 8007b12:	1cc4      	adds	r4, r0, #3
 8007b14:	f024 0403 	bic.w	r4, r4, #3
 8007b18:	42a0      	cmp	r0, r4
 8007b1a:	d007      	beq.n	8007b2c <sbrk_aligned+0x38>
 8007b1c:	1a21      	subs	r1, r4, r0
 8007b1e:	4628      	mov	r0, r5
 8007b20:	f000 fab4 	bl	800808c <_sbrk_r>
 8007b24:	3001      	adds	r0, #1
 8007b26:	d101      	bne.n	8007b2c <sbrk_aligned+0x38>
 8007b28:	f04f 34ff 	mov.w	r4, #4294967295
 8007b2c:	4620      	mov	r0, r4
 8007b2e:	bd70      	pop	{r4, r5, r6, pc}
 8007b30:	20000884 	.word	0x20000884

08007b34 <_malloc_r>:
 8007b34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b38:	1ccd      	adds	r5, r1, #3
 8007b3a:	f025 0503 	bic.w	r5, r5, #3
 8007b3e:	3508      	adds	r5, #8
 8007b40:	2d0c      	cmp	r5, #12
 8007b42:	bf38      	it	cc
 8007b44:	250c      	movcc	r5, #12
 8007b46:	2d00      	cmp	r5, #0
 8007b48:	4607      	mov	r7, r0
 8007b4a:	db01      	blt.n	8007b50 <_malloc_r+0x1c>
 8007b4c:	42a9      	cmp	r1, r5
 8007b4e:	d905      	bls.n	8007b5c <_malloc_r+0x28>
 8007b50:	230c      	movs	r3, #12
 8007b52:	603b      	str	r3, [r7, #0]
 8007b54:	2600      	movs	r6, #0
 8007b56:	4630      	mov	r0, r6
 8007b58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b5c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007c30 <_malloc_r+0xfc>
 8007b60:	f000 f868 	bl	8007c34 <__malloc_lock>
 8007b64:	f8d8 3000 	ldr.w	r3, [r8]
 8007b68:	461c      	mov	r4, r3
 8007b6a:	bb5c      	cbnz	r4, 8007bc4 <_malloc_r+0x90>
 8007b6c:	4629      	mov	r1, r5
 8007b6e:	4638      	mov	r0, r7
 8007b70:	f7ff ffc0 	bl	8007af4 <sbrk_aligned>
 8007b74:	1c43      	adds	r3, r0, #1
 8007b76:	4604      	mov	r4, r0
 8007b78:	d155      	bne.n	8007c26 <_malloc_r+0xf2>
 8007b7a:	f8d8 4000 	ldr.w	r4, [r8]
 8007b7e:	4626      	mov	r6, r4
 8007b80:	2e00      	cmp	r6, #0
 8007b82:	d145      	bne.n	8007c10 <_malloc_r+0xdc>
 8007b84:	2c00      	cmp	r4, #0
 8007b86:	d048      	beq.n	8007c1a <_malloc_r+0xe6>
 8007b88:	6823      	ldr	r3, [r4, #0]
 8007b8a:	4631      	mov	r1, r6
 8007b8c:	4638      	mov	r0, r7
 8007b8e:	eb04 0903 	add.w	r9, r4, r3
 8007b92:	f000 fa7b 	bl	800808c <_sbrk_r>
 8007b96:	4581      	cmp	r9, r0
 8007b98:	d13f      	bne.n	8007c1a <_malloc_r+0xe6>
 8007b9a:	6821      	ldr	r1, [r4, #0]
 8007b9c:	1a6d      	subs	r5, r5, r1
 8007b9e:	4629      	mov	r1, r5
 8007ba0:	4638      	mov	r0, r7
 8007ba2:	f7ff ffa7 	bl	8007af4 <sbrk_aligned>
 8007ba6:	3001      	adds	r0, #1
 8007ba8:	d037      	beq.n	8007c1a <_malloc_r+0xe6>
 8007baa:	6823      	ldr	r3, [r4, #0]
 8007bac:	442b      	add	r3, r5
 8007bae:	6023      	str	r3, [r4, #0]
 8007bb0:	f8d8 3000 	ldr.w	r3, [r8]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d038      	beq.n	8007c2a <_malloc_r+0xf6>
 8007bb8:	685a      	ldr	r2, [r3, #4]
 8007bba:	42a2      	cmp	r2, r4
 8007bbc:	d12b      	bne.n	8007c16 <_malloc_r+0xe2>
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	605a      	str	r2, [r3, #4]
 8007bc2:	e00f      	b.n	8007be4 <_malloc_r+0xb0>
 8007bc4:	6822      	ldr	r2, [r4, #0]
 8007bc6:	1b52      	subs	r2, r2, r5
 8007bc8:	d41f      	bmi.n	8007c0a <_malloc_r+0xd6>
 8007bca:	2a0b      	cmp	r2, #11
 8007bcc:	d917      	bls.n	8007bfe <_malloc_r+0xca>
 8007bce:	1961      	adds	r1, r4, r5
 8007bd0:	42a3      	cmp	r3, r4
 8007bd2:	6025      	str	r5, [r4, #0]
 8007bd4:	bf18      	it	ne
 8007bd6:	6059      	strne	r1, [r3, #4]
 8007bd8:	6863      	ldr	r3, [r4, #4]
 8007bda:	bf08      	it	eq
 8007bdc:	f8c8 1000 	streq.w	r1, [r8]
 8007be0:	5162      	str	r2, [r4, r5]
 8007be2:	604b      	str	r3, [r1, #4]
 8007be4:	4638      	mov	r0, r7
 8007be6:	f104 060b 	add.w	r6, r4, #11
 8007bea:	f000 f829 	bl	8007c40 <__malloc_unlock>
 8007bee:	f026 0607 	bic.w	r6, r6, #7
 8007bf2:	1d23      	adds	r3, r4, #4
 8007bf4:	1af2      	subs	r2, r6, r3
 8007bf6:	d0ae      	beq.n	8007b56 <_malloc_r+0x22>
 8007bf8:	1b9b      	subs	r3, r3, r6
 8007bfa:	50a3      	str	r3, [r4, r2]
 8007bfc:	e7ab      	b.n	8007b56 <_malloc_r+0x22>
 8007bfe:	42a3      	cmp	r3, r4
 8007c00:	6862      	ldr	r2, [r4, #4]
 8007c02:	d1dd      	bne.n	8007bc0 <_malloc_r+0x8c>
 8007c04:	f8c8 2000 	str.w	r2, [r8]
 8007c08:	e7ec      	b.n	8007be4 <_malloc_r+0xb0>
 8007c0a:	4623      	mov	r3, r4
 8007c0c:	6864      	ldr	r4, [r4, #4]
 8007c0e:	e7ac      	b.n	8007b6a <_malloc_r+0x36>
 8007c10:	4634      	mov	r4, r6
 8007c12:	6876      	ldr	r6, [r6, #4]
 8007c14:	e7b4      	b.n	8007b80 <_malloc_r+0x4c>
 8007c16:	4613      	mov	r3, r2
 8007c18:	e7cc      	b.n	8007bb4 <_malloc_r+0x80>
 8007c1a:	230c      	movs	r3, #12
 8007c1c:	603b      	str	r3, [r7, #0]
 8007c1e:	4638      	mov	r0, r7
 8007c20:	f000 f80e 	bl	8007c40 <__malloc_unlock>
 8007c24:	e797      	b.n	8007b56 <_malloc_r+0x22>
 8007c26:	6025      	str	r5, [r4, #0]
 8007c28:	e7dc      	b.n	8007be4 <_malloc_r+0xb0>
 8007c2a:	605b      	str	r3, [r3, #4]
 8007c2c:	deff      	udf	#255	; 0xff
 8007c2e:	bf00      	nop
 8007c30:	20000880 	.word	0x20000880

08007c34 <__malloc_lock>:
 8007c34:	4801      	ldr	r0, [pc, #4]	; (8007c3c <__malloc_lock+0x8>)
 8007c36:	f000 ba75 	b.w	8008124 <__retarget_lock_acquire_recursive>
 8007c3a:	bf00      	nop
 8007c3c:	200009c8 	.word	0x200009c8

08007c40 <__malloc_unlock>:
 8007c40:	4801      	ldr	r0, [pc, #4]	; (8007c48 <__malloc_unlock+0x8>)
 8007c42:	f000 ba70 	b.w	8008126 <__retarget_lock_release_recursive>
 8007c46:	bf00      	nop
 8007c48:	200009c8 	.word	0x200009c8

08007c4c <std>:
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	b510      	push	{r4, lr}
 8007c50:	4604      	mov	r4, r0
 8007c52:	e9c0 3300 	strd	r3, r3, [r0]
 8007c56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c5a:	6083      	str	r3, [r0, #8]
 8007c5c:	8181      	strh	r1, [r0, #12]
 8007c5e:	6643      	str	r3, [r0, #100]	; 0x64
 8007c60:	81c2      	strh	r2, [r0, #14]
 8007c62:	6183      	str	r3, [r0, #24]
 8007c64:	4619      	mov	r1, r3
 8007c66:	2208      	movs	r2, #8
 8007c68:	305c      	adds	r0, #92	; 0x5c
 8007c6a:	f000 f9d3 	bl	8008014 <memset>
 8007c6e:	4b05      	ldr	r3, [pc, #20]	; (8007c84 <std+0x38>)
 8007c70:	6263      	str	r3, [r4, #36]	; 0x24
 8007c72:	4b05      	ldr	r3, [pc, #20]	; (8007c88 <std+0x3c>)
 8007c74:	62a3      	str	r3, [r4, #40]	; 0x28
 8007c76:	4b05      	ldr	r3, [pc, #20]	; (8007c8c <std+0x40>)
 8007c78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007c7a:	4b05      	ldr	r3, [pc, #20]	; (8007c90 <std+0x44>)
 8007c7c:	6224      	str	r4, [r4, #32]
 8007c7e:	6323      	str	r3, [r4, #48]	; 0x30
 8007c80:	bd10      	pop	{r4, pc}
 8007c82:	bf00      	nop
 8007c84:	08007e65 	.word	0x08007e65
 8007c88:	08007e87 	.word	0x08007e87
 8007c8c:	08007ebf 	.word	0x08007ebf
 8007c90:	08007ee3 	.word	0x08007ee3

08007c94 <stdio_exit_handler>:
 8007c94:	4a02      	ldr	r2, [pc, #8]	; (8007ca0 <stdio_exit_handler+0xc>)
 8007c96:	4903      	ldr	r1, [pc, #12]	; (8007ca4 <stdio_exit_handler+0x10>)
 8007c98:	4803      	ldr	r0, [pc, #12]	; (8007ca8 <stdio_exit_handler+0x14>)
 8007c9a:	f000 b869 	b.w	8007d70 <_fwalk_sglue>
 8007c9e:	bf00      	nop
 8007ca0:	2000002c 	.word	0x2000002c
 8007ca4:	080082cd 	.word	0x080082cd
 8007ca8:	20000038 	.word	0x20000038

08007cac <cleanup_stdio>:
 8007cac:	6841      	ldr	r1, [r0, #4]
 8007cae:	4b0c      	ldr	r3, [pc, #48]	; (8007ce0 <cleanup_stdio+0x34>)
 8007cb0:	4299      	cmp	r1, r3
 8007cb2:	b510      	push	{r4, lr}
 8007cb4:	4604      	mov	r4, r0
 8007cb6:	d001      	beq.n	8007cbc <cleanup_stdio+0x10>
 8007cb8:	f000 fb08 	bl	80082cc <_fflush_r>
 8007cbc:	68a1      	ldr	r1, [r4, #8]
 8007cbe:	4b09      	ldr	r3, [pc, #36]	; (8007ce4 <cleanup_stdio+0x38>)
 8007cc0:	4299      	cmp	r1, r3
 8007cc2:	d002      	beq.n	8007cca <cleanup_stdio+0x1e>
 8007cc4:	4620      	mov	r0, r4
 8007cc6:	f000 fb01 	bl	80082cc <_fflush_r>
 8007cca:	68e1      	ldr	r1, [r4, #12]
 8007ccc:	4b06      	ldr	r3, [pc, #24]	; (8007ce8 <cleanup_stdio+0x3c>)
 8007cce:	4299      	cmp	r1, r3
 8007cd0:	d004      	beq.n	8007cdc <cleanup_stdio+0x30>
 8007cd2:	4620      	mov	r0, r4
 8007cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cd8:	f000 baf8 	b.w	80082cc <_fflush_r>
 8007cdc:	bd10      	pop	{r4, pc}
 8007cde:	bf00      	nop
 8007ce0:	20000888 	.word	0x20000888
 8007ce4:	200008f0 	.word	0x200008f0
 8007ce8:	20000958 	.word	0x20000958

08007cec <global_stdio_init.part.0>:
 8007cec:	b510      	push	{r4, lr}
 8007cee:	4b0b      	ldr	r3, [pc, #44]	; (8007d1c <global_stdio_init.part.0+0x30>)
 8007cf0:	4c0b      	ldr	r4, [pc, #44]	; (8007d20 <global_stdio_init.part.0+0x34>)
 8007cf2:	4a0c      	ldr	r2, [pc, #48]	; (8007d24 <global_stdio_init.part.0+0x38>)
 8007cf4:	601a      	str	r2, [r3, #0]
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	2104      	movs	r1, #4
 8007cfc:	f7ff ffa6 	bl	8007c4c <std>
 8007d00:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007d04:	2201      	movs	r2, #1
 8007d06:	2109      	movs	r1, #9
 8007d08:	f7ff ffa0 	bl	8007c4c <std>
 8007d0c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007d10:	2202      	movs	r2, #2
 8007d12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d16:	2112      	movs	r1, #18
 8007d18:	f7ff bf98 	b.w	8007c4c <std>
 8007d1c:	200009c0 	.word	0x200009c0
 8007d20:	20000888 	.word	0x20000888
 8007d24:	08007c95 	.word	0x08007c95

08007d28 <__sfp_lock_acquire>:
 8007d28:	4801      	ldr	r0, [pc, #4]	; (8007d30 <__sfp_lock_acquire+0x8>)
 8007d2a:	f000 b9fb 	b.w	8008124 <__retarget_lock_acquire_recursive>
 8007d2e:	bf00      	nop
 8007d30:	200009c9 	.word	0x200009c9

08007d34 <__sfp_lock_release>:
 8007d34:	4801      	ldr	r0, [pc, #4]	; (8007d3c <__sfp_lock_release+0x8>)
 8007d36:	f000 b9f6 	b.w	8008126 <__retarget_lock_release_recursive>
 8007d3a:	bf00      	nop
 8007d3c:	200009c9 	.word	0x200009c9

08007d40 <__sinit>:
 8007d40:	b510      	push	{r4, lr}
 8007d42:	4604      	mov	r4, r0
 8007d44:	f7ff fff0 	bl	8007d28 <__sfp_lock_acquire>
 8007d48:	6a23      	ldr	r3, [r4, #32]
 8007d4a:	b11b      	cbz	r3, 8007d54 <__sinit+0x14>
 8007d4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d50:	f7ff bff0 	b.w	8007d34 <__sfp_lock_release>
 8007d54:	4b04      	ldr	r3, [pc, #16]	; (8007d68 <__sinit+0x28>)
 8007d56:	6223      	str	r3, [r4, #32]
 8007d58:	4b04      	ldr	r3, [pc, #16]	; (8007d6c <__sinit+0x2c>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1f5      	bne.n	8007d4c <__sinit+0xc>
 8007d60:	f7ff ffc4 	bl	8007cec <global_stdio_init.part.0>
 8007d64:	e7f2      	b.n	8007d4c <__sinit+0xc>
 8007d66:	bf00      	nop
 8007d68:	08007cad 	.word	0x08007cad
 8007d6c:	200009c0 	.word	0x200009c0

08007d70 <_fwalk_sglue>:
 8007d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d74:	4607      	mov	r7, r0
 8007d76:	4688      	mov	r8, r1
 8007d78:	4614      	mov	r4, r2
 8007d7a:	2600      	movs	r6, #0
 8007d7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d80:	f1b9 0901 	subs.w	r9, r9, #1
 8007d84:	d505      	bpl.n	8007d92 <_fwalk_sglue+0x22>
 8007d86:	6824      	ldr	r4, [r4, #0]
 8007d88:	2c00      	cmp	r4, #0
 8007d8a:	d1f7      	bne.n	8007d7c <_fwalk_sglue+0xc>
 8007d8c:	4630      	mov	r0, r6
 8007d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d92:	89ab      	ldrh	r3, [r5, #12]
 8007d94:	2b01      	cmp	r3, #1
 8007d96:	d907      	bls.n	8007da8 <_fwalk_sglue+0x38>
 8007d98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d9c:	3301      	adds	r3, #1
 8007d9e:	d003      	beq.n	8007da8 <_fwalk_sglue+0x38>
 8007da0:	4629      	mov	r1, r5
 8007da2:	4638      	mov	r0, r7
 8007da4:	47c0      	blx	r8
 8007da6:	4306      	orrs	r6, r0
 8007da8:	3568      	adds	r5, #104	; 0x68
 8007daa:	e7e9      	b.n	8007d80 <_fwalk_sglue+0x10>

08007dac <_puts_r>:
 8007dac:	6a03      	ldr	r3, [r0, #32]
 8007dae:	b570      	push	{r4, r5, r6, lr}
 8007db0:	6884      	ldr	r4, [r0, #8]
 8007db2:	4605      	mov	r5, r0
 8007db4:	460e      	mov	r6, r1
 8007db6:	b90b      	cbnz	r3, 8007dbc <_puts_r+0x10>
 8007db8:	f7ff ffc2 	bl	8007d40 <__sinit>
 8007dbc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007dbe:	07db      	lsls	r3, r3, #31
 8007dc0:	d405      	bmi.n	8007dce <_puts_r+0x22>
 8007dc2:	89a3      	ldrh	r3, [r4, #12]
 8007dc4:	0598      	lsls	r0, r3, #22
 8007dc6:	d402      	bmi.n	8007dce <_puts_r+0x22>
 8007dc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dca:	f000 f9ab 	bl	8008124 <__retarget_lock_acquire_recursive>
 8007dce:	89a3      	ldrh	r3, [r4, #12]
 8007dd0:	0719      	lsls	r1, r3, #28
 8007dd2:	d513      	bpl.n	8007dfc <_puts_r+0x50>
 8007dd4:	6923      	ldr	r3, [r4, #16]
 8007dd6:	b18b      	cbz	r3, 8007dfc <_puts_r+0x50>
 8007dd8:	3e01      	subs	r6, #1
 8007dda:	68a3      	ldr	r3, [r4, #8]
 8007ddc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007de0:	3b01      	subs	r3, #1
 8007de2:	60a3      	str	r3, [r4, #8]
 8007de4:	b9e9      	cbnz	r1, 8007e22 <_puts_r+0x76>
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	da2e      	bge.n	8007e48 <_puts_r+0x9c>
 8007dea:	4622      	mov	r2, r4
 8007dec:	210a      	movs	r1, #10
 8007dee:	4628      	mov	r0, r5
 8007df0:	f000 f87b 	bl	8007eea <__swbuf_r>
 8007df4:	3001      	adds	r0, #1
 8007df6:	d007      	beq.n	8007e08 <_puts_r+0x5c>
 8007df8:	250a      	movs	r5, #10
 8007dfa:	e007      	b.n	8007e0c <_puts_r+0x60>
 8007dfc:	4621      	mov	r1, r4
 8007dfe:	4628      	mov	r0, r5
 8007e00:	f000 f8b0 	bl	8007f64 <__swsetup_r>
 8007e04:	2800      	cmp	r0, #0
 8007e06:	d0e7      	beq.n	8007dd8 <_puts_r+0x2c>
 8007e08:	f04f 35ff 	mov.w	r5, #4294967295
 8007e0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e0e:	07da      	lsls	r2, r3, #31
 8007e10:	d405      	bmi.n	8007e1e <_puts_r+0x72>
 8007e12:	89a3      	ldrh	r3, [r4, #12]
 8007e14:	059b      	lsls	r3, r3, #22
 8007e16:	d402      	bmi.n	8007e1e <_puts_r+0x72>
 8007e18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e1a:	f000 f984 	bl	8008126 <__retarget_lock_release_recursive>
 8007e1e:	4628      	mov	r0, r5
 8007e20:	bd70      	pop	{r4, r5, r6, pc}
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	da04      	bge.n	8007e30 <_puts_r+0x84>
 8007e26:	69a2      	ldr	r2, [r4, #24]
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	dc06      	bgt.n	8007e3a <_puts_r+0x8e>
 8007e2c:	290a      	cmp	r1, #10
 8007e2e:	d004      	beq.n	8007e3a <_puts_r+0x8e>
 8007e30:	6823      	ldr	r3, [r4, #0]
 8007e32:	1c5a      	adds	r2, r3, #1
 8007e34:	6022      	str	r2, [r4, #0]
 8007e36:	7019      	strb	r1, [r3, #0]
 8007e38:	e7cf      	b.n	8007dda <_puts_r+0x2e>
 8007e3a:	4622      	mov	r2, r4
 8007e3c:	4628      	mov	r0, r5
 8007e3e:	f000 f854 	bl	8007eea <__swbuf_r>
 8007e42:	3001      	adds	r0, #1
 8007e44:	d1c9      	bne.n	8007dda <_puts_r+0x2e>
 8007e46:	e7df      	b.n	8007e08 <_puts_r+0x5c>
 8007e48:	6823      	ldr	r3, [r4, #0]
 8007e4a:	250a      	movs	r5, #10
 8007e4c:	1c5a      	adds	r2, r3, #1
 8007e4e:	6022      	str	r2, [r4, #0]
 8007e50:	701d      	strb	r5, [r3, #0]
 8007e52:	e7db      	b.n	8007e0c <_puts_r+0x60>

08007e54 <puts>:
 8007e54:	4b02      	ldr	r3, [pc, #8]	; (8007e60 <puts+0xc>)
 8007e56:	4601      	mov	r1, r0
 8007e58:	6818      	ldr	r0, [r3, #0]
 8007e5a:	f7ff bfa7 	b.w	8007dac <_puts_r>
 8007e5e:	bf00      	nop
 8007e60:	20000084 	.word	0x20000084

08007e64 <__sread>:
 8007e64:	b510      	push	{r4, lr}
 8007e66:	460c      	mov	r4, r1
 8007e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e6c:	f000 f8fc 	bl	8008068 <_read_r>
 8007e70:	2800      	cmp	r0, #0
 8007e72:	bfab      	itete	ge
 8007e74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007e76:	89a3      	ldrhlt	r3, [r4, #12]
 8007e78:	181b      	addge	r3, r3, r0
 8007e7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007e7e:	bfac      	ite	ge
 8007e80:	6563      	strge	r3, [r4, #84]	; 0x54
 8007e82:	81a3      	strhlt	r3, [r4, #12]
 8007e84:	bd10      	pop	{r4, pc}

08007e86 <__swrite>:
 8007e86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e8a:	461f      	mov	r7, r3
 8007e8c:	898b      	ldrh	r3, [r1, #12]
 8007e8e:	05db      	lsls	r3, r3, #23
 8007e90:	4605      	mov	r5, r0
 8007e92:	460c      	mov	r4, r1
 8007e94:	4616      	mov	r6, r2
 8007e96:	d505      	bpl.n	8007ea4 <__swrite+0x1e>
 8007e98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e9c:	2302      	movs	r3, #2
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	f000 f8d0 	bl	8008044 <_lseek_r>
 8007ea4:	89a3      	ldrh	r3, [r4, #12]
 8007ea6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007eaa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007eae:	81a3      	strh	r3, [r4, #12]
 8007eb0:	4632      	mov	r2, r6
 8007eb2:	463b      	mov	r3, r7
 8007eb4:	4628      	mov	r0, r5
 8007eb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007eba:	f000 b8f7 	b.w	80080ac <_write_r>

08007ebe <__sseek>:
 8007ebe:	b510      	push	{r4, lr}
 8007ec0:	460c      	mov	r4, r1
 8007ec2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ec6:	f000 f8bd 	bl	8008044 <_lseek_r>
 8007eca:	1c43      	adds	r3, r0, #1
 8007ecc:	89a3      	ldrh	r3, [r4, #12]
 8007ece:	bf15      	itete	ne
 8007ed0:	6560      	strne	r0, [r4, #84]	; 0x54
 8007ed2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007ed6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007eda:	81a3      	strheq	r3, [r4, #12]
 8007edc:	bf18      	it	ne
 8007ede:	81a3      	strhne	r3, [r4, #12]
 8007ee0:	bd10      	pop	{r4, pc}

08007ee2 <__sclose>:
 8007ee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ee6:	f000 b89d 	b.w	8008024 <_close_r>

08007eea <__swbuf_r>:
 8007eea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eec:	460e      	mov	r6, r1
 8007eee:	4614      	mov	r4, r2
 8007ef0:	4605      	mov	r5, r0
 8007ef2:	b118      	cbz	r0, 8007efc <__swbuf_r+0x12>
 8007ef4:	6a03      	ldr	r3, [r0, #32]
 8007ef6:	b90b      	cbnz	r3, 8007efc <__swbuf_r+0x12>
 8007ef8:	f7ff ff22 	bl	8007d40 <__sinit>
 8007efc:	69a3      	ldr	r3, [r4, #24]
 8007efe:	60a3      	str	r3, [r4, #8]
 8007f00:	89a3      	ldrh	r3, [r4, #12]
 8007f02:	071a      	lsls	r2, r3, #28
 8007f04:	d525      	bpl.n	8007f52 <__swbuf_r+0x68>
 8007f06:	6923      	ldr	r3, [r4, #16]
 8007f08:	b31b      	cbz	r3, 8007f52 <__swbuf_r+0x68>
 8007f0a:	6823      	ldr	r3, [r4, #0]
 8007f0c:	6922      	ldr	r2, [r4, #16]
 8007f0e:	1a98      	subs	r0, r3, r2
 8007f10:	6963      	ldr	r3, [r4, #20]
 8007f12:	b2f6      	uxtb	r6, r6
 8007f14:	4283      	cmp	r3, r0
 8007f16:	4637      	mov	r7, r6
 8007f18:	dc04      	bgt.n	8007f24 <__swbuf_r+0x3a>
 8007f1a:	4621      	mov	r1, r4
 8007f1c:	4628      	mov	r0, r5
 8007f1e:	f000 f9d5 	bl	80082cc <_fflush_r>
 8007f22:	b9e0      	cbnz	r0, 8007f5e <__swbuf_r+0x74>
 8007f24:	68a3      	ldr	r3, [r4, #8]
 8007f26:	3b01      	subs	r3, #1
 8007f28:	60a3      	str	r3, [r4, #8]
 8007f2a:	6823      	ldr	r3, [r4, #0]
 8007f2c:	1c5a      	adds	r2, r3, #1
 8007f2e:	6022      	str	r2, [r4, #0]
 8007f30:	701e      	strb	r6, [r3, #0]
 8007f32:	6962      	ldr	r2, [r4, #20]
 8007f34:	1c43      	adds	r3, r0, #1
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d004      	beq.n	8007f44 <__swbuf_r+0x5a>
 8007f3a:	89a3      	ldrh	r3, [r4, #12]
 8007f3c:	07db      	lsls	r3, r3, #31
 8007f3e:	d506      	bpl.n	8007f4e <__swbuf_r+0x64>
 8007f40:	2e0a      	cmp	r6, #10
 8007f42:	d104      	bne.n	8007f4e <__swbuf_r+0x64>
 8007f44:	4621      	mov	r1, r4
 8007f46:	4628      	mov	r0, r5
 8007f48:	f000 f9c0 	bl	80082cc <_fflush_r>
 8007f4c:	b938      	cbnz	r0, 8007f5e <__swbuf_r+0x74>
 8007f4e:	4638      	mov	r0, r7
 8007f50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f52:	4621      	mov	r1, r4
 8007f54:	4628      	mov	r0, r5
 8007f56:	f000 f805 	bl	8007f64 <__swsetup_r>
 8007f5a:	2800      	cmp	r0, #0
 8007f5c:	d0d5      	beq.n	8007f0a <__swbuf_r+0x20>
 8007f5e:	f04f 37ff 	mov.w	r7, #4294967295
 8007f62:	e7f4      	b.n	8007f4e <__swbuf_r+0x64>

08007f64 <__swsetup_r>:
 8007f64:	b538      	push	{r3, r4, r5, lr}
 8007f66:	4b2a      	ldr	r3, [pc, #168]	; (8008010 <__swsetup_r+0xac>)
 8007f68:	4605      	mov	r5, r0
 8007f6a:	6818      	ldr	r0, [r3, #0]
 8007f6c:	460c      	mov	r4, r1
 8007f6e:	b118      	cbz	r0, 8007f78 <__swsetup_r+0x14>
 8007f70:	6a03      	ldr	r3, [r0, #32]
 8007f72:	b90b      	cbnz	r3, 8007f78 <__swsetup_r+0x14>
 8007f74:	f7ff fee4 	bl	8007d40 <__sinit>
 8007f78:	89a3      	ldrh	r3, [r4, #12]
 8007f7a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f7e:	0718      	lsls	r0, r3, #28
 8007f80:	d422      	bmi.n	8007fc8 <__swsetup_r+0x64>
 8007f82:	06d9      	lsls	r1, r3, #27
 8007f84:	d407      	bmi.n	8007f96 <__swsetup_r+0x32>
 8007f86:	2309      	movs	r3, #9
 8007f88:	602b      	str	r3, [r5, #0]
 8007f8a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f8e:	81a3      	strh	r3, [r4, #12]
 8007f90:	f04f 30ff 	mov.w	r0, #4294967295
 8007f94:	e034      	b.n	8008000 <__swsetup_r+0x9c>
 8007f96:	0758      	lsls	r0, r3, #29
 8007f98:	d512      	bpl.n	8007fc0 <__swsetup_r+0x5c>
 8007f9a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f9c:	b141      	cbz	r1, 8007fb0 <__swsetup_r+0x4c>
 8007f9e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fa2:	4299      	cmp	r1, r3
 8007fa4:	d002      	beq.n	8007fac <__swsetup_r+0x48>
 8007fa6:	4628      	mov	r0, r5
 8007fa8:	f000 f8be 	bl	8008128 <_free_r>
 8007fac:	2300      	movs	r3, #0
 8007fae:	6363      	str	r3, [r4, #52]	; 0x34
 8007fb0:	89a3      	ldrh	r3, [r4, #12]
 8007fb2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007fb6:	81a3      	strh	r3, [r4, #12]
 8007fb8:	2300      	movs	r3, #0
 8007fba:	6063      	str	r3, [r4, #4]
 8007fbc:	6923      	ldr	r3, [r4, #16]
 8007fbe:	6023      	str	r3, [r4, #0]
 8007fc0:	89a3      	ldrh	r3, [r4, #12]
 8007fc2:	f043 0308 	orr.w	r3, r3, #8
 8007fc6:	81a3      	strh	r3, [r4, #12]
 8007fc8:	6923      	ldr	r3, [r4, #16]
 8007fca:	b94b      	cbnz	r3, 8007fe0 <__swsetup_r+0x7c>
 8007fcc:	89a3      	ldrh	r3, [r4, #12]
 8007fce:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007fd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fd6:	d003      	beq.n	8007fe0 <__swsetup_r+0x7c>
 8007fd8:	4621      	mov	r1, r4
 8007fda:	4628      	mov	r0, r5
 8007fdc:	f000 f9c4 	bl	8008368 <__smakebuf_r>
 8007fe0:	89a0      	ldrh	r0, [r4, #12]
 8007fe2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fe6:	f010 0301 	ands.w	r3, r0, #1
 8007fea:	d00a      	beq.n	8008002 <__swsetup_r+0x9e>
 8007fec:	2300      	movs	r3, #0
 8007fee:	60a3      	str	r3, [r4, #8]
 8007ff0:	6963      	ldr	r3, [r4, #20]
 8007ff2:	425b      	negs	r3, r3
 8007ff4:	61a3      	str	r3, [r4, #24]
 8007ff6:	6923      	ldr	r3, [r4, #16]
 8007ff8:	b943      	cbnz	r3, 800800c <__swsetup_r+0xa8>
 8007ffa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007ffe:	d1c4      	bne.n	8007f8a <__swsetup_r+0x26>
 8008000:	bd38      	pop	{r3, r4, r5, pc}
 8008002:	0781      	lsls	r1, r0, #30
 8008004:	bf58      	it	pl
 8008006:	6963      	ldrpl	r3, [r4, #20]
 8008008:	60a3      	str	r3, [r4, #8]
 800800a:	e7f4      	b.n	8007ff6 <__swsetup_r+0x92>
 800800c:	2000      	movs	r0, #0
 800800e:	e7f7      	b.n	8008000 <__swsetup_r+0x9c>
 8008010:	20000084 	.word	0x20000084

08008014 <memset>:
 8008014:	4402      	add	r2, r0
 8008016:	4603      	mov	r3, r0
 8008018:	4293      	cmp	r3, r2
 800801a:	d100      	bne.n	800801e <memset+0xa>
 800801c:	4770      	bx	lr
 800801e:	f803 1b01 	strb.w	r1, [r3], #1
 8008022:	e7f9      	b.n	8008018 <memset+0x4>

08008024 <_close_r>:
 8008024:	b538      	push	{r3, r4, r5, lr}
 8008026:	4d06      	ldr	r5, [pc, #24]	; (8008040 <_close_r+0x1c>)
 8008028:	2300      	movs	r3, #0
 800802a:	4604      	mov	r4, r0
 800802c:	4608      	mov	r0, r1
 800802e:	602b      	str	r3, [r5, #0]
 8008030:	f7f8 fe33 	bl	8000c9a <_close>
 8008034:	1c43      	adds	r3, r0, #1
 8008036:	d102      	bne.n	800803e <_close_r+0x1a>
 8008038:	682b      	ldr	r3, [r5, #0]
 800803a:	b103      	cbz	r3, 800803e <_close_r+0x1a>
 800803c:	6023      	str	r3, [r4, #0]
 800803e:	bd38      	pop	{r3, r4, r5, pc}
 8008040:	200009c4 	.word	0x200009c4

08008044 <_lseek_r>:
 8008044:	b538      	push	{r3, r4, r5, lr}
 8008046:	4d07      	ldr	r5, [pc, #28]	; (8008064 <_lseek_r+0x20>)
 8008048:	4604      	mov	r4, r0
 800804a:	4608      	mov	r0, r1
 800804c:	4611      	mov	r1, r2
 800804e:	2200      	movs	r2, #0
 8008050:	602a      	str	r2, [r5, #0]
 8008052:	461a      	mov	r2, r3
 8008054:	f7f8 fe48 	bl	8000ce8 <_lseek>
 8008058:	1c43      	adds	r3, r0, #1
 800805a:	d102      	bne.n	8008062 <_lseek_r+0x1e>
 800805c:	682b      	ldr	r3, [r5, #0]
 800805e:	b103      	cbz	r3, 8008062 <_lseek_r+0x1e>
 8008060:	6023      	str	r3, [r4, #0]
 8008062:	bd38      	pop	{r3, r4, r5, pc}
 8008064:	200009c4 	.word	0x200009c4

08008068 <_read_r>:
 8008068:	b538      	push	{r3, r4, r5, lr}
 800806a:	4d07      	ldr	r5, [pc, #28]	; (8008088 <_read_r+0x20>)
 800806c:	4604      	mov	r4, r0
 800806e:	4608      	mov	r0, r1
 8008070:	4611      	mov	r1, r2
 8008072:	2200      	movs	r2, #0
 8008074:	602a      	str	r2, [r5, #0]
 8008076:	461a      	mov	r2, r3
 8008078:	f7f8 fdf2 	bl	8000c60 <_read>
 800807c:	1c43      	adds	r3, r0, #1
 800807e:	d102      	bne.n	8008086 <_read_r+0x1e>
 8008080:	682b      	ldr	r3, [r5, #0]
 8008082:	b103      	cbz	r3, 8008086 <_read_r+0x1e>
 8008084:	6023      	str	r3, [r4, #0]
 8008086:	bd38      	pop	{r3, r4, r5, pc}
 8008088:	200009c4 	.word	0x200009c4

0800808c <_sbrk_r>:
 800808c:	b538      	push	{r3, r4, r5, lr}
 800808e:	4d06      	ldr	r5, [pc, #24]	; (80080a8 <_sbrk_r+0x1c>)
 8008090:	2300      	movs	r3, #0
 8008092:	4604      	mov	r4, r0
 8008094:	4608      	mov	r0, r1
 8008096:	602b      	str	r3, [r5, #0]
 8008098:	f7f8 fe34 	bl	8000d04 <_sbrk>
 800809c:	1c43      	adds	r3, r0, #1
 800809e:	d102      	bne.n	80080a6 <_sbrk_r+0x1a>
 80080a0:	682b      	ldr	r3, [r5, #0]
 80080a2:	b103      	cbz	r3, 80080a6 <_sbrk_r+0x1a>
 80080a4:	6023      	str	r3, [r4, #0]
 80080a6:	bd38      	pop	{r3, r4, r5, pc}
 80080a8:	200009c4 	.word	0x200009c4

080080ac <_write_r>:
 80080ac:	b538      	push	{r3, r4, r5, lr}
 80080ae:	4d07      	ldr	r5, [pc, #28]	; (80080cc <_write_r+0x20>)
 80080b0:	4604      	mov	r4, r0
 80080b2:	4608      	mov	r0, r1
 80080b4:	4611      	mov	r1, r2
 80080b6:	2200      	movs	r2, #0
 80080b8:	602a      	str	r2, [r5, #0]
 80080ba:	461a      	mov	r2, r3
 80080bc:	f7f8 fc42 	bl	8000944 <_write>
 80080c0:	1c43      	adds	r3, r0, #1
 80080c2:	d102      	bne.n	80080ca <_write_r+0x1e>
 80080c4:	682b      	ldr	r3, [r5, #0]
 80080c6:	b103      	cbz	r3, 80080ca <_write_r+0x1e>
 80080c8:	6023      	str	r3, [r4, #0]
 80080ca:	bd38      	pop	{r3, r4, r5, pc}
 80080cc:	200009c4 	.word	0x200009c4

080080d0 <__errno>:
 80080d0:	4b01      	ldr	r3, [pc, #4]	; (80080d8 <__errno+0x8>)
 80080d2:	6818      	ldr	r0, [r3, #0]
 80080d4:	4770      	bx	lr
 80080d6:	bf00      	nop
 80080d8:	20000084 	.word	0x20000084

080080dc <__libc_init_array>:
 80080dc:	b570      	push	{r4, r5, r6, lr}
 80080de:	4d0d      	ldr	r5, [pc, #52]	; (8008114 <__libc_init_array+0x38>)
 80080e0:	4c0d      	ldr	r4, [pc, #52]	; (8008118 <__libc_init_array+0x3c>)
 80080e2:	1b64      	subs	r4, r4, r5
 80080e4:	10a4      	asrs	r4, r4, #2
 80080e6:	2600      	movs	r6, #0
 80080e8:	42a6      	cmp	r6, r4
 80080ea:	d109      	bne.n	8008100 <__libc_init_array+0x24>
 80080ec:	4d0b      	ldr	r5, [pc, #44]	; (800811c <__libc_init_array+0x40>)
 80080ee:	4c0c      	ldr	r4, [pc, #48]	; (8008120 <__libc_init_array+0x44>)
 80080f0:	f000 f998 	bl	8008424 <_init>
 80080f4:	1b64      	subs	r4, r4, r5
 80080f6:	10a4      	asrs	r4, r4, #2
 80080f8:	2600      	movs	r6, #0
 80080fa:	42a6      	cmp	r6, r4
 80080fc:	d105      	bne.n	800810a <__libc_init_array+0x2e>
 80080fe:	bd70      	pop	{r4, r5, r6, pc}
 8008100:	f855 3b04 	ldr.w	r3, [r5], #4
 8008104:	4798      	blx	r3
 8008106:	3601      	adds	r6, #1
 8008108:	e7ee      	b.n	80080e8 <__libc_init_array+0xc>
 800810a:	f855 3b04 	ldr.w	r3, [r5], #4
 800810e:	4798      	blx	r3
 8008110:	3601      	adds	r6, #1
 8008112:	e7f2      	b.n	80080fa <__libc_init_array+0x1e>
 8008114:	08008470 	.word	0x08008470
 8008118:	08008470 	.word	0x08008470
 800811c:	08008470 	.word	0x08008470
 8008120:	08008474 	.word	0x08008474

08008124 <__retarget_lock_acquire_recursive>:
 8008124:	4770      	bx	lr

08008126 <__retarget_lock_release_recursive>:
 8008126:	4770      	bx	lr

08008128 <_free_r>:
 8008128:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800812a:	2900      	cmp	r1, #0
 800812c:	d044      	beq.n	80081b8 <_free_r+0x90>
 800812e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008132:	9001      	str	r0, [sp, #4]
 8008134:	2b00      	cmp	r3, #0
 8008136:	f1a1 0404 	sub.w	r4, r1, #4
 800813a:	bfb8      	it	lt
 800813c:	18e4      	addlt	r4, r4, r3
 800813e:	f7ff fd79 	bl	8007c34 <__malloc_lock>
 8008142:	4a1e      	ldr	r2, [pc, #120]	; (80081bc <_free_r+0x94>)
 8008144:	9801      	ldr	r0, [sp, #4]
 8008146:	6813      	ldr	r3, [r2, #0]
 8008148:	b933      	cbnz	r3, 8008158 <_free_r+0x30>
 800814a:	6063      	str	r3, [r4, #4]
 800814c:	6014      	str	r4, [r2, #0]
 800814e:	b003      	add	sp, #12
 8008150:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008154:	f7ff bd74 	b.w	8007c40 <__malloc_unlock>
 8008158:	42a3      	cmp	r3, r4
 800815a:	d908      	bls.n	800816e <_free_r+0x46>
 800815c:	6825      	ldr	r5, [r4, #0]
 800815e:	1961      	adds	r1, r4, r5
 8008160:	428b      	cmp	r3, r1
 8008162:	bf01      	itttt	eq
 8008164:	6819      	ldreq	r1, [r3, #0]
 8008166:	685b      	ldreq	r3, [r3, #4]
 8008168:	1949      	addeq	r1, r1, r5
 800816a:	6021      	streq	r1, [r4, #0]
 800816c:	e7ed      	b.n	800814a <_free_r+0x22>
 800816e:	461a      	mov	r2, r3
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	b10b      	cbz	r3, 8008178 <_free_r+0x50>
 8008174:	42a3      	cmp	r3, r4
 8008176:	d9fa      	bls.n	800816e <_free_r+0x46>
 8008178:	6811      	ldr	r1, [r2, #0]
 800817a:	1855      	adds	r5, r2, r1
 800817c:	42a5      	cmp	r5, r4
 800817e:	d10b      	bne.n	8008198 <_free_r+0x70>
 8008180:	6824      	ldr	r4, [r4, #0]
 8008182:	4421      	add	r1, r4
 8008184:	1854      	adds	r4, r2, r1
 8008186:	42a3      	cmp	r3, r4
 8008188:	6011      	str	r1, [r2, #0]
 800818a:	d1e0      	bne.n	800814e <_free_r+0x26>
 800818c:	681c      	ldr	r4, [r3, #0]
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	6053      	str	r3, [r2, #4]
 8008192:	440c      	add	r4, r1
 8008194:	6014      	str	r4, [r2, #0]
 8008196:	e7da      	b.n	800814e <_free_r+0x26>
 8008198:	d902      	bls.n	80081a0 <_free_r+0x78>
 800819a:	230c      	movs	r3, #12
 800819c:	6003      	str	r3, [r0, #0]
 800819e:	e7d6      	b.n	800814e <_free_r+0x26>
 80081a0:	6825      	ldr	r5, [r4, #0]
 80081a2:	1961      	adds	r1, r4, r5
 80081a4:	428b      	cmp	r3, r1
 80081a6:	bf04      	itt	eq
 80081a8:	6819      	ldreq	r1, [r3, #0]
 80081aa:	685b      	ldreq	r3, [r3, #4]
 80081ac:	6063      	str	r3, [r4, #4]
 80081ae:	bf04      	itt	eq
 80081b0:	1949      	addeq	r1, r1, r5
 80081b2:	6021      	streq	r1, [r4, #0]
 80081b4:	6054      	str	r4, [r2, #4]
 80081b6:	e7ca      	b.n	800814e <_free_r+0x26>
 80081b8:	b003      	add	sp, #12
 80081ba:	bd30      	pop	{r4, r5, pc}
 80081bc:	20000880 	.word	0x20000880

080081c0 <__sflush_r>:
 80081c0:	898a      	ldrh	r2, [r1, #12]
 80081c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081c6:	4605      	mov	r5, r0
 80081c8:	0710      	lsls	r0, r2, #28
 80081ca:	460c      	mov	r4, r1
 80081cc:	d458      	bmi.n	8008280 <__sflush_r+0xc0>
 80081ce:	684b      	ldr	r3, [r1, #4]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	dc05      	bgt.n	80081e0 <__sflush_r+0x20>
 80081d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	dc02      	bgt.n	80081e0 <__sflush_r+0x20>
 80081da:	2000      	movs	r0, #0
 80081dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081e2:	2e00      	cmp	r6, #0
 80081e4:	d0f9      	beq.n	80081da <__sflush_r+0x1a>
 80081e6:	2300      	movs	r3, #0
 80081e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80081ec:	682f      	ldr	r7, [r5, #0]
 80081ee:	6a21      	ldr	r1, [r4, #32]
 80081f0:	602b      	str	r3, [r5, #0]
 80081f2:	d032      	beq.n	800825a <__sflush_r+0x9a>
 80081f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80081f6:	89a3      	ldrh	r3, [r4, #12]
 80081f8:	075a      	lsls	r2, r3, #29
 80081fa:	d505      	bpl.n	8008208 <__sflush_r+0x48>
 80081fc:	6863      	ldr	r3, [r4, #4]
 80081fe:	1ac0      	subs	r0, r0, r3
 8008200:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008202:	b10b      	cbz	r3, 8008208 <__sflush_r+0x48>
 8008204:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008206:	1ac0      	subs	r0, r0, r3
 8008208:	2300      	movs	r3, #0
 800820a:	4602      	mov	r2, r0
 800820c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800820e:	6a21      	ldr	r1, [r4, #32]
 8008210:	4628      	mov	r0, r5
 8008212:	47b0      	blx	r6
 8008214:	1c43      	adds	r3, r0, #1
 8008216:	89a3      	ldrh	r3, [r4, #12]
 8008218:	d106      	bne.n	8008228 <__sflush_r+0x68>
 800821a:	6829      	ldr	r1, [r5, #0]
 800821c:	291d      	cmp	r1, #29
 800821e:	d82b      	bhi.n	8008278 <__sflush_r+0xb8>
 8008220:	4a29      	ldr	r2, [pc, #164]	; (80082c8 <__sflush_r+0x108>)
 8008222:	410a      	asrs	r2, r1
 8008224:	07d6      	lsls	r6, r2, #31
 8008226:	d427      	bmi.n	8008278 <__sflush_r+0xb8>
 8008228:	2200      	movs	r2, #0
 800822a:	6062      	str	r2, [r4, #4]
 800822c:	04d9      	lsls	r1, r3, #19
 800822e:	6922      	ldr	r2, [r4, #16]
 8008230:	6022      	str	r2, [r4, #0]
 8008232:	d504      	bpl.n	800823e <__sflush_r+0x7e>
 8008234:	1c42      	adds	r2, r0, #1
 8008236:	d101      	bne.n	800823c <__sflush_r+0x7c>
 8008238:	682b      	ldr	r3, [r5, #0]
 800823a:	b903      	cbnz	r3, 800823e <__sflush_r+0x7e>
 800823c:	6560      	str	r0, [r4, #84]	; 0x54
 800823e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008240:	602f      	str	r7, [r5, #0]
 8008242:	2900      	cmp	r1, #0
 8008244:	d0c9      	beq.n	80081da <__sflush_r+0x1a>
 8008246:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800824a:	4299      	cmp	r1, r3
 800824c:	d002      	beq.n	8008254 <__sflush_r+0x94>
 800824e:	4628      	mov	r0, r5
 8008250:	f7ff ff6a 	bl	8008128 <_free_r>
 8008254:	2000      	movs	r0, #0
 8008256:	6360      	str	r0, [r4, #52]	; 0x34
 8008258:	e7c0      	b.n	80081dc <__sflush_r+0x1c>
 800825a:	2301      	movs	r3, #1
 800825c:	4628      	mov	r0, r5
 800825e:	47b0      	blx	r6
 8008260:	1c41      	adds	r1, r0, #1
 8008262:	d1c8      	bne.n	80081f6 <__sflush_r+0x36>
 8008264:	682b      	ldr	r3, [r5, #0]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d0c5      	beq.n	80081f6 <__sflush_r+0x36>
 800826a:	2b1d      	cmp	r3, #29
 800826c:	d001      	beq.n	8008272 <__sflush_r+0xb2>
 800826e:	2b16      	cmp	r3, #22
 8008270:	d101      	bne.n	8008276 <__sflush_r+0xb6>
 8008272:	602f      	str	r7, [r5, #0]
 8008274:	e7b1      	b.n	80081da <__sflush_r+0x1a>
 8008276:	89a3      	ldrh	r3, [r4, #12]
 8008278:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800827c:	81a3      	strh	r3, [r4, #12]
 800827e:	e7ad      	b.n	80081dc <__sflush_r+0x1c>
 8008280:	690f      	ldr	r7, [r1, #16]
 8008282:	2f00      	cmp	r7, #0
 8008284:	d0a9      	beq.n	80081da <__sflush_r+0x1a>
 8008286:	0793      	lsls	r3, r2, #30
 8008288:	680e      	ldr	r6, [r1, #0]
 800828a:	bf08      	it	eq
 800828c:	694b      	ldreq	r3, [r1, #20]
 800828e:	600f      	str	r7, [r1, #0]
 8008290:	bf18      	it	ne
 8008292:	2300      	movne	r3, #0
 8008294:	eba6 0807 	sub.w	r8, r6, r7
 8008298:	608b      	str	r3, [r1, #8]
 800829a:	f1b8 0f00 	cmp.w	r8, #0
 800829e:	dd9c      	ble.n	80081da <__sflush_r+0x1a>
 80082a0:	6a21      	ldr	r1, [r4, #32]
 80082a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80082a4:	4643      	mov	r3, r8
 80082a6:	463a      	mov	r2, r7
 80082a8:	4628      	mov	r0, r5
 80082aa:	47b0      	blx	r6
 80082ac:	2800      	cmp	r0, #0
 80082ae:	dc06      	bgt.n	80082be <__sflush_r+0xfe>
 80082b0:	89a3      	ldrh	r3, [r4, #12]
 80082b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082b6:	81a3      	strh	r3, [r4, #12]
 80082b8:	f04f 30ff 	mov.w	r0, #4294967295
 80082bc:	e78e      	b.n	80081dc <__sflush_r+0x1c>
 80082be:	4407      	add	r7, r0
 80082c0:	eba8 0800 	sub.w	r8, r8, r0
 80082c4:	e7e9      	b.n	800829a <__sflush_r+0xda>
 80082c6:	bf00      	nop
 80082c8:	dfbffffe 	.word	0xdfbffffe

080082cc <_fflush_r>:
 80082cc:	b538      	push	{r3, r4, r5, lr}
 80082ce:	690b      	ldr	r3, [r1, #16]
 80082d0:	4605      	mov	r5, r0
 80082d2:	460c      	mov	r4, r1
 80082d4:	b913      	cbnz	r3, 80082dc <_fflush_r+0x10>
 80082d6:	2500      	movs	r5, #0
 80082d8:	4628      	mov	r0, r5
 80082da:	bd38      	pop	{r3, r4, r5, pc}
 80082dc:	b118      	cbz	r0, 80082e6 <_fflush_r+0x1a>
 80082de:	6a03      	ldr	r3, [r0, #32]
 80082e0:	b90b      	cbnz	r3, 80082e6 <_fflush_r+0x1a>
 80082e2:	f7ff fd2d 	bl	8007d40 <__sinit>
 80082e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d0f3      	beq.n	80082d6 <_fflush_r+0xa>
 80082ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80082f0:	07d0      	lsls	r0, r2, #31
 80082f2:	d404      	bmi.n	80082fe <_fflush_r+0x32>
 80082f4:	0599      	lsls	r1, r3, #22
 80082f6:	d402      	bmi.n	80082fe <_fflush_r+0x32>
 80082f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80082fa:	f7ff ff13 	bl	8008124 <__retarget_lock_acquire_recursive>
 80082fe:	4628      	mov	r0, r5
 8008300:	4621      	mov	r1, r4
 8008302:	f7ff ff5d 	bl	80081c0 <__sflush_r>
 8008306:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008308:	07da      	lsls	r2, r3, #31
 800830a:	4605      	mov	r5, r0
 800830c:	d4e4      	bmi.n	80082d8 <_fflush_r+0xc>
 800830e:	89a3      	ldrh	r3, [r4, #12]
 8008310:	059b      	lsls	r3, r3, #22
 8008312:	d4e1      	bmi.n	80082d8 <_fflush_r+0xc>
 8008314:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008316:	f7ff ff06 	bl	8008126 <__retarget_lock_release_recursive>
 800831a:	e7dd      	b.n	80082d8 <_fflush_r+0xc>

0800831c <__swhatbuf_r>:
 800831c:	b570      	push	{r4, r5, r6, lr}
 800831e:	460c      	mov	r4, r1
 8008320:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008324:	2900      	cmp	r1, #0
 8008326:	b096      	sub	sp, #88	; 0x58
 8008328:	4615      	mov	r5, r2
 800832a:	461e      	mov	r6, r3
 800832c:	da0d      	bge.n	800834a <__swhatbuf_r+0x2e>
 800832e:	89a3      	ldrh	r3, [r4, #12]
 8008330:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008334:	f04f 0100 	mov.w	r1, #0
 8008338:	bf0c      	ite	eq
 800833a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800833e:	2340      	movne	r3, #64	; 0x40
 8008340:	2000      	movs	r0, #0
 8008342:	6031      	str	r1, [r6, #0]
 8008344:	602b      	str	r3, [r5, #0]
 8008346:	b016      	add	sp, #88	; 0x58
 8008348:	bd70      	pop	{r4, r5, r6, pc}
 800834a:	466a      	mov	r2, sp
 800834c:	f000 f848 	bl	80083e0 <_fstat_r>
 8008350:	2800      	cmp	r0, #0
 8008352:	dbec      	blt.n	800832e <__swhatbuf_r+0x12>
 8008354:	9901      	ldr	r1, [sp, #4]
 8008356:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800835a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800835e:	4259      	negs	r1, r3
 8008360:	4159      	adcs	r1, r3
 8008362:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008366:	e7eb      	b.n	8008340 <__swhatbuf_r+0x24>

08008368 <__smakebuf_r>:
 8008368:	898b      	ldrh	r3, [r1, #12]
 800836a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800836c:	079d      	lsls	r5, r3, #30
 800836e:	4606      	mov	r6, r0
 8008370:	460c      	mov	r4, r1
 8008372:	d507      	bpl.n	8008384 <__smakebuf_r+0x1c>
 8008374:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008378:	6023      	str	r3, [r4, #0]
 800837a:	6123      	str	r3, [r4, #16]
 800837c:	2301      	movs	r3, #1
 800837e:	6163      	str	r3, [r4, #20]
 8008380:	b002      	add	sp, #8
 8008382:	bd70      	pop	{r4, r5, r6, pc}
 8008384:	ab01      	add	r3, sp, #4
 8008386:	466a      	mov	r2, sp
 8008388:	f7ff ffc8 	bl	800831c <__swhatbuf_r>
 800838c:	9900      	ldr	r1, [sp, #0]
 800838e:	4605      	mov	r5, r0
 8008390:	4630      	mov	r0, r6
 8008392:	f7ff fbcf 	bl	8007b34 <_malloc_r>
 8008396:	b948      	cbnz	r0, 80083ac <__smakebuf_r+0x44>
 8008398:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800839c:	059a      	lsls	r2, r3, #22
 800839e:	d4ef      	bmi.n	8008380 <__smakebuf_r+0x18>
 80083a0:	f023 0303 	bic.w	r3, r3, #3
 80083a4:	f043 0302 	orr.w	r3, r3, #2
 80083a8:	81a3      	strh	r3, [r4, #12]
 80083aa:	e7e3      	b.n	8008374 <__smakebuf_r+0xc>
 80083ac:	89a3      	ldrh	r3, [r4, #12]
 80083ae:	6020      	str	r0, [r4, #0]
 80083b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083b4:	81a3      	strh	r3, [r4, #12]
 80083b6:	9b00      	ldr	r3, [sp, #0]
 80083b8:	6163      	str	r3, [r4, #20]
 80083ba:	9b01      	ldr	r3, [sp, #4]
 80083bc:	6120      	str	r0, [r4, #16]
 80083be:	b15b      	cbz	r3, 80083d8 <__smakebuf_r+0x70>
 80083c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083c4:	4630      	mov	r0, r6
 80083c6:	f000 f81d 	bl	8008404 <_isatty_r>
 80083ca:	b128      	cbz	r0, 80083d8 <__smakebuf_r+0x70>
 80083cc:	89a3      	ldrh	r3, [r4, #12]
 80083ce:	f023 0303 	bic.w	r3, r3, #3
 80083d2:	f043 0301 	orr.w	r3, r3, #1
 80083d6:	81a3      	strh	r3, [r4, #12]
 80083d8:	89a3      	ldrh	r3, [r4, #12]
 80083da:	431d      	orrs	r5, r3
 80083dc:	81a5      	strh	r5, [r4, #12]
 80083de:	e7cf      	b.n	8008380 <__smakebuf_r+0x18>

080083e0 <_fstat_r>:
 80083e0:	b538      	push	{r3, r4, r5, lr}
 80083e2:	4d07      	ldr	r5, [pc, #28]	; (8008400 <_fstat_r+0x20>)
 80083e4:	2300      	movs	r3, #0
 80083e6:	4604      	mov	r4, r0
 80083e8:	4608      	mov	r0, r1
 80083ea:	4611      	mov	r1, r2
 80083ec:	602b      	str	r3, [r5, #0]
 80083ee:	f7f8 fc60 	bl	8000cb2 <_fstat>
 80083f2:	1c43      	adds	r3, r0, #1
 80083f4:	d102      	bne.n	80083fc <_fstat_r+0x1c>
 80083f6:	682b      	ldr	r3, [r5, #0]
 80083f8:	b103      	cbz	r3, 80083fc <_fstat_r+0x1c>
 80083fa:	6023      	str	r3, [r4, #0]
 80083fc:	bd38      	pop	{r3, r4, r5, pc}
 80083fe:	bf00      	nop
 8008400:	200009c4 	.word	0x200009c4

08008404 <_isatty_r>:
 8008404:	b538      	push	{r3, r4, r5, lr}
 8008406:	4d06      	ldr	r5, [pc, #24]	; (8008420 <_isatty_r+0x1c>)
 8008408:	2300      	movs	r3, #0
 800840a:	4604      	mov	r4, r0
 800840c:	4608      	mov	r0, r1
 800840e:	602b      	str	r3, [r5, #0]
 8008410:	f7f8 fc5f 	bl	8000cd2 <_isatty>
 8008414:	1c43      	adds	r3, r0, #1
 8008416:	d102      	bne.n	800841e <_isatty_r+0x1a>
 8008418:	682b      	ldr	r3, [r5, #0]
 800841a:	b103      	cbz	r3, 800841e <_isatty_r+0x1a>
 800841c:	6023      	str	r3, [r4, #0]
 800841e:	bd38      	pop	{r3, r4, r5, pc}
 8008420:	200009c4 	.word	0x200009c4

08008424 <_init>:
 8008424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008426:	bf00      	nop
 8008428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800842a:	bc08      	pop	{r3}
 800842c:	469e      	mov	lr, r3
 800842e:	4770      	bx	lr

08008430 <_fini>:
 8008430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008432:	bf00      	nop
 8008434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008436:	bc08      	pop	{r3}
 8008438:	469e      	mov	lr, r3
 800843a:	4770      	bx	lr
