
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: /home/iwolfs/lscc/diamond/3.14/synpbase
OS: Ubuntu 24.04.2 LTS
Hostname: iwolfs-Aspire-A14-51z
max virtual memory: unlimited (bytes)
max user processes: 61935
max stack size: 8388608 (bytes)


Implementation : clk_routing

# Written on Tue Jul  8 00:01:02 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/acoustic-carrier-vhdl/tests/clk_routing/constraints.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                 Requested     Requested     Clock        Clock                     Clock
Level     Clock                                 Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------
0 -       ulpi_clk                              60.0 MHz      16.667        declared     default_clkgroup          19   
                                                                                                                        
0 -       eth_refclk                            125.0 MHz     8.000         declared     default_clkgroup          3    
                                                                                                                        
0 -       System                                200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                        
0 -       clk_100mhz                            100.0 MHz     10.000        declared     default_clkgroup          0    
                                                                                                                        
0 -       lpddr3|pll_clk_out_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     8    
========================================================================================================================


Clock Load Summary
******************

                                      Clock     Source                               Clock Pin                          Non-clock Pin     Non-clock Pin
Clock                                 Load      Pin                                  Seq Example                        Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------------------------
ulpi_clk                              19        ULPI_CLK(port)                       ulpi_counter[7:0].C                -                 -            
                                                                                                                                                       
eth_refclk                            3         ETH_REFCLK(port)                     reset_sync_rgmii[0].C              -                 -            
                                                                                                                                                       
System                                0         -                                    -                                  -                 -            
                                                                                                                                                       
clk_100mhz                            0         CLK_100MHZ(port)                     -                                  -                 -            
                                                                                                                                                       
lpddr3|pll_clk_out_inferred_clock     8         u_lpddr3.pll_inst.CLKOP(EHXPLLL)     u_lpddr3.toggle_counter[7:0].C     -                 -            
=======================================================================================================================================================
