

================================================================
== Vitis HLS Report for 'runDataL2toL1'
================================================================
* Date:           Thu Jan 27 10:53:53 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.534 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_L2_H_IN_LOOP_L2_W_IN  |       52|       52|         5|          1|          1|    49|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     5|        -|        -|    -|
|Expression           |        -|     -|        0|      304|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      155|    -|
|Register             |        -|     -|      477|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     9|      477|      511|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U165  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   4|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------------+----------------------------------------+---------------------+
    |                   Instance                  |                 Module                 |      Expression     |
    +---------------------------------------------+----------------------------------------+---------------------+
    |ama_addmuladd_11ns_11s_11s_11ns_11_4_1_U169  |ama_addmuladd_11ns_11s_11s_11ns_11_4_1  | i0 * (i1 + i2) + i3 |
    |mac_muladd_11s_11s_11ns_11_4_1_U166          |mac_muladd_11s_11s_11ns_11_4_1          |     i0 * i1 + i2    |
    |mac_muladd_11s_11s_11ns_11_4_1_U167          |mac_muladd_11s_11s_11ns_11_4_1          |     i0 * i1 + i2    |
    |mac_muladd_6s_6s_6ns_6_4_1_U170              |mac_muladd_6s_6s_6ns_6_4_1              |     i0 + i1 * i2    |
    |mul_mul_11s_11s_11_4_1_U168                  |mul_mul_11s_11s_11_4_1                  |       i0 * i1       |
    +---------------------------------------------+----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add13_i_i_i_fu_418_p2    |     +    |   0|  0|  18|          11|          11|
    |add_ln82_2_fu_358_p2     |     +    |   0|  0|  71|          64|           1|
    |add_ln82_3_fu_377_p2     |     +    |   0|  0|  39|           1|          32|
    |add_ln84_fu_412_p2       |     +    |   0|  0|  39|           1|          32|
    |grp_fu_457_p0            |     +    |   0|  0|  18|          11|          11|
    |icmp_ln82_fu_353_p2      |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln84_fu_364_p2      |   icmp   |   0|  0|  20|          32|          32|
    |ap_block_state1          |    or    |   0|  0|   2|           1|           1|
    |select_ln82_1_fu_383_p3  |  select  |   0|  0|  32|           1|          32|
    |select_ln82_fu_369_p3    |  select  |   0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 304|         190|         220|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  38|          7|    1|          7|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4      |   9|          2|    1|          2|
    |ap_phi_mux_hi_phi_fu_253_p4  |   9|          2|   32|         64|
    |co_blk_n                     |   9|          2|    1|          2|
    |hi_reg_249                   |   9|          2|   32|         64|
    |ho_blk_n                     |   9|          2|    1|          2|
    |indvar_flatten_reg_238       |   9|          2|   64|        128|
    |param_blk_n                  |   9|          2|    1|          2|
    |ro_blk_n                     |   9|          2|    1|          2|
    |so_blk_n                     |   9|          2|    1|          2|
    |wi_reg_260                   |   9|          2|   32|         64|
    |wo_blk_n                     |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 155|         33|  170|        345|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |TILESIZE_W_cast2_i_i_i_reg_517  |   6|   0|    6|          0|
    |add17_i_i_i_reg_586             |   6|   0|    6|          0|
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |bound_reg_547                   |  64|   0|   64|          0|
    |empty_71_reg_576                |   6|   0|    6|          0|
    |empty_71_reg_576_pp0_iter1_reg  |   6|   0|    6|          0|
    |empty_reg_571                   |  11|   0|   11|          0|
    |empty_reg_571_pp0_iter1_reg     |  11|   0|   11|          0|
    |hi_reg_249                      |  32|   0|   32|          0|
    |icmp_ln82_reg_552               |   1|   0|    1|          0|
    |indvar_flatten_reg_238          |  64|   0|   64|          0|
    |mul9_i_i_i_reg_532              |  11|   0|   11|          0|
    |param_TILESIZE_H_i_i_reg_496    |  32|   0|   32|          0|
    |param_TILESIZE_W_i_i_reg_501    |  32|   0|   32|          0|
    |ro_read_reg_486                 |  11|   0|   11|          0|
    |select_ln82_1_reg_561           |  32|   0|   32|          0|
    |so_read_reg_491                 |  11|   0|   11|          0|
    |tmp2_reg_542                    |  11|   0|   11|          0|
    |tmp_reg_537                     |  11|   0|   11|          0|
    |trunc_ln_reg_507                |  11|   0|   11|          0|
    |wi_reg_260                      |  32|   0|   32|          0|
    |icmp_ln82_reg_552               |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 477|  32|  414|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+------+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits |  Protocol  | Source Object |    C Type    |
+------------------------+-----+------+------------+---------------+--------------+
|ap_clk                  |  in |     1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_rst                  |  in |     1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_start                |  in |     1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_done                 | out |     1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_continue             |  in |     1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_idle                 | out |     1| ap_ctrl_hs | runDataL2toL1 | return value |
|ap_ready                | out |     1| ap_ctrl_hs | runDataL2toL1 | return value |
|data_l1_017_i_address0  | out |     6|  ap_memory | data_l1_017_i |     array    |
|data_l1_017_i_ce0       | out |     1|  ap_memory | data_l1_017_i |     array    |
|data_l1_017_i_we0       | out |     1|  ap_memory | data_l1_017_i |     array    |
|data_l1_017_i_d0        | out |     8|  ap_memory | data_l1_017_i |     array    |
|data_l1_118_i_address0  | out |     6|  ap_memory | data_l1_118_i |     array    |
|data_l1_118_i_ce0       | out |     1|  ap_memory | data_l1_118_i |     array    |
|data_l1_118_i_we0       | out |     1|  ap_memory | data_l1_118_i |     array    |
|data_l1_118_i_d0        | out |     8|  ap_memory | data_l1_118_i |     array    |
|data_l1_219_i_address0  | out |     6|  ap_memory | data_l1_219_i |     array    |
|data_l1_219_i_ce0       | out |     1|  ap_memory | data_l1_219_i |     array    |
|data_l1_219_i_we0       | out |     1|  ap_memory | data_l1_219_i |     array    |
|data_l1_219_i_d0        | out |     8|  ap_memory | data_l1_219_i |     array    |
|data_l1_320_i_address0  | out |     6|  ap_memory | data_l1_320_i |     array    |
|data_l1_320_i_ce0       | out |     1|  ap_memory | data_l1_320_i |     array    |
|data_l1_320_i_we0       | out |     1|  ap_memory | data_l1_320_i |     array    |
|data_l1_320_i_d0        | out |     8|  ap_memory | data_l1_320_i |     array    |
|param_dout              |  in |  1120|   ap_fifo  |     param     |    pointer   |
|param_empty_n           |  in |     1|   ap_fifo  |     param     |    pointer   |
|param_read              | out |     1|   ap_fifo  |     param     |    pointer   |
|co_dout                 |  in |    11|   ap_fifo  |       co      |    pointer   |
|co_empty_n              |  in |     1|   ap_fifo  |       co      |    pointer   |
|co_read                 | out |     1|   ap_fifo  |       co      |    pointer   |
|ho_dout                 |  in |    11|   ap_fifo  |       ho      |    pointer   |
|ho_empty_n              |  in |     1|   ap_fifo  |       ho      |    pointer   |
|ho_read                 | out |     1|   ap_fifo  |       ho      |    pointer   |
|wo_dout                 |  in |    11|   ap_fifo  |       wo      |    pointer   |
|wo_empty_n              |  in |     1|   ap_fifo  |       wo      |    pointer   |
|wo_read                 | out |     1|   ap_fifo  |       wo      |    pointer   |
|ro_dout                 |  in |    11|   ap_fifo  |       ro      |    pointer   |
|ro_empty_n              |  in |     1|   ap_fifo  |       ro      |    pointer   |
|ro_read                 | out |     1|   ap_fifo  |       ro      |    pointer   |
|so_dout                 |  in |    11|   ap_fifo  |       so      |    pointer   |
|so_empty_n              |  in |     1|   ap_fifo  |       so      |    pointer   |
|so_read                 | out |     1|   ap_fifo  |       so      |    pointer   |
|data_l2_0_address0      | out |    11|  ap_memory |   data_l2_0   |     array    |
|data_l2_0_ce0           | out |     1|  ap_memory |   data_l2_0   |     array    |
|data_l2_0_q0            |  in |     8|  ap_memory |   data_l2_0   |     array    |
|data_l2_1_address0      | out |    11|  ap_memory |   data_l2_1   |     array    |
|data_l2_1_ce0           | out |     1|  ap_memory |   data_l2_1   |     array    |
|data_l2_1_q0            |  in |     8|  ap_memory |   data_l2_1   |     array    |
|data_l2_2_address0      | out |    11|  ap_memory |   data_l2_2   |     array    |
|data_l2_2_ce0           | out |     1|  ap_memory |   data_l2_2   |     array    |
|data_l2_2_q0            |  in |     8|  ap_memory |   data_l2_2   |     array    |
|data_l2_3_address0      | out |    11|  ap_memory |   data_l2_3   |     array    |
|data_l2_3_ce0           | out |     1|  ap_memory |   data_l2_3   |     array    |
|data_l2_3_q0            |  in |     8|  ap_memory |   data_l2_3   |     array    |
+------------------------+-----+------+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 11 [1/1] (1.45ns)   --->   "%param_read = read i1120 @_ssdm_op_Read.ap_fifo.i1120P, i1120 %param"   --->   Operation 11 'read' 'param_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1120> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.45ns)   --->   "%co_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 12 'read' 'co_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.45ns)   --->   "%ho_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %ho" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:359->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 13 'read' 'ho_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.45ns)   --->   "%wo_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %wo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 14 'read' 'wo_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "%ro_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %ro" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:363->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 15 'read' 'ro_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.45ns)   --->   "%so_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %so" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 16 'read' 'so_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%param_TILESIZE_H_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1120.i32.i32, i1120 %param_read, i32, i32"   --->   Operation 17 'partselect' 'param_TILESIZE_H_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%param_TILESIZE_W_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1120.i32.i32, i1120 %param_read, i32, i32"   --->   Operation 18 'partselect' 'param_TILESIZE_W_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln220_2 = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 20 'partselect' 'trunc_ln220_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%TILESIZE_W_cast2_i_i_i = partselect i6 @_ssdm_op_PartSelect.i6.i1120.i32.i32, i1120 %param_read, i32, i32"   --->   Operation 21 'partselect' 'TILESIZE_W_cast2_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%TILESIZE_W_cast_i_i_i = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32"   --->   Operation 22 'partselect' 'TILESIZE_W_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%TILESIZE_H_cast_i_i_i = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32"   --->   Operation 23 'partselect' 'TILESIZE_H_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [3/3] (0.99ns) (grouped into DSP with root node tmp)   --->   "%mul3_i_i_i = mul i11 %TILESIZE_H_cast_i_i_i, i11 %ho_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:359->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 24 'mul' 'mul3_i_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [3/3] (0.99ns) (grouped into DSP with root node tmp2)   --->   "%mul6_i_i_i = mul i11 %TILESIZE_W_cast_i_i_i, i11 %wo_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 25 'mul' 'mul6_i_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul9_i_i_i = mul i11 %co_read, i11 %trunc_ln220_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 26 'mul' 'mul9_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 27 [2/3] (0.99ns) (grouped into DSP with root node tmp)   --->   "%mul3_i_i_i = mul i11 %TILESIZE_H_cast_i_i_i, i11 %ho_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:359->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 27 'mul' 'mul3_i_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [2/3] (0.99ns) (grouped into DSP with root node tmp2)   --->   "%mul6_i_i_i = mul i11 %TILESIZE_W_cast_i_i_i, i11 %wo_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 28 'mul' 'mul6_i_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul9_i_i_i = mul i11 %co_read, i11 %trunc_ln220_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 29 'mul' 'mul9_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 30 [1/3] (0.00ns) (grouped into DSP with root node tmp)   --->   "%mul3_i_i_i = mul i11 %TILESIZE_H_cast_i_i_i, i11 %ho_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:359->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 30 'mul' 'mul3_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 31 [1/3] (0.00ns) (grouped into DSP with root node tmp2)   --->   "%mul6_i_i_i = mul i11 %TILESIZE_W_cast_i_i_i, i11 %wo_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 31 'mul' 'mul6_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul9_i_i_i = mul i11 %co_read, i11 %trunc_ln220_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 32 'mul' 'mul9_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp = add i11 %mul3_i_i_i, i11 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:359->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 33 'add' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp2 = add i11 %mul6_i_i_i, i11 %so_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 34 'add' 'tmp2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %wo, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ho, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %co, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1120 %param, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul9_i_i_i = mul i11 %co_read, i11 %trunc_ln220_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 41 'mul' 'mul9_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp = add i11 %mul3_i_i_i, i11 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:359->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 42 'add' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp2 = add i11 %mul6_i_i_i, i11 %so_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 43 'add' 'tmp2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%cast = zext i32 %param_TILESIZE_H_i_i"   --->   Operation 44 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %param_TILESIZE_W_i_i"   --->   Operation 45 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 46 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.60ns)   --->   "%br_ln82 = br void %bb.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 47 'br' 'br_ln82' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 4.53>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln82_2, void %._crit_edge.loopexit.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 48 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%hi = phi i32, void %entry, i32 %select_ln82_1, void %._crit_edge.loopexit.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 49 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%wi = phi i32, void %entry, i32 %add_ln84, void %._crit_edge.loopexit.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 50 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.06ns)   --->   "%icmp_ln82 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 52 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln82_2 = add i64 %indvar_flatten, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 53 'add' 'add_ln82_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %._crit_edge.loopexit.i.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 54 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.85ns)   --->   "%icmp_ln84 = icmp_eq  i32 %wi, i32 %param_TILESIZE_W_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 55 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.22ns)   --->   "%select_ln82 = select i1 %icmp_ln84, i32, i32 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 56 'select' 'select_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.88ns)   --->   "%add_ln82_3 = add i32, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 57 'add' 'add_ln82_3' <Predicate = (!icmp_ln82)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.22ns)   --->   "%select_ln82_1 = select i1 %icmp_ln84, i32 %add_ln82_3, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 58 'select' 'select_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %select_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 59 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.73ns)   --->   "%add_ln82 = add i11 %mul9_i_i_i, i11 %trunc_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 60 'add' 'add_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.69ns) (grouped into DSP with root node tmp3)   --->   "%add_ln82_1 = add i11 %add_ln82, i11 %tmp" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 61 'add' 'add_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [3/3] (0.99ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln82 = mul i11 %trunc_ln, i11 %add_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 62 'mul' 'mul_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln82_1 = trunc i32 %select_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 63 'trunc' 'trunc_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 64 [3/3] (0.99ns) (grouped into DSP with root node add17_i_i_i)   --->   "%mul_ln82_1 = mul i6 %TILESIZE_W_cast2_i_i_i, i6 %trunc_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 64 'mul' 'mul_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty = trunc i32 %select_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 65 'trunc' 'empty' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_71 = trunc i32 %select_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 66 'trunc' 'empty_71' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.88ns)   --->   "%add_ln84 = add i32, i32 %select_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 67 'add' 'add_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 68 [2/3] (0.99ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln82 = mul i11 %trunc_ln, i11 %add_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 68 'mul' 'mul_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 69 [2/3] (0.99ns) (grouped into DSP with root node add17_i_i_i)   --->   "%mul_ln82_1 = mul i6 %TILESIZE_W_cast2_i_i_i, i6 %trunc_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 69 'mul' 'mul_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 70 [1/3] (0.00ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln82 = mul i11 %trunc_ln, i11 %add_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 70 'mul' 'mul_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 71 [1/3] (0.00ns) (grouped into DSP with root node add17_i_i_i)   --->   "%mul_ln82_1 = mul i6 %TILESIZE_W_cast2_i_i_i, i6 %trunc_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 71 'mul' 'mul_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp3 = add i11 %mul_ln82, i11 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 72 'add' 'tmp3' <Predicate = (!icmp_ln82)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [2/2] (0.64ns) (root node of the DSP)   --->   "%add17_i_i_i = add i6 %empty_71, i6 %mul_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 73 'add' 'add17_i_i_i' <Predicate = (!icmp_ln82)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.53>
ST_8 : Operation 74 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp3 = add i11 %mul_ln82, i11 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 74 'add' 'tmp3' <Predicate = (!icmp_ln82)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 75 [1/1] (0.73ns)   --->   "%add13_i_i_i = add i11 %tmp3, i11 %tmp2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 75 'add' 'add13_i_i_i' <Predicate = (!icmp_ln82)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%idxprom_i_i_i = zext i11 %add13_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 76 'zext' 'idxprom_i_i_i' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 77 [1/2] (0.64ns) (root node of the DSP)   --->   "%add17_i_i_i = add i6 %empty_71, i6 %mul_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 77 'add' 'add17_i_i_i' <Predicate = (!icmp_ln82)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 78 'getelementptr' 'data_l2_0_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 79 [2/2] (1.15ns)   --->   "%data_l2_0_load = load i11 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 79 'load' 'data_l2_0_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 80 'getelementptr' 'data_l2_1_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 81 [2/2] (1.15ns)   --->   "%data_l2_1_load = load i11 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 81 'load' 'data_l2_1_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 82 'getelementptr' 'data_l2_2_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 83 [2/2] (1.15ns)   --->   "%data_l2_2_load = load i11 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 83 'load' 'data_l2_2_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 84 'getelementptr' 'data_l2_3_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 85 [2/2] (1.15ns)   --->   "%data_l2_3_load = load i11 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 85 'load' 'data_l2_3_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>

State 9 <SV = 8> <Delay = 1.75>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_L2_H_IN_LOOP_L2_W_IN_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 89 'specloopname' 'specloopname_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%idxprom18_i_i_i = zext i6 %add17_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 90 'zext' 'idxprom18_i_i_i' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 91 [1/2] (1.15ns)   --->   "%data_l2_0_load = load i11 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 91 'load' 'data_l2_0_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%data_l1_017_i_addr = getelementptr i8 %data_l1_017_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 92 'getelementptr' 'data_l1_017_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.59ns)   --->   "%store_ln91 = store i8 %data_l2_0_load, i6 %data_l1_017_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 93 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 94 [1/2] (1.15ns)   --->   "%data_l2_1_load = load i11 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 94 'load' 'data_l2_1_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%data_l1_118_i_addr = getelementptr i8 %data_l1_118_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 95 'getelementptr' 'data_l1_118_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.59ns)   --->   "%store_ln91 = store i8 %data_l2_1_load, i6 %data_l1_118_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 96 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 97 [1/2] (1.15ns)   --->   "%data_l2_2_load = load i11 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 97 'load' 'data_l2_2_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%data_l1_219_i_addr = getelementptr i8 %data_l1_219_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 98 'getelementptr' 'data_l1_219_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.59ns)   --->   "%store_ln91 = store i8 %data_l2_2_load, i6 %data_l1_219_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 99 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 100 [1/2] (1.15ns)   --->   "%data_l2_3_load = load i11 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 100 'load' 'data_l2_3_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%data_l1_320_i_addr = getelementptr i8 %data_l1_320_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 101 'getelementptr' 'data_l1_320_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.59ns)   --->   "%store_ln91 = store i8 %data_l2_3_load, i6 %data_l1_320_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 102 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i.i"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln394 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 104 'ret' 'ret_ln394' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_l1_017_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_118_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_219_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_320_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ param]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ co]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ho]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ wo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ro]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ so]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
param_read             (read             ) [ 00000000000]
co_read                (read             ) [ 00111000000]
ho_read                (read             ) [ 00110000000]
wo_read                (read             ) [ 00110000000]
ro_read                (read             ) [ 00111000000]
so_read                (read             ) [ 00111000000]
param_TILESIZE_H_i_i   (partselect       ) [ 00111000000]
param_TILESIZE_W_i_i   (partselect       ) [ 00111111110]
trunc_ln               (partselect       ) [ 00111111110]
trunc_ln220_2          (partselect       ) [ 00111000000]
TILESIZE_W_cast2_i_i_i (partselect       ) [ 00111111110]
TILESIZE_W_cast_i_i_i  (partselect       ) [ 00110000000]
TILESIZE_H_cast_i_i_i  (partselect       ) [ 00110000000]
mul3_i_i_i             (mul              ) [ 00001000000]
mul6_i_i_i             (mul              ) [ 00001000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
mul9_i_i_i             (mul              ) [ 00000111110]
tmp                    (add              ) [ 00000111110]
tmp2                   (add              ) [ 00000111110]
cast                   (zext             ) [ 00000000000]
cast1                  (zext             ) [ 00000000000]
bound                  (mul              ) [ 00000111110]
br_ln82                (br               ) [ 00001111110]
indvar_flatten         (phi              ) [ 00000100000]
hi                     (phi              ) [ 00000100000]
wi                     (phi              ) [ 00000100000]
specpipeline_ln0       (specpipeline     ) [ 00000000000]
icmp_ln82              (icmp             ) [ 00000111110]
add_ln82_2             (add              ) [ 00001111110]
br_ln82                (br               ) [ 00000000000]
icmp_ln84              (icmp             ) [ 00000000000]
select_ln82            (select           ) [ 00000000000]
add_ln82_3             (add              ) [ 00000000000]
select_ln82_1          (select           ) [ 00001111110]
trunc_ln82             (trunc            ) [ 00000000000]
add_ln82               (add              ) [ 00000000000]
add_ln82_1             (add              ) [ 00000111000]
trunc_ln82_1           (trunc            ) [ 00000111000]
empty                  (trunc            ) [ 00000111100]
empty_71               (trunc            ) [ 00000111100]
add_ln84               (add              ) [ 00001111110]
mul_ln82               (mul              ) [ 00000100100]
mul_ln82_1             (mul              ) [ 00000100100]
tmp3                   (add              ) [ 00000000000]
add13_i_i_i            (add              ) [ 00000000000]
idxprom_i_i_i          (zext             ) [ 00000000000]
add17_i_i_i            (add              ) [ 00000100010]
data_l2_0_addr         (getelementptr    ) [ 00000100010]
data_l2_1_addr         (getelementptr    ) [ 00000100010]
data_l2_2_addr         (getelementptr    ) [ 00000100010]
data_l2_3_addr         (getelementptr    ) [ 00000100010]
specloopname_ln0       (specloopname     ) [ 00000000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000]
specloopname_ln84      (specloopname     ) [ 00000000000]
idxprom18_i_i_i        (zext             ) [ 00000000000]
data_l2_0_load         (load             ) [ 00000000000]
data_l1_017_i_addr     (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l2_1_load         (load             ) [ 00000000000]
data_l1_118_i_addr     (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l2_2_load         (load             ) [ 00000000000]
data_l1_219_i_addr     (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l2_3_load         (load             ) [ 00000000000]
data_l1_320_i_addr     (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
br_ln0                 (br               ) [ 00001111110]
ret_ln394              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_l1_017_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_017_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_l1_118_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_118_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_l1_219_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_219_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_l1_320_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_320_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="param">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="co">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ho">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="wo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ro">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="so">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="so"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_l2_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_l2_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_l2_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_l2_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1120P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i1120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i1120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i1120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_L2_H_IN_LOOP_L2_W_IN_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="param_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1120" slack="0"/>
<pin id="96" dir="0" index="1" bw="1120" slack="0"/>
<pin id="97" dir="1" index="2" bw="1120" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="co_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="11" slack="0"/>
<pin id="103" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ho_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="11" slack="0"/>
<pin id="109" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ho_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="wo_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="11" slack="0"/>
<pin id="115" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wo_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="ro_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ro_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="so_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="11" slack="0"/>
<pin id="127" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="so_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data_l2_0_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_0_addr/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l2_0_load/8 "/>
</bind>
</comp>

<comp id="143" class="1004" name="data_l2_1_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_1_addr/8 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l2_1_load/8 "/>
</bind>
</comp>

<comp id="156" class="1004" name="data_l2_2_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="11" slack="0"/>
<pin id="160" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_2_addr/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l2_2_load/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="data_l2_3_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="11" slack="0"/>
<pin id="173" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_3_addr/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l2_3_load/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="data_l1_017_i_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_017_i_addr/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln91_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="data_l1_118_i_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_118_i_addr/9 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln91_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="data_l1_219_i_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_219_i_addr/9 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln91_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="data_l1_320_i_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_320_i_addr/9 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln91_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/9 "/>
</bind>
</comp>

<comp id="238" class="1005" name="indvar_flatten_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="64" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="249" class="1005" name="hi_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hi (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="hi_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hi/5 "/>
</bind>
</comp>

<comp id="260" class="1005" name="wi_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wi (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="wi_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wi/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="param_TILESIZE_H_i_i_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1120" slack="0"/>
<pin id="274" dir="0" index="2" bw="12" slack="0"/>
<pin id="275" dir="0" index="3" bw="12" slack="0"/>
<pin id="276" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="param_TILESIZE_H_i_i/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="param_TILESIZE_W_i_i_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1120" slack="0"/>
<pin id="284" dir="0" index="2" bw="12" slack="0"/>
<pin id="285" dir="0" index="3" bw="12" slack="0"/>
<pin id="286" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="param_TILESIZE_W_i_i/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="1120" slack="0"/>
<pin id="294" dir="0" index="2" bw="10" slack="0"/>
<pin id="295" dir="0" index="3" bw="10" slack="0"/>
<pin id="296" dir="1" index="4" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln220_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="0"/>
<pin id="303" dir="0" index="1" bw="1120" slack="0"/>
<pin id="304" dir="0" index="2" bw="11" slack="0"/>
<pin id="305" dir="0" index="3" bw="11" slack="0"/>
<pin id="306" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln220_2/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="TILESIZE_W_cast2_i_i_i_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="1120" slack="0"/>
<pin id="314" dir="0" index="2" bw="12" slack="0"/>
<pin id="315" dir="0" index="3" bw="12" slack="0"/>
<pin id="316" dir="1" index="4" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="TILESIZE_W_cast2_i_i_i/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="TILESIZE_W_cast_i_i_i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="0" index="1" bw="1120" slack="0"/>
<pin id="324" dir="0" index="2" bw="12" slack="0"/>
<pin id="325" dir="0" index="3" bw="12" slack="0"/>
<pin id="326" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="TILESIZE_W_cast_i_i_i/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="TILESIZE_H_cast_i_i_i_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="0" index="1" bw="1120" slack="0"/>
<pin id="334" dir="0" index="2" bw="12" slack="0"/>
<pin id="335" dir="0" index="3" bw="12" slack="0"/>
<pin id="336" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="TILESIZE_H_cast_i_i_i/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="3"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="cast1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="3"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="bound_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln82_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="1"/>
<pin id="356" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln82_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_2/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln84_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="4"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln82_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="32" slack="0"/>
<pin id="373" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln82_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_3/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln82_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="32" slack="0"/>
<pin id="387" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_1/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="trunc_ln82_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln82_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="1"/>
<pin id="397" dir="0" index="1" bw="11" slack="0"/>
<pin id="398" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln82_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82_1/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="empty_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="empty_71_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_71/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln84_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add13_i_i_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="0"/>
<pin id="420" dir="0" index="1" bw="11" slack="4"/>
<pin id="421" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add13_i_i_i/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="idxprom_i_i_i_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i_i_i/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="idxprom18_i_i_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom18_i_i_i/9 "/>
</bind>
</comp>

<comp id="437" class="1007" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="0" index="1" bw="11" slack="0"/>
<pin id="440" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="441" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul3_i_i_i/1 tmp/3 "/>
</bind>
</comp>

<comp id="444" class="1007" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="0"/>
<pin id="446" dir="0" index="1" bw="11" slack="0"/>
<pin id="447" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="448" dir="1" index="3" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul6_i_i_i/1 tmp2/3 "/>
</bind>
</comp>

<comp id="451" class="1007" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="11" slack="0"/>
<pin id="453" dir="0" index="1" bw="11" slack="0"/>
<pin id="454" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul9_i_i_i/1 "/>
</bind>
</comp>

<comp id="457" class="1007" name="grp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="11" slack="0"/>
<pin id="459" dir="0" index="1" bw="11" slack="1"/>
<pin id="460" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="461" dir="0" index="3" bw="11" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln82_1/5 mul_ln82/5 tmp3/7 "/>
</bind>
</comp>

<comp id="465" class="1007" name="grp_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="2"/>
<pin id="467" dir="0" index="1" bw="6" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="2147483647"/>
<pin id="469" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82_1/5 add17_i_i_i/7 "/>
</bind>
</comp>

<comp id="471" class="1005" name="co_read_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="1"/>
<pin id="473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="co_read "/>
</bind>
</comp>

<comp id="476" class="1005" name="ho_read_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="1"/>
<pin id="478" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ho_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="wo_read_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="1"/>
<pin id="483" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="wo_read "/>
</bind>
</comp>

<comp id="486" class="1005" name="ro_read_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="2"/>
<pin id="488" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="ro_read "/>
</bind>
</comp>

<comp id="491" class="1005" name="so_read_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="2"/>
<pin id="493" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="so_read "/>
</bind>
</comp>

<comp id="496" class="1005" name="param_TILESIZE_H_i_i_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="3"/>
<pin id="498" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="param_TILESIZE_H_i_i "/>
</bind>
</comp>

<comp id="501" class="1005" name="param_TILESIZE_W_i_i_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="3"/>
<pin id="503" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="param_TILESIZE_W_i_i "/>
</bind>
</comp>

<comp id="507" class="1005" name="trunc_ln_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="11" slack="4"/>
<pin id="509" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="512" class="1005" name="trunc_ln220_2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="1"/>
<pin id="514" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln220_2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="TILESIZE_W_cast2_i_i_i_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="4"/>
<pin id="519" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="TILESIZE_W_cast2_i_i_i "/>
</bind>
</comp>

<comp id="522" class="1005" name="TILESIZE_W_cast_i_i_i_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="11" slack="1"/>
<pin id="524" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="TILESIZE_W_cast_i_i_i "/>
</bind>
</comp>

<comp id="527" class="1005" name="TILESIZE_H_cast_i_i_i_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="11" slack="1"/>
<pin id="529" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="TILESIZE_H_cast_i_i_i "/>
</bind>
</comp>

<comp id="532" class="1005" name="mul9_i_i_i_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="11" slack="1"/>
<pin id="534" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i_i "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="11" slack="1"/>
<pin id="539" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="4"/>
<pin id="544" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="bound_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="1"/>
<pin id="549" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="552" class="1005" name="icmp_ln82_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="556" class="1005" name="add_ln82_2_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln82_2 "/>
</bind>
</comp>

<comp id="561" class="1005" name="select_ln82_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln82_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="trunc_ln82_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="1"/>
<pin id="568" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln82_1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="empty_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="2"/>
<pin id="573" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="576" class="1005" name="empty_71_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="6" slack="2"/>
<pin id="578" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_71 "/>
</bind>
</comp>

<comp id="581" class="1005" name="add_ln84_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="586" class="1005" name="add17_i_i_i_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="1"/>
<pin id="588" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add17_i_i_i "/>
</bind>
</comp>

<comp id="591" class="1005" name="data_l2_0_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="1"/>
<pin id="593" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="data_l2_0_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="data_l2_1_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="11" slack="1"/>
<pin id="598" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="data_l2_1_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="data_l2_2_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="11" slack="1"/>
<pin id="603" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="data_l2_2_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="data_l2_3_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="11" slack="1"/>
<pin id="608" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="data_l2_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="74" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="74" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="74" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="74" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="137" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="74" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="150" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="74" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="163" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="74" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="176" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="74" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="64" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="64" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="94" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="34" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="94" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="94" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="307"><net_src comp="42" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="94" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="48" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="94" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="54" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="327"><net_src comp="42" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="94" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="56" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="94" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="242" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="242" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="82" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="264" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="264" pin="4"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="80" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="253" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="364" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="377" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="253" pin="4"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="383" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="369" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="369" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="80" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="369" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="425"><net_src comp="418" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="433"><net_src comp="430" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="442"><net_src comp="331" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="106" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="449"><net_src comp="321" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="112" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="100" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="301" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="395" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="457" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="470"><net_src comp="400" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="100" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="479"><net_src comp="106" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="484"><net_src comp="112" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="489"><net_src comp="118" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="494"><net_src comp="124" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="499"><net_src comp="271" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="504"><net_src comp="281" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="510"><net_src comp="291" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="515"><net_src comp="301" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="520"><net_src comp="311" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="525"><net_src comp="321" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="530"><net_src comp="331" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="535"><net_src comp="451" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="540"><net_src comp="437" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="545"><net_src comp="444" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="550"><net_src comp="347" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="555"><net_src comp="353" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="358" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="564"><net_src comp="383" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="569"><net_src comp="400" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="574"><net_src comp="404" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="579"><net_src comp="408" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="584"><net_src comp="412" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="589"><net_src comp="465" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="594"><net_src comp="130" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="599"><net_src comp="143" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="604"><net_src comp="156" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="609"><net_src comp="169" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="176" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_l1_017_i | {9 }
	Port: data_l1_118_i | {9 }
	Port: data_l1_219_i | {9 }
	Port: data_l1_320_i | {9 }
	Port: data_l2_0 | {}
	Port: data_l2_1 | {}
	Port: data_l2_2 | {}
	Port: data_l2_3 | {}
 - Input state : 
	Port: runDataL2toL1 : param | {1 }
	Port: runDataL2toL1 : co | {1 }
	Port: runDataL2toL1 : ho | {1 }
	Port: runDataL2toL1 : wo | {1 }
	Port: runDataL2toL1 : ro | {1 }
	Port: runDataL2toL1 : so | {1 }
	Port: runDataL2toL1 : data_l2_0 | {8 9 }
	Port: runDataL2toL1 : data_l2_1 | {8 9 }
	Port: runDataL2toL1 : data_l2_2 | {8 9 }
	Port: runDataL2toL1 : data_l2_3 | {8 9 }
  - Chain level:
	State 1
		mul3_i_i_i : 1
		mul6_i_i_i : 1
		mul9_i_i_i : 1
	State 2
	State 3
		tmp : 1
		tmp2 : 1
	State 4
		bound : 1
	State 5
		icmp_ln82 : 1
		add_ln82_2 : 1
		br_ln82 : 2
		icmp_ln84 : 1
		select_ln82 : 2
		add_ln82_3 : 1
		select_ln82_1 : 2
		trunc_ln82 : 3
		add_ln82 : 4
		add_ln82_1 : 5
		mul_ln82 : 6
		trunc_ln82_1 : 3
		mul_ln82_1 : 4
		empty : 3
		empty_71 : 3
		add_ln84 : 3
	State 6
	State 7
		tmp3 : 1
		add17_i_i_i : 1
	State 8
		add13_i_i_i : 1
		idxprom_i_i_i : 2
		data_l2_0_addr : 3
		data_l2_0_load : 4
		data_l2_1_addr : 3
		data_l2_1_load : 4
		data_l2_2_addr : 3
		data_l2_2_load : 4
		data_l2_3_addr : 3
		data_l2_3_load : 4
	State 9
		data_l1_017_i_addr : 1
		store_ln91 : 2
		data_l1_118_i_addr : 1
		store_ln91 : 2
		data_l1_219_i_addr : 1
		store_ln91 : 2
		data_l1_320_i_addr : 1
		store_ln91 : 2
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln82_2_fu_358       |    0    |    0    |    71   |
|          |       add_ln82_3_fu_377       |    0    |    0    |    39   |
|    add   |        add_ln82_fu_395        |    0    |    0    |    18   |
|          |        add_ln84_fu_412        |    0    |    0    |    39   |
|          |       add13_i_i_i_fu_418      |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|  select  |       select_ln82_fu_369      |    0    |    0    |    32   |
|          |      select_ln82_1_fu_383     |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln82_fu_353       |    0    |    0    |    29   |
|          |        icmp_ln84_fu_364       |    0    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          bound_fu_347         |    4    |    0    |    20   |
|          |           grp_fu_451          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_437          |    1    |    0    |    0    |
|  muladd  |           grp_fu_444          |    1    |    0    |    0    |
|          |           grp_fu_465          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| addmuladd|           grp_fu_457          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     param_read_read_fu_94     |    0    |    0    |    0    |
|          |      co_read_read_fu_100      |    0    |    0    |    0    |
|   read   |      ho_read_read_fu_106      |    0    |    0    |    0    |
|          |      wo_read_read_fu_112      |    0    |    0    |    0    |
|          |      ro_read_read_fu_118      |    0    |    0    |    0    |
|          |      so_read_read_fu_124      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  param_TILESIZE_H_i_i_fu_271  |    0    |    0    |    0    |
|          |  param_TILESIZE_W_i_i_fu_281  |    0    |    0    |    0    |
|          |        trunc_ln_fu_291        |    0    |    0    |    0    |
|partselect|      trunc_ln220_2_fu_301     |    0    |    0    |    0    |
|          | TILESIZE_W_cast2_i_i_i_fu_311 |    0    |    0    |    0    |
|          |  TILESIZE_W_cast_i_i_i_fu_321 |    0    |    0    |    0    |
|          |  TILESIZE_H_cast_i_i_i_fu_331 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          cast_fu_341          |    0    |    0    |    0    |
|   zext   |          cast1_fu_344         |    0    |    0    |    0    |
|          |      idxprom_i_i_i_fu_422     |    0    |    0    |    0    |
|          |     idxprom18_i_i_i_fu_430    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln82_fu_391       |    0    |    0    |    0    |
|   trunc  |      trunc_ln82_1_fu_400      |    0    |    0    |    0    |
|          |          empty_fu_404         |    0    |    0    |    0    |
|          |        empty_71_fu_408        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    9    |    0    |   318   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| TILESIZE_H_cast_i_i_i_reg_527|   11   |
|TILESIZE_W_cast2_i_i_i_reg_517|    6   |
| TILESIZE_W_cast_i_i_i_reg_522|   11   |
|      add17_i_i_i_reg_586     |    6   |
|      add_ln82_2_reg_556      |   64   |
|       add_ln84_reg_581       |   32   |
|         bound_reg_547        |   64   |
|        co_read_reg_471       |   11   |
|    data_l2_0_addr_reg_591    |   11   |
|    data_l2_1_addr_reg_596    |   11   |
|    data_l2_2_addr_reg_601    |   11   |
|    data_l2_3_addr_reg_606    |   11   |
|       empty_71_reg_576       |    6   |
|         empty_reg_571        |   11   |
|          hi_reg_249          |   32   |
|        ho_read_reg_476       |   11   |
|       icmp_ln82_reg_552      |    1   |
|    indvar_flatten_reg_238    |   64   |
|      mul9_i_i_i_reg_532      |   11   |
| param_TILESIZE_H_i_i_reg_496 |   32   |
| param_TILESIZE_W_i_i_reg_501 |   32   |
|        ro_read_reg_486       |   11   |
|     select_ln82_1_reg_561    |   32   |
|        so_read_reg_491       |   11   |
|         tmp2_reg_542         |   11   |
|          tmp_reg_537         |   11   |
|     trunc_ln220_2_reg_512    |   11   |
|     trunc_ln82_1_reg_566     |    6   |
|       trunc_ln_reg_507       |   11   |
|          wi_reg_260          |   32   |
|        wo_read_reg_481       |   11   |
+------------------------------+--------+
|             Total            |   596  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_137 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_150 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_163 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_176 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_437    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_437    |  p1  |   3  |  11  |   33   ||    15   |
|     grp_fu_444    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_444    |  p1  |   3  |  11  |   33   ||    15   |
|     grp_fu_451    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_451    |  p1  |   2  |  11  |   22   ||    9    |
|     grp_fu_457    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_457    |  p1  |   2  |  11  |   22   ||    9    |
|     grp_fu_465    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_465    |  p1  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   310  ||  8.4705 ||   138   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   318  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   138  |
|  Register |    -   |    -   |   596  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    8   |   596  |   456  |
+-----------+--------+--------+--------+--------+
