



    Cadence Design Systems, Inc.
    Packager-XL 16.6-S064 (v16-6-112FL) WIN32 1/18/2016 12:00:00 IST
    (C) Copyright 1994, Cadence Design Systems, Inc.

    Run on Fri Mar 10 19:57:23 2017


 **********************************************
 *  Processing project file and command line  *
 **********************************************



    ANNOTATE  'BODY' 'PIN'
    COMP_DEF_PROP  'ALT_SYMBOLS' 'NC_PINS' 'MERGE_NC_PINS' 'POWER_GROUP'
                   'POWER_PINS' 'MERGE_POWER_PINS' 'PINCOUNT' 'NV_PN' 'VALUE'
    COMP_INST_PROP  'GROUP' 'ROOM' 'REUSE_INSTANCE' 'REUSE_ID' 'REUSE_NAME'
                    'SIGNAL_MODEL' 'DEFAULT_SIGNAL_MODEL'
                    'VOLT_TEMP_SIGNAL_MODEL' 'SYMBOL_EDITED'
                    'INCLUDE_IN_RF_TOPOLOGY' 'NO_XNET_CONNECTION'
                    'EMBEDDED_PLACEMENT' 'ASSEMBLY' 'PLACEMENT_NOTE'
                    'ISRFELEMENT' 'RFELEMENTTYPE' 'RFLAYER' 'RFLAYER1'
                    'RFLAYER2' 'RFLAYER3' 'RFLAYER4' 'RFLAYER5' 'RFLAYER6'
                    'RFLAYER7' 'RFLAYER8' 'RFLAYER9' 'RFLAYER10' 'RFLAYER11'
                    'RFLAYER12' 'RFLAYER13' 'RFLAYER14' 'RFLAYER15' 'RFLAYER16'
                    'RFCOUPLINGMODE' 'RFFLIPMODE' 'RFANGLE' 'RFANGLE1' 'RFWIDTH'
                    'RFWIDTH1' 'RFWIDTH2' 'RFWIDTH3' 'RFWIDTH4' 'RFWIDTH5'
                    'RFWIDTH6' 'RFWIDTH7' 'RFWIDTH8' 'RFWIDTH9' 'RFWIDTH10'
                    'RFWIDTH11' 'RFWIDTH12' 'RFWIDTH13' 'RFWIDTH14' 'RFWIDTH15'
                    'RFWIDTH16' 'RFLENGTH' 'RFLENGTH1' 'RFLENGTH2' 'RFLENGTH3'
                    'RFLENGTH4' 'RFLENGTH5' 'RFLENGTH6' 'RFLENGTH7' 'RFLENGTH8'
                    'RFSPACING' 'RFSPACING1' 'RFSPACING2' 'RFSPACING3'
                    'RFSPACING4' 'RFSPACING5' 'RFSPACING6' 'RFSPACING7'
                    'RFSPACING8' 'RFSPACING9' 'RFSPACING10' 'RFSPACING11'
                    'RFSPACING12' 'RFSPACING13' 'RFSPACING14' 'RFSPACING15'
                    'RFOFFSETX' 'RFOFFSETY' 'RFRADIUS' 'RFDEPTH' 'RFFREQUENCY'
                    'RFMITERFRACTION' 'RFBENDMODE' 'RFNUMBERLEGS'
                    'RFNUMBERPAIRS' 'RFNUMBERTURNS' 'RFCAPACITANCE'
                    'RFRESISTANCE' 'RFINDUCTANCE' 'RFPADSTACKNAME'
                    'RFPADSSMNAME1' 'RFPADSSMNAME2' 'RFPADBEGINLAYER'
                    'RFPADENDLAYER' 'RFPADLINEWIDTH1' 'RFPADLINEWIDTH2'
                    'RFPADDIAMETER1' 'RFPADDIAMETER2' 'RFPADLENGTH1'
                    'RFPADLENGTH2' 'RFHOLEDIAMETER' 'RFPADANGLE' 'RFDRANAME'
                    'RFPADTYPE' 'RFUID' 'RFBLOCK' 'RFDCNET' 'RFGROUP' 'MWO_NAME'
                    'CDS_FSP_LIB_PART_MODEL' 'CDS_FSP_IS_FPGA'
                    'CDS_FSP_INSTANCE_NAME' 'CDS_FSP_INSTANCE_ID'
    ALLOWED_GLOBAL_SHORTS  'VDD_1V8,VDD_1V8_LPDDR4_CORE1'
                           'VDD_1V8_AP,VDD_1V8_AP_SEP'
    SUPPRESS_GLOBAL_SHORT_CHECK OFF
    DEBUG    0
    DEFAULT_PHYS_DES_PREFIX U
    FEEDBACK  'OFF'
    FILTER_PROP  'A_NVPN' 'A_REFDES' 'COSTS' 'DROP_VOLTAGE' 'HFE' 'I_C_D_MAX'
                 'LEAD_TIME' 'LOWER' 'MIDDLE' 'MODE' 'NOM_CURRENT' 'NOM_VOLTAGE'
                 'NORM' 'NV_APPROVED' 'ORGANIZATION' 'P_TOT_100' 'P_TOT_25'
                 'PACKAGE' 'POWER_PINS' 'RAM_INTERFACE' 'RATED_CAPACITY'
                 'REP_PEAK_CURRENT' 'SELF_RESONANT_FREQ' 'SPARE' 'STATUS'
                 'TEMP_RANGE' 'TRIP_CURRENT' 'U_BE_GS' 'U_CB_DG' 'U_CE_DS'
                 'U_CE_SAT' 'UPPER' 'VOLUME' 'Z_100MHZ' 'NV_CRITICAL_NET'
                 'NV_BUSINESS_CLASS' 'NV_COMP_SCALE' 'NV_ERULES_PROJMAIN_ID'
                 'NV_HDI_TECHNOLOGY' 'NV_HF' 'NV_PACHINKOSILK' 'NV_PROJMAIN_ID'
                 'NV_PROJNAME' 'NV_PROJREV' 'NV_REQUIRED_MECHSYMBOLS'
                 'NV_STACKUP_NAME' 'NV_UNITY_FORM_FACTOR' 'NV_UNITY_PROPS'
                 'NV_UNITY_TECHNOLOGY'
    MAX_ERRORS 999
    NET_NAME_CHARS   @  -  !  #  %  &  (  )  *  .  /  :  ?  [  ]  ^  _  `  +
                     =  >  0  1  2  3  4  5  6  7  8  9
    NET_NAME_LENGTH 127
    NO_FEEDBACK  'NV_NETCLASS' 'NV_NET_MAX_CURRENT' 'NV_SOURCE_POWER_NET'
                 'NV_BUSINESS_CLASS' 'NV_COMP_SCALE' 'NV_ERULES_PROJMAIN_ID'
                 'NV_HDI_TECHNOLOGY' 'NV_HF' 'NV_PACHINKOSILK' 'NV_PROJMAIN_ID'
                 'NV_PROJNAME' 'NV_PROJREV' 'NV_REQUIRED_MECHSYMBOLS'
                 'NV_STACKUP_NAME' 'NV_UNITY_FORM_FACTOR' 'NV_UNITY_PROPS'
                 'NV_UNITY_TECHNOLOGY'
    NUM_OLD_VERSIONS 3
    OPTIMIZE OFF
    REUSE_REFDES OFF
    OPF_OPTIMIZATION OFF
    HARD_LOC_SEC OFF
    FORCE_PTF_ENTRY OFF
    REGENERATE_PHYSICAL_NET_NAME OFF
    SCH_POWER_GROUP_WINS_OVER_PPT OFF
    NULL_OPT_VALID OFF
    USE_VECTOR_NOTATION ON
    FILTER_ECS_FROM_XNET ON
    OUTPUT  'ON'
    PACKAGE_PROP  'GROUP' 'ROOM'
    PART_TYPE_LENGTH 127
    PPT  S:\Libraries\Concept/released/ptf/automotive 
         S:\Libraries\Concept/released/ptf/common 
         S:\Libraries\Concept/released/ptf/manual  ./worklib/part_table 
    REF_DES_LENGTH 127
    REPACKAGE OFF
    ELECTRICAL_CONSTRAINTS ON
    OVERWRITE_CONSTRAINTS ON
    RUN_DIR ./worklib/p3489_a00/packaged/
    STRICT_PACKAGE_PROP  'REUSE_INSTANCE'
    USE_LIBRARY_PPT ON
    USE_STATE ON
    WARNINGS ON
    LIBRARY  'p3489_a00_lib' 'nv_standard' 'standard' 'analog' 'clocks'
             'digital' 'discrete' 'electro_mechanic' 'logic' 'mechanic' 'memory'
             'optocouplers' 'power_supply' 'protection_devices' 'batteries'
             'programmable_logic' 'source' 'sourcstm' 'voltage_probe'
    CDSPROP_FILE 
    VIEW_PTF part_table
    VIEW_PACKAGER packaged
    VIEW_CONSTRAINTS sch_1
    DESIGN_LIBRARY p3489_a00_lib
    DESIGN_NAME p3489_a00
    VIEW_CONFIG_PHYSICAL cfg_package
    SD_SUFFIX_SEPARATOR _
    STOP_PST_GEN_ON_PTF_MISMATCH ON
    IGNORE_PRIM_BINDING OFF
    LOG_INST_PHYS_PATH ON
    ANNOTATE_VISIBLE_SEC OFF
    PTF_MISMATCH_EXCLUDE_INJ_PROP  'ALL'
    IMPORT_HFS_HARDSEC_ON_SWAP_PINS OFF
    ALLOW_PTFVALUE_INITIAL_BLANKS ON
    PRESERVE_UNSUBSTITUTED_MACROS OFF
    DETECT_SYS_NETSHORTS_PKG ON
    PROCESS_PIN_SHORT_PROP OFF
    STOP_PACKAGE_ON_SCHEMATIC_ERROR OFF
    LOCK_FILE_PERM 444
    LOCK_FOR_SAME_USER OFF
    ERROR_ON_MISMATCHED_INTERFACE ON
    RETAIN_ZERO_NODE_NETS OFF
    IGNORE_ERR_EMPTY_LONGPARTNAME OFF
    ERROR_ILLEGAL_QUOTE_PPT OFF
    B2F_OVERWRITE_CONSTRAINTS ON
    ERROR_ON_PARTIAL_INSTANTIATION_OF_HSS OFF
    RUN_HIERWR_BEFORE_PXL OFF
    IMPORT_CONSTRAINTS_ONLY_FEEDBACK OFF
    REPORT_NET_PROP_CONFLICT_AS_ERROR OFF

 **************************************************************
 *  End processing project file and command line  (00:00:02)  *
 **************************************************************


Creating Configuration "cfg_package" for Design "p3489_a00"

INFO(SPCODD-181): Loading C:\Cadence\SPB_16.6\share\cdssetup\cdsprop.tmf.
INFO(SPCODD-181): Loading C:\Cadence\SPB_16.6\share\cdssetup\cdsprop.paf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/automotive/automot~
ive.ptf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/common/norm.ptf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/common/standard.pt~
f.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/manual/pcb_antenna~
.ptf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/manual/labtestpoin~
t.ptf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/manual/mech_specia~
l.ptf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/manual/mounting_ho~
le.ptf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/manual/module_vr.p~
tf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/manual/socket_bga.~
ptf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/manual/shunt.ptf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/manual/touchpad.pt~
f.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/manual/testpoint.p~
tf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/manual/pwr_tap.ptf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/manual/virtual_sho~
rt.ptf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/manual/SW_SPST_PB2~
.ptf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/manual/programmedp~
arts.ptf.
INFO(SPCODD-181): Loading S:/Libraries/Concept/released/ptf/manual/u_pmu_modul~
e_max77620.ptf.
INFO(SPCODD-181): Loading ./worklib/part_table/local_part_table.ptf.

 *********************************
 *  Loading the design database  *
 *********************************

INFO(SPCODD-181): Loading ./worklib/con_cvm/part_table/con_cvm.ptf.

 *************************
 *  Loading State Files  *
 *************************

Loading ./worklib/p3489_a00/packaged/pxl.state. 

 *****************************************
 *  End loading State Files  (00:00:00)  *
 *****************************************


 ****************************************
 *  Starting to assign physical parts.  *
 ****************************************


 ***********************************************
 *  End assigning physical parts.  (00:00:00)  *
 ***********************************************


 ***************
 *  Packaging  *
 ***************


 *******************************
 *  End packaging  (00:00:00)  *
 *******************************

Conflicts found in net properties. Please refer to pstprop.dat file

INFO(SPCOPK-1442): No errors detected
INFO(SPCOPK-1444): No warnings detected
    Start time   19:57:23
    End time     19:57:52
    Elapsed time  0:00:29

 ***************************************************************************
 *  Packager-XL execution done.
 ***************************************************************************
Starting to audit ECsets in the design...
Audit completed successfully.