# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/fpga/altera-socfpga-a10-fpga-mgr.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Altera SOCFPGA Arria10 FPGA Manager

maintainers:
  - Alan Tull <atull@opensource.altera.com>
description: test

properties:
  compatible:
    items:
      - const: altr,socfpga-a10-fpga-mgr
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  clocks: {}
  resets: {}
  reset-names:
    items:
      - const: fpgamgr
    minItems: 1
    maxItems: 1
    additionalItems: false
examples:
  - |
    fpga_mgr: fpga-mgr@ffd03000 {
      compatible = "altr,socfpga-a10-fpga-mgr";
      reg = <0xffd03000 0x100
             0xffcfe400 0x20>;
      clocks = <&l4_mp_clk>;
      resets = <&rst FPGAMGR_RESET>;
    };
historical: |+
  Altera SOCFPGA Arria10 FPGA Manager

  Required properties:
  - compatible : should contain "altr,socfpga-a10-fpga-mgr"
  - reg        : base address and size for memory mapped io.
                 - The first index is for FPGA manager register access.
                 - The second index is for writing FPGA configuration data.
  - resets     : Phandle and reset specifier for the device's reset.
  - clocks     : Clocks used by the device.

...
