DECL|Reserved1|member|__I uint32_t Reserved1[55];
DECL|UART_BRGR_CD_Msk|macro|UART_BRGR_CD_Msk
DECL|UART_BRGR_CD_Pos|macro|UART_BRGR_CD_Pos
DECL|UART_BRGR_CD|macro|UART_BRGR_CD
DECL|UART_BRGR|member|__IO uint32_t UART_BRGR; /**< \brief (Uart Offset: 0x0020) Baud Rate Generator Register */
DECL|UART_CR_RSTRX|macro|UART_CR_RSTRX
DECL|UART_CR_RSTSTA|macro|UART_CR_RSTSTA
DECL|UART_CR_RSTTX|macro|UART_CR_RSTTX
DECL|UART_CR_RXDIS|macro|UART_CR_RXDIS
DECL|UART_CR_RXEN|macro|UART_CR_RXEN
DECL|UART_CR_TXDIS|macro|UART_CR_TXDIS
DECL|UART_CR_TXEN|macro|UART_CR_TXEN
DECL|UART_CR|member|__O uint32_t UART_CR; /**< \brief (Uart Offset: 0x0000) Control Register */
DECL|UART_IDR_ENDRX|macro|UART_IDR_ENDRX
DECL|UART_IDR_ENDTX|macro|UART_IDR_ENDTX
DECL|UART_IDR_FRAME|macro|UART_IDR_FRAME
DECL|UART_IDR_OVRE|macro|UART_IDR_OVRE
DECL|UART_IDR_PARE|macro|UART_IDR_PARE
DECL|UART_IDR_RXBUFF|macro|UART_IDR_RXBUFF
DECL|UART_IDR_RXRDY|macro|UART_IDR_RXRDY
DECL|UART_IDR_TXBUFE|macro|UART_IDR_TXBUFE
DECL|UART_IDR_TXEMPTY|macro|UART_IDR_TXEMPTY
DECL|UART_IDR_TXRDY|macro|UART_IDR_TXRDY
DECL|UART_IDR|member|__O uint32_t UART_IDR; /**< \brief (Uart Offset: 0x000C) Interrupt Disable Register */
DECL|UART_IER_ENDRX|macro|UART_IER_ENDRX
DECL|UART_IER_ENDTX|macro|UART_IER_ENDTX
DECL|UART_IER_FRAME|macro|UART_IER_FRAME
DECL|UART_IER_OVRE|macro|UART_IER_OVRE
DECL|UART_IER_PARE|macro|UART_IER_PARE
DECL|UART_IER_RXBUFF|macro|UART_IER_RXBUFF
DECL|UART_IER_RXRDY|macro|UART_IER_RXRDY
DECL|UART_IER_TXBUFE|macro|UART_IER_TXBUFE
DECL|UART_IER_TXEMPTY|macro|UART_IER_TXEMPTY
DECL|UART_IER_TXRDY|macro|UART_IER_TXRDY
DECL|UART_IER|member|__O uint32_t UART_IER; /**< \brief (Uart Offset: 0x0008) Interrupt Enable Register */
DECL|UART_IMR_ENDRX|macro|UART_IMR_ENDRX
DECL|UART_IMR_ENDTX|macro|UART_IMR_ENDTX
DECL|UART_IMR_FRAME|macro|UART_IMR_FRAME
DECL|UART_IMR_OVRE|macro|UART_IMR_OVRE
DECL|UART_IMR_PARE|macro|UART_IMR_PARE
DECL|UART_IMR_RXBUFF|macro|UART_IMR_RXBUFF
DECL|UART_IMR_RXRDY|macro|UART_IMR_RXRDY
DECL|UART_IMR_TXBUFE|macro|UART_IMR_TXBUFE
DECL|UART_IMR_TXEMPTY|macro|UART_IMR_TXEMPTY
DECL|UART_IMR_TXRDY|macro|UART_IMR_TXRDY
DECL|UART_IMR|member|__I uint32_t UART_IMR; /**< \brief (Uart Offset: 0x0010) Interrupt Mask Register */
DECL|UART_MR_CHMODE_AUTOMATIC|macro|UART_MR_CHMODE_AUTOMATIC
DECL|UART_MR_CHMODE_LOCAL_LOOPBACK|macro|UART_MR_CHMODE_LOCAL_LOOPBACK
DECL|UART_MR_CHMODE_Msk|macro|UART_MR_CHMODE_Msk
DECL|UART_MR_CHMODE_NORMAL|macro|UART_MR_CHMODE_NORMAL
DECL|UART_MR_CHMODE_Pos|macro|UART_MR_CHMODE_Pos
DECL|UART_MR_CHMODE_REMOTE_LOOPBACK|macro|UART_MR_CHMODE_REMOTE_LOOPBACK
DECL|UART_MR_CHMODE|macro|UART_MR_CHMODE
DECL|UART_MR_PAR_EVEN|macro|UART_MR_PAR_EVEN
DECL|UART_MR_PAR_MARK|macro|UART_MR_PAR_MARK
DECL|UART_MR_PAR_Msk|macro|UART_MR_PAR_Msk
DECL|UART_MR_PAR_NO|macro|UART_MR_PAR_NO
DECL|UART_MR_PAR_ODD|macro|UART_MR_PAR_ODD
DECL|UART_MR_PAR_Pos|macro|UART_MR_PAR_Pos
DECL|UART_MR_PAR_SPACE|macro|UART_MR_PAR_SPACE
DECL|UART_MR_PAR|macro|UART_MR_PAR
DECL|UART_MR|member|__IO uint32_t UART_MR; /**< \brief (Uart Offset: 0x0004) Mode Register */
DECL|UART_PTCR_RXTDIS|macro|UART_PTCR_RXTDIS
DECL|UART_PTCR_RXTEN|macro|UART_PTCR_RXTEN
DECL|UART_PTCR_TXTDIS|macro|UART_PTCR_TXTDIS
DECL|UART_PTCR_TXTEN|macro|UART_PTCR_TXTEN
DECL|UART_PTCR|member|__O uint32_t UART_PTCR; /**< \brief (Uart Offset: 0x120) Transfer Control Register */
DECL|UART_PTSR_RXTEN|macro|UART_PTSR_RXTEN
DECL|UART_PTSR_TXTEN|macro|UART_PTSR_TXTEN
DECL|UART_PTSR|member|__I uint32_t UART_PTSR; /**< \brief (Uart Offset: 0x124) Transfer Status Register */
DECL|UART_RCR_RXCTR_Msk|macro|UART_RCR_RXCTR_Msk
DECL|UART_RCR_RXCTR_Pos|macro|UART_RCR_RXCTR_Pos
DECL|UART_RCR_RXCTR|macro|UART_RCR_RXCTR
DECL|UART_RCR|member|__IO uint32_t UART_RCR; /**< \brief (Uart Offset: 0x104) Receive Counter Register */
DECL|UART_RHR_RXCHR_Msk|macro|UART_RHR_RXCHR_Msk
DECL|UART_RHR_RXCHR_Pos|macro|UART_RHR_RXCHR_Pos
DECL|UART_RHR|member|__I uint32_t UART_RHR; /**< \brief (Uart Offset: 0x0018) Receive Holding Register */
DECL|UART_RNCR_RXNCTR_Msk|macro|UART_RNCR_RXNCTR_Msk
DECL|UART_RNCR_RXNCTR_Pos|macro|UART_RNCR_RXNCTR_Pos
DECL|UART_RNCR_RXNCTR|macro|UART_RNCR_RXNCTR
DECL|UART_RNCR|member|__IO uint32_t UART_RNCR; /**< \brief (Uart Offset: 0x114) Receive Next Counter Register */
DECL|UART_RNPR_RXNPTR_Msk|macro|UART_RNPR_RXNPTR_Msk
DECL|UART_RNPR_RXNPTR_Pos|macro|UART_RNPR_RXNPTR_Pos
DECL|UART_RNPR_RXNPTR|macro|UART_RNPR_RXNPTR
DECL|UART_RNPR|member|__IO uint32_t UART_RNPR; /**< \brief (Uart Offset: 0x110) Receive Next Pointer Register */
DECL|UART_RPR_RXPTR_Msk|macro|UART_RPR_RXPTR_Msk
DECL|UART_RPR_RXPTR_Pos|macro|UART_RPR_RXPTR_Pos
DECL|UART_RPR_RXPTR|macro|UART_RPR_RXPTR
DECL|UART_RPR|member|__IO uint32_t UART_RPR; /**< \brief (Uart Offset: 0x100) Receive Pointer Register */
DECL|UART_SR_ENDRX|macro|UART_SR_ENDRX
DECL|UART_SR_ENDTX|macro|UART_SR_ENDTX
DECL|UART_SR_FRAME|macro|UART_SR_FRAME
DECL|UART_SR_OVRE|macro|UART_SR_OVRE
DECL|UART_SR_PARE|macro|UART_SR_PARE
DECL|UART_SR_RXBUFF|macro|UART_SR_RXBUFF
DECL|UART_SR_RXRDY|macro|UART_SR_RXRDY
DECL|UART_SR_TXBUFE|macro|UART_SR_TXBUFE
DECL|UART_SR_TXEMPTY|macro|UART_SR_TXEMPTY
DECL|UART_SR_TXRDY|macro|UART_SR_TXRDY
DECL|UART_SR|member|__I uint32_t UART_SR; /**< \brief (Uart Offset: 0x0014) Status Register */
DECL|UART_TCR_TXCTR_Msk|macro|UART_TCR_TXCTR_Msk
DECL|UART_TCR_TXCTR_Pos|macro|UART_TCR_TXCTR_Pos
DECL|UART_TCR_TXCTR|macro|UART_TCR_TXCTR
DECL|UART_TCR|member|__IO uint32_t UART_TCR; /**< \brief (Uart Offset: 0x10C) Transmit Counter Register */
DECL|UART_THR_TXCHR_Msk|macro|UART_THR_TXCHR_Msk
DECL|UART_THR_TXCHR_Pos|macro|UART_THR_TXCHR_Pos
DECL|UART_THR_TXCHR|macro|UART_THR_TXCHR
DECL|UART_THR|member|__O uint32_t UART_THR; /**< \brief (Uart Offset: 0x001C) Transmit Holding Register */
DECL|UART_TNCR_TXNCTR_Msk|macro|UART_TNCR_TXNCTR_Msk
DECL|UART_TNCR_TXNCTR_Pos|macro|UART_TNCR_TXNCTR_Pos
DECL|UART_TNCR_TXNCTR|macro|UART_TNCR_TXNCTR
DECL|UART_TNCR|member|__IO uint32_t UART_TNCR; /**< \brief (Uart Offset: 0x11C) Transmit Next Counter Register */
DECL|UART_TNPR_TXNPTR_Msk|macro|UART_TNPR_TXNPTR_Msk
DECL|UART_TNPR_TXNPTR_Pos|macro|UART_TNPR_TXNPTR_Pos
DECL|UART_TNPR_TXNPTR|macro|UART_TNPR_TXNPTR
DECL|UART_TNPR|member|__IO uint32_t UART_TNPR; /**< \brief (Uart Offset: 0x118) Transmit Next Pointer Register */
DECL|UART_TPR_TXPTR_Msk|macro|UART_TPR_TXPTR_Msk
DECL|UART_TPR_TXPTR_Pos|macro|UART_TPR_TXPTR_Pos
DECL|UART_TPR_TXPTR|macro|UART_TPR_TXPTR
DECL|UART_TPR|member|__IO uint32_t UART_TPR; /**< \brief (Uart Offset: 0x108) Transmit Pointer Register */
DECL|Uart|typedef|} Uart;
DECL|_SAM4S_UART_COMPONENT_|macro|_SAM4S_UART_COMPONENT_
