Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\segment_display.v" into library work
Parsing module <segment_display>.
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" into library work
Parsing module <vga>.
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\score.v" into library work
Parsing module <score>.
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\clockdiv.v" into library work
Parsing module <clockdiv>.
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <clockdiv>.
WARNING:HDLCompiler:1127 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" Line 32: Assignment to onehzclk ignored, since the identifier is never used

Elaborating module <vga>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 38: Result of 4-bit expression is truncated to fit in 3-bit target.
Reading initialization file \"partyintheusa.code\".
WARNING:HDLCompiler:872 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 80: Using initial value of BLACK since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 81: Using initial value of WHITE since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 82: Using initial value of RED since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 83: Using initial value of GREEN since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 84: Using initial value of BLUE since it is never assigned
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 55: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 61: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 73: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 74: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 115: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <score>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\score.v" Line 30: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\score.v" Line 32: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\score.v" Line 35: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <segment_display>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\score.v" Line 70: Result of 3-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v".
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 29: Output port <o_onehzclk> of the instance <clock_controller> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clockdiv>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\clockdiv.v".
    Found 1-bit register for signal <clk_25mhz>.
    Found 32-bit register for signal <cnt_1hz>.
    Found 1-bit register for signal <clk_1hz>.
    Found 32-bit register for signal <cnt_mov>.
    Found 1-bit register for signal <clk_mov>.
    Found 32-bit register for signal <cnt_fast>.
    Found 1-bit register for signal <clk_fast>.
    Found 32-bit register for signal <cnt_25mhz>.
    Found 32-bit adder for signal <cnt_25mhz[31]_GND_2_o_add_2_OUT> created at line 18.
    Found 32-bit adder for signal <cnt_1hz[31]_GND_2_o_add_7_OUT> created at line 31.
    Found 32-bit adder for signal <cnt_mov[31]_GND_2_o_add_12_OUT> created at line 44.
    Found 32-bit adder for signal <cnt_fast[31]_GND_2_o_add_17_OUT> created at line 57.
    Found 32-bit comparator greater for signal <n0000> created at line 13
    Found 32-bit comparator greater for signal <n0009> created at line 26
    Found 32-bit comparator greater for signal <n0018> created at line 39
    Found 32-bit comparator greater for signal <n0027> created at line 52
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <clockdiv> synthesized.

Synthesizing Unit <vga>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v".
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'vga', is tied to its initial value.
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 32-bit register for signal <real_score>.
    Found 1-bit register for signal <game_end>.
    Found 32-bit register for signal <c5>.
    Found 32-bit register for signal <c4>.
    Found 32-bit register for signal <c3>.
    Found 32-bit register for signal <c2>.
    Found 32-bit register for signal <c1>.
    Found 32-bit register for signal <c0>.
    Found 32-bit register for signal <mem_idx>.
    Found 1-bit register for signal <reset_me>.
    Found 32-bit register for signal <c5_type>.
    Found 32-bit register for signal <c4_type>.
    Found 32-bit register for signal <c3_type>.
    Found 32-bit register for signal <c2_type>.
    Found 32-bit register for signal <c1_type>.
    Found 32-bit register for signal <c0_type>.
    Found 32-bit register for signal <perfect_score>.
    Found 2-bit register for signal <o_blue>.
    Found 3-bit register for signal <o_green>.
    Found 3-bit register for signal <o_red>.
    Found 1-bit register for signal <correct>.
    Found 32-bit subtractor for signal <c5[31]_GND_3_o_sub_20_OUT> created at line 104.
    Found 32-bit subtractor for signal <c4[31]_GND_3_o_sub_24_OUT> created at line 105.
    Found 32-bit subtractor for signal <c3[31]_GND_3_o_sub_28_OUT> created at line 106.
    Found 32-bit subtractor for signal <c2[31]_GND_3_o_sub_32_OUT> created at line 107.
    Found 32-bit subtractor for signal <c1[31]_GND_3_o_sub_36_OUT> created at line 108.
    Found 32-bit subtractor for signal <c0[31]_GND_3_o_sub_40_OUT> created at line 109.
    Found 32-bit subtractor for signal <o_score> created at line 114.
    Found 10-bit adder for signal <h_count[9]_GND_3_o_add_1_OUT> created at line 55.
    Found 10-bit adder for signal <v_count[9]_GND_3_o_add_3_OUT> created at line 61.
    Found 32-bit adder for signal <c5[31]_GND_3_o_add_21_OUT> created at line 104.
    Found 32-bit adder for signal <c4[31]_GND_3_o_add_25_OUT> created at line 105.
    Found 32-bit adder for signal <c3[31]_GND_3_o_add_29_OUT> created at line 106.
    Found 32-bit adder for signal <c2[31]_GND_3_o_add_33_OUT> created at line 107.
    Found 32-bit adder for signal <c1[31]_GND_3_o_add_37_OUT> created at line 108.
    Found 32-bit adder for signal <c0[31]_GND_3_o_add_41_OUT> created at line 109.
    Found 32-bit adder for signal <mem_idx[31]_GND_3_o_add_56_OUT> created at line 151.
    Found 32-bit adder for signal <perfect_score[31]_GND_3_o_add_58_OUT> created at line 153.
    Found 32-bit adder for signal <mem_idx[31]_GND_3_o_add_65_OUT> created at line 159.
    Found 32-bit adder for signal <perfect_score[31]_GND_3_o_add_67_OUT> created at line 161.
    Found 32-bit adder for signal <mem_idx[31]_GND_3_o_add_74_OUT> created at line 167.
    Found 32-bit adder for signal <perfect_score[31]_GND_3_o_add_76_OUT> created at line 169.
    Found 32-bit adder for signal <mem_idx[31]_GND_3_o_add_83_OUT> created at line 175.
    Found 32-bit adder for signal <perfect_score[31]_GND_3_o_add_85_OUT> created at line 177.
    Found 32-bit adder for signal <mem_idx[31]_GND_3_o_add_92_OUT> created at line 183.
    Found 32-bit adder for signal <perfect_score[31]_GND_3_o_add_94_OUT> created at line 185.
    Found 32-bit adder for signal <mem_idx[31]_GND_3_o_add_101_OUT> created at line 191.
    Found 32-bit adder for signal <perfect_score[31]_GND_3_o_add_103_OUT> created at line 193.
    Found 32-bit adder for signal <c5[31]_GND_3_o_add_109_OUT> created at line 197.
    Found 32-bit adder for signal <c4[31]_GND_3_o_add_112_OUT> created at line 198.
    Found 32-bit adder for signal <c3[31]_GND_3_o_add_115_OUT> created at line 199.
    Found 32-bit adder for signal <c2[31]_GND_3_o_add_118_OUT> created at line 200.
    Found 32-bit adder for signal <c1[31]_GND_3_o_add_121_OUT> created at line 201.
    Found 32-bit adder for signal <c0[31]_GND_3_o_add_124_OUT> created at line 202.
    Found 32-bit adder for signal <real_score[31]_GND_3_o_add_444_OUT> created at line 757.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 201x3-bit dual-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 4x5-bit Read Only RAM for signal <_n1332>
    Found 4x8-bit Read Only RAM for signal <_n1339>
    Found 4x8-bit Read Only RAM for signal <_n1344>
    Found 4x8-bit Read Only RAM for signal <_n1350>
    Found 4x8-bit Read Only RAM for signal <_n1355>
    Found 4x8-bit Read Only RAM for signal <_n1360>
    Found 1-bit 4-to-1 multiplexer for signal <_n0751> created at line 692.
    Found 3-bit 4-to-1 multiplexer for signal <_n0761> created at line 524.
    Found 3-bit 4-to-1 multiplexer for signal <_n0771> created at line 692.
    Found 2-bit 4-to-1 multiplexer for signal <_n0801> created at line 356.
    Found 3-bit 4-to-1 multiplexer for signal <_n0811> created at line 468.
    Found 1-bit 4-to-1 multiplexer for signal <_n0821> created at line 468.
    Found 3-bit 4-to-1 multiplexer for signal <_n0841> created at line 692.
    Found 1-bit 4-to-1 multiplexer for signal <_n0851> created at line 636.
    Found 2-bit 4-to-1 multiplexer for signal <_n0861> created at line 636.
    Found 3-bit 4-to-1 multiplexer for signal <_n0871> created at line 636.
    Found 2-bit 4-to-1 multiplexer for signal <_n0881> created at line 692.
    Found 3-bit 4-to-1 multiplexer for signal <_n0891> created at line 636.
    Found 2-bit 4-to-1 multiplexer for signal <_n0901> created at line 468.
    Found 2-bit 4-to-1 multiplexer for signal <_n0911> created at line 524.
    Found 2-bit 4-to-1 multiplexer for signal <_n0941> created at line 412.
    Found 1-bit 4-to-1 multiplexer for signal <_n0951> created at line 412.
    Found 1-bit 4-to-1 multiplexer for signal <_n1011> created at line 524.
    Found 2-bit 4-to-1 multiplexer for signal <_n1021> created at line 580.
    Found 3-bit 4-to-1 multiplexer for signal <_n1031> created at line 580.
    Found 3-bit 4-to-1 multiplexer for signal <_n1041> created at line 580.
    Found 3-bit 4-to-1 multiplexer for signal <_n1103> created at line 356.
    Found 3-bit 4-to-1 multiplexer for signal <_n1113> created at line 356.
    Found 1-bit 4-to-1 multiplexer for signal <_n1123> created at line 356.
    Found 3-bit 4-to-1 multiplexer for signal <_n1143> created at line 412.
    Found 3-bit 4-to-1 multiplexer for signal <_n1153> created at line 412.
    Found 3-bit 4-to-1 multiplexer for signal <_n1173> created at line 468.
    Found 3-bit 4-to-1 multiplexer for signal <_n1183> created at line 524.
    Found 10-bit comparator greater for signal <h_count[9]_PWR_3_o_LessThan_1_o> created at line 54
    Found 10-bit comparator greater for signal <v_count[9]_PWR_3_o_LessThan_3_o> created at line 60
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_10_o> created at line 73
    Found 10-bit comparator greater for signal <v_count[9]_GND_3_o_LessThan_12_o> created at line 74
    Found 10-bit comparator lessequal for signal <n0013> created at line 76
    Found 10-bit comparator lessequal for signal <n0016> created at line 77
    Found 10-bit comparator greater for signal <h_count[9]_PWR_3_o_LessThan_17_o> created at line 77
    Found 10-bit comparator greater for signal <GND_3_o_h_count[9]_LessThan_18_o> created at line 79
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_19_o> created at line 79
    Found 32-bit comparator greater for signal <c5[31]_GND_3_o_LessThan_21_o> created at line 104
    Found 32-bit comparator greater for signal <GND_3_o_c5[31]_LessThan_23_o> created at line 104
    Found 32-bit comparator greater for signal <c4[31]_GND_3_o_LessThan_25_o> created at line 105
    Found 32-bit comparator greater for signal <GND_3_o_c4[31]_LessThan_27_o> created at line 105
    Found 32-bit comparator greater for signal <c3[31]_GND_3_o_LessThan_29_o> created at line 106
    Found 32-bit comparator greater for signal <GND_3_o_c3[31]_LessThan_31_o> created at line 106
    Found 32-bit comparator greater for signal <c2[31]_GND_3_o_LessThan_33_o> created at line 107
    Found 32-bit comparator greater for signal <GND_3_o_c2[31]_LessThan_35_o> created at line 107
    Found 32-bit comparator greater for signal <c1[31]_GND_3_o_LessThan_37_o> created at line 108
    Found 32-bit comparator greater for signal <GND_3_o_c1[31]_LessThan_39_o> created at line 108
    Found 32-bit comparator greater for signal <c0[31]_GND_3_o_LessThan_41_o> created at line 109
    Found 32-bit comparator greater for signal <GND_3_o_c0[31]_LessThan_43_o> created at line 109
    Found 32-bit comparator greater for signal <GND_3_o_c5[31]_LessThan_109_o> created at line 197
    Found 32-bit comparator greater for signal <GND_3_o_c4[31]_LessThan_112_o> created at line 198
    Found 32-bit comparator greater for signal <GND_3_o_c3[31]_LessThan_115_o> created at line 199
    Found 32-bit comparator greater for signal <GND_3_o_c2[31]_LessThan_118_o> created at line 200
    Found 32-bit comparator greater for signal <GND_3_o_c1[31]_LessThan_121_o> created at line 201
    Found 32-bit comparator greater for signal <GND_3_o_c0[31]_LessThan_124_o> created at line 202
    Found 32-bit comparator greater for signal <push_range_c5> created at line 212
    Found 32-bit comparator greater for signal <push_range_c4> created at line 222
    Found 32-bit comparator greater for signal <push_range_c3> created at line 232
    Found 32-bit comparator greater for signal <push_range_c2> created at line 242
    Found 32-bit comparator greater for signal <push_range_c1> created at line 252
    Found 32-bit comparator greater for signal <push_range_c0> created at line 262
    Found 10-bit comparator greater for signal <GND_3_o_h_count[9]_LessThan_162_o> created at line 282
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_163_o> created at line 282
    Found 10-bit comparator greater for signal <GND_3_o_h_count[9]_LessThan_164_o> created at line 282
    Found 10-bit comparator greater for signal <h_count[9]_PWR_3_o_LessThan_165_o> created at line 282
    Found 10-bit comparator greater for signal <GND_3_o_v_count[9]_LessThan_166_o> created at line 283
    Found 10-bit comparator greater for signal <v_count[9]_GND_3_o_LessThan_167_o> created at line 283
    Found 10-bit comparator greater for signal <GND_3_o_v_count[9]_LessThan_168_o> created at line 283
    Found 10-bit comparator greater for signal <v_count[9]_GND_3_o_LessThan_169_o> created at line 283
    Found 10-bit comparator greater for signal <GND_3_o_h_count[9]_LessThan_242_o> created at line 353
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_243_o> created at line 353
    Found 10-bit comparator greater for signal <GND_3_o_v_count[9]_LessThan_244_o> created at line 354
    Found 10-bit comparator greater for signal <v_count[9]_GND_3_o_LessThan_245_o> created at line 354
    Found 32-bit comparator greater for signal <n0382> created at line 758
    Summary:
	inferred   9 RAM(s).
	inferred  34 Adder/Subtractor(s).
	inferred 511 D-type flip-flop(s).
	inferred  46 Comparator(s).
	inferred 137 Multiplexer(s).
Unit <vga> synthesized.

Synthesizing Unit <score>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\score.v".
WARNING:Xst:647 - Input <i_diff<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <score_ones_digit_out>.
    Found 4-bit register for signal <score_tens_digit_out>.
    Found 4-bit register for signal <diff_digit_out>.
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <seg>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_4_o_add_19_OUT> created at line 70.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <score> synthesized.

Synthesizing Unit <rem_32s_5s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 5-bit subtractor for signal <b[4]_unary_minus_3_OUT> created at line 0.
    Found 37-bit adder for signal <n2432> created at line 0.
    Found 37-bit adder for signal <GND_5_o_b[4]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <n2436> created at line 0.
    Found 36-bit adder for signal <GND_5_o_b[4]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <n2440> created at line 0.
    Found 35-bit adder for signal <GND_5_o_b[4]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <n2444> created at line 0.
    Found 34-bit adder for signal <GND_5_o_b[4]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <n2448> created at line 0.
    Found 33-bit adder for signal <GND_5_o_b[4]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2452> created at line 0.
    Found 32-bit adder for signal <a[31]_b[4]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2456> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2460> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2464> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2468> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2472> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2476> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2480> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2484> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2488> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2492> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2496> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2500> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2504> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2508> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2512> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2516> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2520> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2524> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2528> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2532> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2536> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2540> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2544> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2548> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n2552> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_65_OUT> created at line 0.
    Found 32-bit adder for signal <n2556> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n2560> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_69_OUT> created at line 0.
    Found 5-bit adder for signal <GND_5_o_a[31]_add_70_OUT[4:0]> created at line 0.
    Found 37-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1032 Multiplexer(s).
Unit <rem_32s_5s> synthesized.

Synthesizing Unit <div_32s_5s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 33-bit adder for signal <GND_8_o_BUS_0001_add_70_OUT[32:0]> created at line 0.
    Found 37-bit adder for signal <GND_8_o_b[4]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <GND_8_o_b[4]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <GND_8_o_b[4]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <GND_8_o_b[4]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <GND_8_o_b[4]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[4]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_63_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_65_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_8_o_add_67_OUT[31:0]> created at line 0.
    Found 37-bit comparator greater for signal <BUS_0001_INV_2292_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0002_INV_2291_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0003_INV_2290_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0004_INV_2289_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0005_INV_2288_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0006_INV_2287_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0007_INV_2286_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0008_INV_2285_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0009_INV_2284_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0010_INV_2283_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0011_INV_2282_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0012_INV_2281_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0013_INV_2280_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0014_INV_2279_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0015_INV_2278_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0016_INV_2277_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0017_INV_2276_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0018_INV_2275_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0019_INV_2274_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0020_INV_2273_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0021_INV_2272_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0022_INV_2271_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0023_INV_2270_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0024_INV_2269_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0025_INV_2268_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0026_INV_2267_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0027_INV_2266_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0028_INV_2265_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0029_INV_2264_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0030_INV_2263_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0031_INV_2262_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0032_INV_2261_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0033_INV_2260_o> created at line 0
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 933 Multiplexer(s).
Unit <div_32s_5s> synthesized.

Synthesizing Unit <segment_display>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\segment_display.v".
    Found 16x8-bit Read Only RAM for signal <segment_reg>
    Summary:
	inferred   1 RAM(s).
Unit <segment_display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 16x8-bit single-port Read Only RAM                    : 3
 201x3-bit dual-port Read Only RAM                     : 3
 4x5-bit single-port Read Only RAM                     : 1
 4x8-bit single-port Read Only RAM                     : 5
# Adders/Subtractors                                   : 211
 10-bit adder                                          : 2
 2-bit adder                                           : 1
 32-bit adder                                          : 168
 32-bit subtractor                                     : 10
 33-bit adder                                          : 6
 34-bit adder                                          : 5
 35-bit adder                                          : 5
 36-bit adder                                          : 5
 37-bit adder                                          : 5
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
# Registers                                            : 37
 1-bit register                                        : 7
 10-bit register                                       : 2
 2-bit register                                        : 2
 3-bit register                                        : 2
 32-bit register                                       : 19
 4-bit register                                        : 4
 8-bit register                                        : 1
# Comparators                                          : 149
 10-bit comparator greater                             : 19
 10-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 57
 32-bit comparator lessequal                           : 56
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 2
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 2
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 2
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 2
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 2
# Multiplexers                                         : 3135
 1-bit 2-to-1 multiplexer                              : 2993
 1-bit 4-to-1 multiplexer                              : 6
 10-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 26
 2-bit 4-to-1 multiplexer                              : 7
 3-bit 2-to-1 multiplexer                              : 51
 3-bit 4-to-1 multiplexer                              : 14
 32-bit 2-to-1 multiplexer                             : 30
 33-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <c4_type_3> in Unit <vga_controller> is equivalent to the following 28 FFs/Latches, which will be removed : <c4_type_4> <c4_type_5> <c4_type_6> <c4_type_7> <c4_type_8> <c4_type_9> <c4_type_10> <c4_type_11> <c4_type_12> <c4_type_13> <c4_type_14> <c4_type_15> <c4_type_16> <c4_type_17> <c4_type_18> <c4_type_19> <c4_type_20> <c4_type_21> <c4_type_22> <c4_type_23> <c4_type_24> <c4_type_25> <c4_type_26> <c4_type_27> <c4_type_28> <c4_type_29> <c4_type_30> <c4_type_31> 
INFO:Xst:2261 - The FF/Latch <c2_type_3> in Unit <vga_controller> is equivalent to the following 28 FFs/Latches, which will be removed : <c2_type_4> <c2_type_5> <c2_type_6> <c2_type_7> <c2_type_8> <c2_type_9> <c2_type_10> <c2_type_11> <c2_type_12> <c2_type_13> <c2_type_14> <c2_type_15> <c2_type_16> <c2_type_17> <c2_type_18> <c2_type_19> <c2_type_20> <c2_type_21> <c2_type_22> <c2_type_23> <c2_type_24> <c2_type_25> <c2_type_26> <c2_type_27> <c2_type_28> <c2_type_29> <c2_type_30> <c2_type_31> 
INFO:Xst:2261 - The FF/Latch <c0_type_3> in Unit <vga_controller> is equivalent to the following 28 FFs/Latches, which will be removed : <c0_type_4> <c0_type_5> <c0_type_6> <c0_type_7> <c0_type_8> <c0_type_9> <c0_type_10> <c0_type_11> <c0_type_12> <c0_type_13> <c0_type_14> <c0_type_15> <c0_type_16> <c0_type_17> <c0_type_18> <c0_type_19> <c0_type_20> <c0_type_21> <c0_type_22> <c0_type_23> <c0_type_24> <c0_type_25> <c0_type_26> <c0_type_27> <c0_type_28> <c0_type_29> <c0_type_30> <c0_type_31> 
INFO:Xst:2261 - The FF/Latch <c1_type_3> in Unit <vga_controller> is equivalent to the following 28 FFs/Latches, which will be removed : <c1_type_4> <c1_type_5> <c1_type_6> <c1_type_7> <c1_type_8> <c1_type_9> <c1_type_10> <c1_type_11> <c1_type_12> <c1_type_13> <c1_type_14> <c1_type_15> <c1_type_16> <c1_type_17> <c1_type_18> <c1_type_19> <c1_type_20> <c1_type_21> <c1_type_22> <c1_type_23> <c1_type_24> <c1_type_25> <c1_type_26> <c1_type_27> <c1_type_28> <c1_type_29> <c1_type_30> <c1_type_31> 
INFO:Xst:2261 - The FF/Latch <c5_type_3> in Unit <vga_controller> is equivalent to the following 28 FFs/Latches, which will be removed : <c5_type_4> <c5_type_5> <c5_type_6> <c5_type_7> <c5_type_8> <c5_type_9> <c5_type_10> <c5_type_11> <c5_type_12> <c5_type_13> <c5_type_14> <c5_type_15> <c5_type_16> <c5_type_17> <c5_type_18> <c5_type_19> <c5_type_20> <c5_type_21> <c5_type_22> <c5_type_23> <c5_type_24> <c5_type_25> <c5_type_26> <c5_type_27> <c5_type_28> <c5_type_29> <c5_type_30> <c5_type_31> 
INFO:Xst:2261 - The FF/Latch <c3_type_3> in Unit <vga_controller> is equivalent to the following 28 FFs/Latches, which will be removed : <c3_type_4> <c3_type_5> <c3_type_6> <c3_type_7> <c3_type_8> <c3_type_9> <c3_type_10> <c3_type_11> <c3_type_12> <c3_type_13> <c3_type_14> <c3_type_15> <c3_type_16> <c3_type_17> <c3_type_18> <c3_type_19> <c3_type_20> <c3_type_21> <c3_type_22> <c3_type_23> <c3_type_24> <c3_type_25> <c3_type_26> <c3_type_27> <c3_type_28> <c3_type_29> <c3_type_30> <c3_type_31> 
WARNING:Xst:1293 - FF/Latch <c4_type_3> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c3_type_3> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c2_type_3> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c1_type_3> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c0_type_3> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c5_type_3> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <diff_digit_out_1> (without init value) has a constant value of 0 in block <score_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <diff_digit_out_2> (without init value) has a constant value of 0 in block <score_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <diff_digit_out_3> (without init value) has a constant value of 0 in block <score_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <an_1> (without init value) has a constant value of 1 in block <score_display>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clockdiv>.
The following registers are absorbed into counter <cnt_1hz>: 1 register on signal <cnt_1hz>.
The following registers are absorbed into counter <cnt_mov>: 1 register on signal <cnt_mov>.
The following registers are absorbed into counter <cnt_fast>: 1 register on signal <cnt_fast>.
The following registers are absorbed into counter <cnt_25mhz>: 1 register on signal <cnt_25mhz>.
Unit <clockdiv> synthesized (advanced).

Synthesizing (advanced) Unit <score>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <score> synthesized (advanced).

Synthesizing (advanced) Unit <segment_display>.
INFO:Xst:3231 - The small RAM <Mram_segment_reg> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segment_reg>   |          |
    -----------------------------------------------------------------------
Unit <segment_display> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <vga_controller/Mram_mem2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 201-word x 3-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vga_controller/n0689<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 201-word x 3-bit                    |          |
    |     addrB          | connected to signal <vga_controller/n0693<7:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <vga_controller/Mram_mem1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 201-word x 3-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vga_controller/n0681<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 201-word x 3-bit                    |          |
    |     addrB          | connected to signal <vga_controller/n0685<7:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <vga_controller/Mram__n1355> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vga_controller/c0_type<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <vga_controller/Mram__n1344> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vga_controller/c1_type<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <vga_controller/Mram__n1360> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vga_controller/c2_type<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <vga_controller/Mram__n1350> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vga_controller/c3_type<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <vga_controller/Mram__n1339> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vga_controller/c4_type<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <vga_controller/Mram__n1332> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 5-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vga_controller/c5_type<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <vga_controller/Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 201-word x 3-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vga_controller/mem_idx<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 201-word x 3-bit                    |          |
    |     addrB          | connected to signal <vga_controller/n0677<7:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <real_score>: 1 register on signal <real_score>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
The following registers are absorbed into counter <c5>: 1 register on signal <c5>.
The following registers are absorbed into counter <c4>: 1 register on signal <c4>.
The following registers are absorbed into counter <c3>: 1 register on signal <c3>.
The following registers are absorbed into counter <c2>: 1 register on signal <c2>.
The following registers are absorbed into counter <c1>: 1 register on signal <c1>.
The following registers are absorbed into counter <c0>: 1 register on signal <c0>.
Unit <vga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 16x8-bit single-port distributed Read Only RAM        : 3
 201x3-bit dual-port distributed Read Only RAM         : 3
 4x5-bit single-port distributed Read Only RAM         : 1
 4x8-bit single-port distributed Read Only RAM         : 5
# Adders/Subtractors                                   : 132
 32-bit adder                                          : 51
 32-bit adder carry in                                 : 64
 32-bit subtractor                                     : 10
 33-bit adder                                          : 1
 5-bit adder                                           : 2
 5-bit adder carry in                                  : 2
 5-bit subtractor                                      : 2
# Counters                                             : 14
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 11
# Registers                                            : 295
 Flip-Flops                                            : 295
# Comparators                                          : 149
 10-bit comparator greater                             : 19
 10-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 57
 32-bit comparator lessequal                           : 56
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 2
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 2
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 2
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 2
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 2
# Multiplexers                                         : 3127
 1-bit 2-to-1 multiplexer                              : 2993
 1-bit 4-to-1 multiplexer                              : 6
 2-bit 2-to-1 multiplexer                              : 26
 2-bit 4-to-1 multiplexer                              : 7
 3-bit 2-to-1 multiplexer                              : 51
 3-bit 4-to-1 multiplexer                              : 14
 32-bit 2-to-1 multiplexer                             : 24
 33-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <score_display/diff_digit_out_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <score_display/diff_digit_out_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <score_display/diff_digit_out_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_type_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_type_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <score_display/an_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_type_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_type_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_type_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_type_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga_controller/mem_idx_31> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <score_display/seg_7> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <vga_controller/o_blue_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <vga_controller/o_blue_1> 
INFO:Xst:2261 - The FF/Latch <vga_controller/o_red_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vga_controller/o_red_1> <vga_controller/o_red_2> 
INFO:Xst:2261 - The FF/Latch <vga_controller/o_green_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <vga_controller/o_green_1> 

Optimizing unit <clockdiv> ...
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/clk_1hz> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c5_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c3_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c4_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c0_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c1_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga_controller/c2_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 84.
FlipFlop vga_controller/v_count_5 has been replicated 1 time(s)
FlipFlop vga_controller/v_count_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 293
 Flip-Flops                                            : 293

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10620
#      GND                         : 1
#      INV                         : 137
#      LUT1                        : 248
#      LUT2                        : 76
#      LUT3                        : 956
#      LUT4                        : 378
#      LUT5                        : 2604
#      LUT6                        : 1486
#      MUXCY                       : 2493
#      MUXF7                       : 19
#      VCC                         : 1
#      XORCY                       : 2221
# FlipFlops/Latches                : 293
#      FD                          : 18
#      FDC                         : 42
#      FDCE                        : 13
#      FDE                         : 3
#      FDR                         : 123
#      FDRE                        : 52
#      FDS                         : 35
#      FDSE                        : 7
# RAMS                             : 18
#      RAM128X1D                   : 18
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 6
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             293  out of  18224     1%  
 Number of Slice LUTs:                 5957  out of   9112    65%  
    Number used as Logic:              5885  out of   9112    64%  
    Number used as Memory:               72  out of   2176     3%  
       Number used as RAM:               72

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6011
   Number with an unused Flip Flop:    5718  out of   6011    95%  
   Number with an unused LUT:            54  out of   6011     0%  
   Number of fully used LUT-FF pairs:   239  out of   6011     3%  
   Number of unique control sets:        23

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                                      | Clock buffer(FF name)          | Load  |
----------------------------------------------------------------------------------+--------------------------------+-------+
clock_controller/clk_fast                                                         | BUFG                           | 21    |
clock_controller/clk_mov                                                          | BUFG                           | 113   |
clock_controller/clk_25mhz                                                        | BUFG                           | 27    |
vga_controller/correct                                                            | BUFG                           | 33    |
clk                                                                               | BUFGP                          | 99    |
score_display/i_score[31]_GND_4_o_rem_6/Madd_a[31]_GND_5_o_add_19_OUT_Madd_lut<31>| NONE(vga_controller/Mram_mem15)| 18    |
----------------------------------------------------------------------------------+--------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 12.502ns (Maximum Frequency: 79.985MHz)
   Minimum input arrival time before clock: 10.070ns
   Maximum output required time after clock: 6.541ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_controller/clk_fast'
  Clock period: 3.672ns (frequency: 272.305MHz)
  Total number of paths / destination ports: 96 / 14
-------------------------------------------------------------------------
Delay:               3.672ns (Levels of Logic = 3)
  Source:            score_display/score_tens_digit_out_0 (FF)
  Destination:       score_display/seg_3 (FF)
  Source Clock:      clock_controller/clk_fast rising
  Destination Clock: clock_controller/clk_fast rising

  Data Path: score_display/score_tens_digit_out_0 to score_display/seg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.002  score_display/score_tens_digit_out_0 (score_display/score_tens_digit_out_0)
     LUT3:I0->O            1   0.205   0.827  score_display/ones_segment[7]_thousands_segment[7]_mux_18_OUT<3>1 (score_display/ones_segment[7]_thousands_segment[7]_mux_18_OUT<3>1)
     LUT5:I1->O            1   0.203   0.684  score_display/ones_segment[7]_thousands_segment[7]_mux_18_OUT<3>2 (score_display/ones_segment[7]_thousands_segment[7]_mux_18_OUT<3>2)
     LUT4:I2->O            1   0.203   0.000  score_display/ones_segment[7]_thousands_segment[7]_mux_18_OUT<3>3 (score_display/ones_segment[7]_thousands_segment[7]_mux_18_OUT<3>)
     FD:D                      0.102          score_display/seg_3
    ----------------------------------------
    Total                      3.672ns (1.160ns logic, 2.512ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_controller/clk_mov'
  Clock period: 12.502ns (frequency: 79.985MHz)
  Total number of paths / destination ports: 187023995 / 131
-------------------------------------------------------------------------
Delay:               12.502ns (Levels of Logic = 52)
  Source:            vga_controller/c5_3 (FF)
  Destination:       vga_controller/perfect_score_31 (FF)
  Source Clock:      clock_controller/clk_mov rising
  Destination Clock: clock_controller/clk_mov rising

  Data Path: vga_controller/c5_3 to vga_controller/perfect_score_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   1.031  vga_controller/c5_3 (vga_controller/c5_3)
     LUT4:I1->O            3   0.205   0.651  vga_controller/c5[31]_GND_3_o_equal_55_o<31>_SW0 (N146)
     LUT6:I5->O            1   0.205   0.000  vga_controller/Mmux_n0677_rs_lut<0> (vga_controller/Mmux_n0677_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  vga_controller/Mmux_n0677_rs_cy<0> (vga_controller/Mmux_n0677_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mmux_n0677_rs_cy<1> (vga_controller/Mmux_n0677_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mmux_n0677_rs_cy<2> (vga_controller/Mmux_n0677_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mmux_n0677_rs_cy<3> (vga_controller/Mmux_n0677_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mmux_n0677_rs_cy<4> (vga_controller/Mmux_n0677_rs_cy<4>)
     XORCY:CI->O           5   0.180   0.715  vga_controller/Mmux_n0677_rs_xor<5> (vga_controller/n0677<5>)
     LUT1:I0->O            1   0.205   0.000  vga_controller/Madd_mem_idx[31]_GND_3_o_add_65_OUT_cy<5>_rt (vga_controller/Madd_mem_idx[31]_GND_3_o_add_65_OUT_cy<5>_rt)
     MUXCY:S->O            1   0.172   0.000  vga_controller/Madd_mem_idx[31]_GND_3_o_add_65_OUT_cy<5> (vga_controller/Madd_mem_idx[31]_GND_3_o_add_65_OUT_cy<5>)
     XORCY:CI->O           4   0.180   0.684  vga_controller/Madd_mem_idx[31]_GND_3_o_add_65_OUT_xor<6> (vga_controller/mem_idx[31]_GND_3_o_add_65_OUT<6>)
     LUT3:I2->O            1   0.205   0.000  vga_controller/Mmux_n06812911 (vga_controller/Mmux_n0681291)
     MUXCY:S->O            0   0.172   0.000  vga_controller/Madd_mem_idx[31]_GND_3_o_add_74_OUT_cy<6> (vga_controller/Madd_mem_idx[31]_GND_3_o_add_74_OUT_cy<6>)
     XORCY:CI->O           2   0.180   0.617  vga_controller/Madd_mem_idx[31]_GND_3_o_add_74_OUT_xor<7> (vga_controller/mem_idx[31]_GND_3_o_add_74_OUT<7>)
     LUT5:I4->O            7   0.205   0.774  vga_controller/Mmux_n0685301 (vga_controller/n0685<7>)
     LUT3:I2->O           92   0.205   2.053  inst_LPM_MUX1511 (vga_controller/_n0738<2>)
     LUT6:I3->O            1   0.205   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_lut<0> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<0> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<1> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<2> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<3> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<4> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<5> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<6> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<7> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<8> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<9> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<10> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<11> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<12> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<13> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<14> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<15> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<16> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<17> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<18> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<19> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<20> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<21> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<22> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<23> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<24> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<25> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<26> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<27> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<28> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<29> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_cy<29>)
     XORCY:CI->O           2   0.180   0.617  vga_controller/Madd_perfect_score[31]_GND_3_o_add_94_OUT_xor<30> (vga_controller/perfect_score[31]_GND_3_o_add_94_OUT<30>)
     LUT6:I5->O            1   0.205   0.000  vga_controller/Mmux_n06952411 (vga_controller/Mmux_n0695241)
     MUXCY:S->O            0   0.172   0.000  vga_controller/Madd_perfect_score[31]_GND_3_o_add_103_OUT_cy<30> (vga_controller/Madd_perfect_score[31]_GND_3_o_add_103_OUT_cy<30>)
     XORCY:CI->O           1   0.180   0.580  vga_controller/Madd_perfect_score[31]_GND_3_o_add_103_OUT_xor<31> (vga_controller/perfect_score[31]_GND_3_o_add_103_OUT<31>)
     LUT6:I5->O            1   0.205   0.000  vga_controller/Mmux_perfect_score[31]_perfect_score[31]_mux_107_OUT251 (vga_controller/perfect_score[31]_perfect_score[31]_mux_107_OUT<31>)
     FDRE:D                    0.102          vga_controller/perfect_score_31
    ----------------------------------------
    Total                     12.502ns (4.781ns logic, 7.721ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_controller/clk_25mhz'
  Clock period: 11.842ns (frequency: 84.444MHz)
  Total number of paths / destination ports: 69658 / 45
-------------------------------------------------------------------------
Delay:               11.842ns (Levels of Logic = 11)
  Source:            vga_controller/v_count_4 (FF)
  Destination:       vga_controller/o_green_2 (FF)
  Source Clock:      clock_controller/clk_25mhz rising
  Destination Clock: clock_controller/clk_25mhz rising

  Data Path: vga_controller/v_count_4 to vga_controller/o_green_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            34   0.447   1.549  vga_controller/v_count_4 (vga_controller/v_count_4)
     LUT4:I1->O            1   0.205   0.580  vga_controller/v_count[9]_GND_3_o_LessThan_245_o11_SW0 (N148)
     LUT6:I5->O            9   0.205   0.830  vga_controller/v_count[9]_GND_3_o_LessThan_245_o11 (vga_controller/v_count[9]_GND_3_o_LessThan_245_o11)
     LUT5:I4->O           34   0.205   1.321  vga_controller/push_range_c0_v_count[9]_AND_58_o15 (vga_controller/push_range_c0_v_count[9]_AND_58_o1)
     LUT4:I3->O            8   0.205   0.803  vga_controller/push_range_c4_v_count[9]_AND_38_o1102131 (vga_controller/push_range_c4_v_count[9]_AND_38_o110213)
     LUT6:I5->O            6   0.205   0.745  vga_controller/push_range_c5_v_count[9]_AND_34_o_mmx_out20111 (vga_controller/push_range_c5_v_count[9]_AND_34_o_mmx_out2011)
     LUT6:I5->O            3   0.205   0.651  vga_controller/push_range_c2_v_count[9]_AND_46_o316521 (vga_controller/push_range_c2_v_count[9]_AND_46_o31652)
     LUT6:I5->O            1   0.205   0.580  vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT1865 (vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT1865)
     LUT6:I5->O            1   0.205   0.580  vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT1867 (vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT1867)
     LUT6:I5->O            2   0.205   0.721  vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT18612 (vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT186)
     LUT6:I4->O            1   0.203   0.684  vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT1829 (vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT1828)
     LUT6:I4->O            1   0.203   0.000  vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT1830 (vga_controller/GND_3_o_c0_type[31]_mux_435_OUT<2>)
     FDR:D                     0.102          vga_controller/o_green_2
    ----------------------------------------
    Total                     11.842ns (2.800ns logic, 9.042ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga_controller/correct'
  Clock period: 5.409ns (frequency: 184.894MHz)
  Total number of paths / destination ports: 1520 / 33
-------------------------------------------------------------------------
Delay:               5.409ns (Levels of Logic = 34)
  Source:            vga_controller/real_score_0 (FF)
  Destination:       vga_controller/game_end (FF)
  Source Clock:      vga_controller/correct rising
  Destination Clock: vga_controller/correct rising

  Data Path: vga_controller/real_score_0 to vga_controller/game_end
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  vga_controller/real_score_0 (vga_controller/real_score_0)
     INV:I->O              1   0.206   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_lut<0>_INV_0 (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<0> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<1> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<2> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<3> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<4> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<5> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<6> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<7> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<8> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<9> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<10> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<11> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<12> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<13> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<14> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<15> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<16> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<17> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<18> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<19> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<20> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<21> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<22> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<23> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<24> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<25> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<26> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<27> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<28> (vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_cy<28>)
     XORCY:CI->O           2   0.180   0.961  vga_controller/Madd_real_score[31]_GND_3_o_add_444_OUT_xor<29> (vga_controller/real_score[31]_GND_3_o_add_444_OUT<29>)
     LUT5:I0->O            0   0.203   0.000  vga_controller/Mcompar_n0382_lutdi5 (vga_controller/Mcompar_n0382_lutdi5)
     MUXCY:DI->O           1   0.339   0.580  vga_controller/Mcompar_n0382_cy<5> (vga_controller/Mcompar_n0382_cy<5>)
     LUT3:I2->O            1   0.205   0.579  vga_controller/Mcompar_n0382_cy<6> (vga_controller/Mcompar_n0382_cy<6>)
     FDCE:CE                   0.322          vga_controller/game_end
    ----------------------------------------
    Total                      5.409ns (2.606ns logic, 2.803ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.626ns (frequency: 216.146MHz)
  Total number of paths / destination ports: 7032 / 198
-------------------------------------------------------------------------
Delay:               4.626ns (Levels of Logic = 8)
  Source:            clock_controller/cnt_25mhz_1 (FF)
  Destination:       clock_controller/cnt_25mhz_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_controller/cnt_25mhz_1 to clock_controller/cnt_25mhz_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.995  clock_controller/cnt_25mhz_1 (clock_controller/cnt_25mhz_1)
     LUT5:I0->O            1   0.203   0.000  clock_controller/Mcompar_n0000_lut<0> (clock_controller/Mcompar_n0000_lut<0>)
     MUXCY:S->O            1   0.172   0.000  clock_controller/Mcompar_n0000_cy<0> (clock_controller/Mcompar_n0000_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  clock_controller/Mcompar_n0000_cy<1> (clock_controller/Mcompar_n0000_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  clock_controller/Mcompar_n0000_cy<2> (clock_controller/Mcompar_n0000_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clock_controller/Mcompar_n0000_cy<3> (clock_controller/Mcompar_n0000_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  clock_controller/Mcompar_n0000_cy<4> (clock_controller/Mcompar_n0000_cy<4>)
     MUXCY:CI->O           1   0.213   0.580  clock_controller/Mcompar_n0000_cy<5> (clock_controller/Mcompar_n0000_cy<5>)
     LUT3:I2->O           33   0.205   1.305  clock_controller/Mcompar_n0000_cy<6> (clock_controller/Mcompar_n0000_cy<6>)
     FDR:R                     0.430          clock_controller/cnt_25mhz_0
    ----------------------------------------
    Total                      4.626ns (1.746ns logic, 2.880ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_controller/clk_mov'
  Total number of paths / destination ports: 59 / 59
-------------------------------------------------------------------------
Offset:              4.074ns (Levels of Logic = 2)
  Source:            btn_rst (PAD)
  Destination:       vga_controller/c2_type_0 (FF)
  Destination Clock: clock_controller/clk_mov rising

  Data Path: btn_rst to vga_controller/c2_type_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  btn_rst_IBUF (btn_rst_IBUF)
     LUT2:I1->O           58   0.205   1.600  vga_controller/_n12321 (vga_controller/_n1232)
     FDRE:R                    0.430          vga_controller/c2_type_0
    ----------------------------------------
    Total                      4.074ns (1.857ns logic, 2.217ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_controller/clk_25mhz'
  Total number of paths / destination ports: 906 / 27
-------------------------------------------------------------------------
Offset:              10.070ns (Levels of Logic = 10)
  Source:            btn_left (PAD)
  Destination:       vga_controller/o_green_2 (FF)
  Destination Clock: clock_controller/clk_25mhz rising

  Data Path: btn_left to vga_controller/o_green_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.992  btn_left_IBUF (btn_left_IBUF)
     LUT6:I2->O           18   0.203   1.154  vga_controller/c5_type<1>_mmx_out1 (vga_controller/c5_type<1>_mmx_out)
     LUT4:I2->O            8   0.203   0.803  vga_controller/push_range_c4_v_count[9]_AND_38_o1102131 (vga_controller/push_range_c4_v_count[9]_AND_38_o110213)
     LUT6:I5->O            6   0.205   0.745  vga_controller/push_range_c5_v_count[9]_AND_34_o_mmx_out20111 (vga_controller/push_range_c5_v_count[9]_AND_34_o_mmx_out2011)
     LUT6:I5->O            3   0.205   0.651  vga_controller/push_range_c2_v_count[9]_AND_46_o316521 (vga_controller/push_range_c2_v_count[9]_AND_46_o31652)
     LUT6:I5->O            1   0.205   0.580  vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT1865 (vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT1865)
     LUT6:I5->O            1   0.205   0.580  vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT1867 (vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT1867)
     LUT6:I5->O            2   0.205   0.721  vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT18612 (vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT186)
     LUT6:I4->O            1   0.203   0.684  vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT1829 (vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT1828)
     LUT6:I4->O            1   0.203   0.000  vga_controller/Mmux_GND_3_o_c0_type[31]_mux_435_OUT1830 (vga_controller/GND_3_o_c0_type[31]_mux_435_OUT<2>)
     FDR:D                     0.102          vga_controller/o_green_2
    ----------------------------------------
    Total                     10.070ns (3.161ns logic, 6.909ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_controller/clk_25mhz'
  Total number of paths / destination ports: 22 / 10
-------------------------------------------------------------------------
Offset:              6.541ns (Levels of Logic = 3)
  Source:            vga_controller/v_count_3 (FF)
  Destination:       o_vga_vsync (PAD)
  Source Clock:      clock_controller/clk_25mhz rising

  Data Path: vga_controller/v_count_3 to o_vga_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            34   0.447   1.425  vga_controller/v_count_3 (vga_controller/v_count_3)
     LUT4:I2->O           11   0.203   1.111  vga_controller/GND_3_o_v_count[9]_LessThan_166_o21 (vga_controller/GND_3_o_v_count[9]_LessThan_166_o2)
     LUT6:I3->O            1   0.205   0.579  vga_controller/_n16141 (o_vga_vsync_OBUF)
     OBUF:I->O                 2.571          o_vga_vsync_OBUF (o_vga_vsync)
    ----------------------------------------
    Total                      6.541ns (3.426ns logic, 3.115ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_controller/clk_fast'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            score_display/seg_6 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clock_controller/clk_fast rising

  Data Path: score_display/seg_6 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  score_display/seg_6 (score_display/seg_6)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.626|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_controller/clk_25mhz
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clock_controller/clk_25mhz|   11.842|         |         |         |
clock_controller/clk_mov  |   12.297|         |         |         |
vga_controller/correct    |    5.897|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_controller/clk_fast
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clock_controller/clk_fast|    3.672|         |         |         |
clock_controller/clk_mov |  245.126|         |         |         |
vga_controller/correct   |  244.993|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_controller/clk_mov
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clock_controller/clk_mov|   12.502|         |         |         |
vga_controller/correct  |    4.418|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock score_display/i_score[31]_GND_4_o_rem_6/Madd_a[31]_GND_5_o_add_19_OUT_Madd_lut<31>
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clock_controller/clk_mov|    8.311|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga_controller/correct
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clock_controller/clk_mov|    2.197|         |         |         |
vga_controller/correct  |    5.409|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 61.00 secs
Total CPU time to Xst completion: 60.90 secs
 
--> 

Total memory usage is 346848 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  403 (   0 filtered)
Number of infos    :   22 (   0 filtered)

