{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713767448582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713767448588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 14:30:48 2024 " "Processing started: Mon Apr 22 14:30:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713767448588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713767448588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ws2812_led -c ws2812_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off ws2812_led -c ws2812_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713767448588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713767448995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713767448996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/ws2812_led/rtl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/ws2812_led/rtl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713767458310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713767458310 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ws2812_top.v(9) " "Verilog HDL Declaration warning at ws2812_top.v(9): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/ws2812_top.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/ws2812_top.v" 9 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1713767458313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/ws2812_led/rtl/ws2812_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/ws2812_led/rtl/ws2812_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_top " "Found entity 1: ws2812_top" {  } { { "../rtl/ws2812_top.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/ws2812_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713767458313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713767458313 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ws2812_ctrl.v(4) " "Verilog HDL Declaration warning at ws2812_ctrl.v(4): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/ws2812_ctrl.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1713767458315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/ws2812_led/rtl/ws2812_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/ws2812_led/rtl/ws2812_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_ctrl " "Found entity 1: ws2812_ctrl" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/ws2812_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713767458316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713767458316 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit data_cfg.v(7) " "Verilog HDL Declaration warning at data_cfg.v(7): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/data_cfg.v" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1713767458319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/ws2812_led/rtl/data_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/ws2812_led/rtl/data_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_cfg " "Found entity 1: data_cfg" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/data_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713767458320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713767458320 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "counter counter.v(8) " "Verilog HDL Parameter Declaration warning at counter.v(8): Parameter Declaration in module \"counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/counter.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713767458320 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "counter counter.v(9) " "Verilog HDL Parameter Declaration warning at counter.v(9): Parameter Declaration in module \"counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/counter.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713767458320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ws2812_top " "Elaborating entity \"ws2812_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713767458357 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_in_data ws2812_top.v(12) " "Verilog HDL or VHDL warning at ws2812_top.v(12): object \"cnt_in_data\" assigned a value but never read" {  } { { "../rtl/ws2812_top.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/ws2812_top.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713767458358 "|ws2812_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ws2812_top.v(14) " "Verilog HDL assignment warning at ws2812_top.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ws2812_top.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/ws2812_top.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713767458358 "|ws2812_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_ctrl ws2812_ctrl:ws2812_ctrl_inst " "Elaborating entity \"ws2812_ctrl\" for hierarchy \"ws2812_ctrl:ws2812_ctrl_inst\"" {  } { { "../rtl/ws2812_top.v" "ws2812_ctrl_inst" { Text "D:/study/github/FPGA/ws2812_led/rtl/ws2812_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713767458359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ws2812_ctrl.v(47) " "Verilog HDL assignment warning at ws2812_ctrl.v(47): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/ws2812_ctrl.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713767458360 "|ws2812_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ws2812_ctrl.v(66) " "Verilog HDL assignment warning at ws2812_ctrl.v(66): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/ws2812_ctrl.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713767458360 "|ws2812_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ws2812_ctrl.v(85) " "Verilog HDL assignment warning at ws2812_ctrl.v(85): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/ws2812_ctrl.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713767458360 "|ws2812_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ws2812_ctrl.v(104) " "Verilog HDL assignment warning at ws2812_ctrl.v(104): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/ws2812_ctrl.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713767458360 "|ws2812_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ws2812_ctrl.v(123) " "Verilog HDL assignment warning at ws2812_ctrl.v(123): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/ws2812_ctrl.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713767458360 "|ws2812_top|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_cfg data_cfg:data_cfg_inst " "Elaborating entity \"data_cfg\" for hierarchy \"data_cfg:data_cfg_inst\"" {  } { { "../rtl/ws2812_top.v" "data_cfg_inst" { Text "D:/study/github/FPGA/ws2812_led/rtl/ws2812_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713767458362 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ges_pic data_cfg.v(8) " "Verilog HDL or VHDL warning at data_cfg.v(8): object \"ges_pic\" assigned a value but never read" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/data_cfg.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713767458363 "|ws2812_top|data_cfg:data_cfg_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "data_cfg.v(16) " "Verilog HDL Case Statement information at data_cfg.v(16): all case item expressions in this case statement are onehot" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/data_cfg.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1713767458381 "|ws2812_top|data_cfg:data_cfg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data\[255..192\] 0 data_cfg.v(9) " "Net \"data\[255..192\]\" at data_cfg.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/ws2812_led/rtl/data_cfg.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713767458415 "|ws2812_top|data_cfg:data_cfg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"counter:counter_inst\"" {  } { { "../rtl/ws2812_top.v" "counter_inst" { Text "D:/study/github/FPGA/ws2812_led/rtl/ws2812_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713767458445 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713767458942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713767459406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713767459406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713767459438 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713767459438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713767459438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713767459438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713767459450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 14:30:59 2024 " "Processing ended: Mon Apr 22 14:30:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713767459450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713767459450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713767459450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713767459450 ""}
