langName "Verilog"
extDirs ".v"
libFiles ""
viewName "module"
libName ""
libDirs ""
