/// Auto-generated bit field definitions for GPIOA
/// Device: STM32F103xx
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f1::stm32f103xx::gpioa {

using namespace alloy::hal::bitfields;

// ============================================================================
// GPIOA Bit Field Definitions
// ============================================================================

/// CRL - Port configuration register low
          (GPIOn_CRL)
namespace crl {
    /// Port n.0 mode bits
    /// Position: 0, Width: 2
    using MODE0 = BitField<0, 2>;
    constexpr uint32_t MODE0_Pos = 0;
    constexpr uint32_t MODE0_Msk = MODE0::mask;

    /// Port n.0 configuration
              bits
    /// Position: 2, Width: 2
    using CNF0 = BitField<2, 2>;
    constexpr uint32_t CNF0_Pos = 2;
    constexpr uint32_t CNF0_Msk = CNF0::mask;

    /// Port n.1 mode bits
    /// Position: 4, Width: 2
    using MODE1 = BitField<4, 2>;
    constexpr uint32_t MODE1_Pos = 4;
    constexpr uint32_t MODE1_Msk = MODE1::mask;

    /// Port n.1 configuration
              bits
    /// Position: 6, Width: 2
    using CNF1 = BitField<6, 2>;
    constexpr uint32_t CNF1_Pos = 6;
    constexpr uint32_t CNF1_Msk = CNF1::mask;

    /// Port n.2 mode bits
    /// Position: 8, Width: 2
    using MODE2 = BitField<8, 2>;
    constexpr uint32_t MODE2_Pos = 8;
    constexpr uint32_t MODE2_Msk = MODE2::mask;

    /// Port n.2 configuration
              bits
    /// Position: 10, Width: 2
    using CNF2 = BitField<10, 2>;
    constexpr uint32_t CNF2_Pos = 10;
    constexpr uint32_t CNF2_Msk = CNF2::mask;

    /// Port n.3 mode bits
    /// Position: 12, Width: 2
    using MODE3 = BitField<12, 2>;
    constexpr uint32_t MODE3_Pos = 12;
    constexpr uint32_t MODE3_Msk = MODE3::mask;

    /// Port n.3 configuration
              bits
    /// Position: 14, Width: 2
    using CNF3 = BitField<14, 2>;
    constexpr uint32_t CNF3_Pos = 14;
    constexpr uint32_t CNF3_Msk = CNF3::mask;

    /// Port n.4 mode bits
    /// Position: 16, Width: 2
    using MODE4 = BitField<16, 2>;
    constexpr uint32_t MODE4_Pos = 16;
    constexpr uint32_t MODE4_Msk = MODE4::mask;

    /// Port n.4 configuration
              bits
    /// Position: 18, Width: 2
    using CNF4 = BitField<18, 2>;
    constexpr uint32_t CNF4_Pos = 18;
    constexpr uint32_t CNF4_Msk = CNF4::mask;

    /// Port n.5 mode bits
    /// Position: 20, Width: 2
    using MODE5 = BitField<20, 2>;
    constexpr uint32_t MODE5_Pos = 20;
    constexpr uint32_t MODE5_Msk = MODE5::mask;

    /// Port n.5 configuration
              bits
    /// Position: 22, Width: 2
    using CNF5 = BitField<22, 2>;
    constexpr uint32_t CNF5_Pos = 22;
    constexpr uint32_t CNF5_Msk = CNF5::mask;

    /// Port n.6 mode bits
    /// Position: 24, Width: 2
    using MODE6 = BitField<24, 2>;
    constexpr uint32_t MODE6_Pos = 24;
    constexpr uint32_t MODE6_Msk = MODE6::mask;

    /// Port n.6 configuration
              bits
    /// Position: 26, Width: 2
    using CNF6 = BitField<26, 2>;
    constexpr uint32_t CNF6_Pos = 26;
    constexpr uint32_t CNF6_Msk = CNF6::mask;

    /// Port n.7 mode bits
    /// Position: 28, Width: 2
    using MODE7 = BitField<28, 2>;
    constexpr uint32_t MODE7_Pos = 28;
    constexpr uint32_t MODE7_Msk = MODE7::mask;

    /// Port n.7 configuration
              bits
    /// Position: 30, Width: 2
    using CNF7 = BitField<30, 2>;
    constexpr uint32_t CNF7_Pos = 30;
    constexpr uint32_t CNF7_Msk = CNF7::mask;

}  // namespace crl

/// CRH - Port configuration register high
          (GPIOn_CRL)
namespace crh {
    /// Port n.8 mode bits
    /// Position: 0, Width: 2
    using MODE8 = BitField<0, 2>;
    constexpr uint32_t MODE8_Pos = 0;
    constexpr uint32_t MODE8_Msk = MODE8::mask;

    /// Port n.8 configuration
              bits
    /// Position: 2, Width: 2
    using CNF8 = BitField<2, 2>;
    constexpr uint32_t CNF8_Pos = 2;
    constexpr uint32_t CNF8_Msk = CNF8::mask;

    /// Port n.9 mode bits
    /// Position: 4, Width: 2
    using MODE9 = BitField<4, 2>;
    constexpr uint32_t MODE9_Pos = 4;
    constexpr uint32_t MODE9_Msk = MODE9::mask;

    /// Port n.9 configuration
              bits
    /// Position: 6, Width: 2
    using CNF9 = BitField<6, 2>;
    constexpr uint32_t CNF9_Pos = 6;
    constexpr uint32_t CNF9_Msk = CNF9::mask;

    /// Port n.10 mode bits
    /// Position: 8, Width: 2
    using MODE10 = BitField<8, 2>;
    constexpr uint32_t MODE10_Pos = 8;
    constexpr uint32_t MODE10_Msk = MODE10::mask;

    /// Port n.10 configuration
              bits
    /// Position: 10, Width: 2
    using CNF10 = BitField<10, 2>;
    constexpr uint32_t CNF10_Pos = 10;
    constexpr uint32_t CNF10_Msk = CNF10::mask;

    /// Port n.11 mode bits
    /// Position: 12, Width: 2
    using MODE11 = BitField<12, 2>;
    constexpr uint32_t MODE11_Pos = 12;
    constexpr uint32_t MODE11_Msk = MODE11::mask;

    /// Port n.11 configuration
              bits
    /// Position: 14, Width: 2
    using CNF11 = BitField<14, 2>;
    constexpr uint32_t CNF11_Pos = 14;
    constexpr uint32_t CNF11_Msk = CNF11::mask;

    /// Port n.12 mode bits
    /// Position: 16, Width: 2
    using MODE12 = BitField<16, 2>;
    constexpr uint32_t MODE12_Pos = 16;
    constexpr uint32_t MODE12_Msk = MODE12::mask;

    /// Port n.12 configuration
              bits
    /// Position: 18, Width: 2
    using CNF12 = BitField<18, 2>;
    constexpr uint32_t CNF12_Pos = 18;
    constexpr uint32_t CNF12_Msk = CNF12::mask;

    /// Port n.13 mode bits
    /// Position: 20, Width: 2
    using MODE13 = BitField<20, 2>;
    constexpr uint32_t MODE13_Pos = 20;
    constexpr uint32_t MODE13_Msk = MODE13::mask;

    /// Port n.13 configuration
              bits
    /// Position: 22, Width: 2
    using CNF13 = BitField<22, 2>;
    constexpr uint32_t CNF13_Pos = 22;
    constexpr uint32_t CNF13_Msk = CNF13::mask;

    /// Port n.14 mode bits
    /// Position: 24, Width: 2
    using MODE14 = BitField<24, 2>;
    constexpr uint32_t MODE14_Pos = 24;
    constexpr uint32_t MODE14_Msk = MODE14::mask;

    /// Port n.14 configuration
              bits
    /// Position: 26, Width: 2
    using CNF14 = BitField<26, 2>;
    constexpr uint32_t CNF14_Pos = 26;
    constexpr uint32_t CNF14_Msk = CNF14::mask;

    /// Port n.15 mode bits
    /// Position: 28, Width: 2
    using MODE15 = BitField<28, 2>;
    constexpr uint32_t MODE15_Pos = 28;
    constexpr uint32_t MODE15_Msk = MODE15::mask;

    /// Port n.15 configuration
              bits
    /// Position: 30, Width: 2
    using CNF15 = BitField<30, 2>;
    constexpr uint32_t CNF15_Pos = 30;
    constexpr uint32_t CNF15_Msk = CNF15::mask;

}  // namespace crh

/// IDR - Port input data register
          (GPIOn_IDR)
namespace idr {
    /// Port input data
    /// Position: 0, Width: 1
    using IDR0 = BitField<0, 1>;
    constexpr uint32_t IDR0_Pos = 0;
    constexpr uint32_t IDR0_Msk = IDR0::mask;

    /// Port input data
    /// Position: 1, Width: 1
    using IDR1 = BitField<1, 1>;
    constexpr uint32_t IDR1_Pos = 1;
    constexpr uint32_t IDR1_Msk = IDR1::mask;

    /// Port input data
    /// Position: 2, Width: 1
    using IDR2 = BitField<2, 1>;
    constexpr uint32_t IDR2_Pos = 2;
    constexpr uint32_t IDR2_Msk = IDR2::mask;

    /// Port input data
    /// Position: 3, Width: 1
    using IDR3 = BitField<3, 1>;
    constexpr uint32_t IDR3_Pos = 3;
    constexpr uint32_t IDR3_Msk = IDR3::mask;

    /// Port input data
    /// Position: 4, Width: 1
    using IDR4 = BitField<4, 1>;
    constexpr uint32_t IDR4_Pos = 4;
    constexpr uint32_t IDR4_Msk = IDR4::mask;

    /// Port input data
    /// Position: 5, Width: 1
    using IDR5 = BitField<5, 1>;
    constexpr uint32_t IDR5_Pos = 5;
    constexpr uint32_t IDR5_Msk = IDR5::mask;

    /// Port input data
    /// Position: 6, Width: 1
    using IDR6 = BitField<6, 1>;
    constexpr uint32_t IDR6_Pos = 6;
    constexpr uint32_t IDR6_Msk = IDR6::mask;

    /// Port input data
    /// Position: 7, Width: 1
    using IDR7 = BitField<7, 1>;
    constexpr uint32_t IDR7_Pos = 7;
    constexpr uint32_t IDR7_Msk = IDR7::mask;

    /// Port input data
    /// Position: 8, Width: 1
    using IDR8 = BitField<8, 1>;
    constexpr uint32_t IDR8_Pos = 8;
    constexpr uint32_t IDR8_Msk = IDR8::mask;

    /// Port input data
    /// Position: 9, Width: 1
    using IDR9 = BitField<9, 1>;
    constexpr uint32_t IDR9_Pos = 9;
    constexpr uint32_t IDR9_Msk = IDR9::mask;

    /// Port input data
    /// Position: 10, Width: 1
    using IDR10 = BitField<10, 1>;
    constexpr uint32_t IDR10_Pos = 10;
    constexpr uint32_t IDR10_Msk = IDR10::mask;

    /// Port input data
    /// Position: 11, Width: 1
    using IDR11 = BitField<11, 1>;
    constexpr uint32_t IDR11_Pos = 11;
    constexpr uint32_t IDR11_Msk = IDR11::mask;

    /// Port input data
    /// Position: 12, Width: 1
    using IDR12 = BitField<12, 1>;
    constexpr uint32_t IDR12_Pos = 12;
    constexpr uint32_t IDR12_Msk = IDR12::mask;

    /// Port input data
    /// Position: 13, Width: 1
    using IDR13 = BitField<13, 1>;
    constexpr uint32_t IDR13_Pos = 13;
    constexpr uint32_t IDR13_Msk = IDR13::mask;

    /// Port input data
    /// Position: 14, Width: 1
    using IDR14 = BitField<14, 1>;
    constexpr uint32_t IDR14_Pos = 14;
    constexpr uint32_t IDR14_Msk = IDR14::mask;

    /// Port input data
    /// Position: 15, Width: 1
    using IDR15 = BitField<15, 1>;
    constexpr uint32_t IDR15_Pos = 15;
    constexpr uint32_t IDR15_Msk = IDR15::mask;

}  // namespace idr

/// ODR - Port output data register
          (GPIOn_ODR)
namespace odr {
    /// Port output data
    /// Position: 0, Width: 1
    using ODR0 = BitField<0, 1>;
    constexpr uint32_t ODR0_Pos = 0;
    constexpr uint32_t ODR0_Msk = ODR0::mask;

    /// Port output data
    /// Position: 1, Width: 1
    using ODR1 = BitField<1, 1>;
    constexpr uint32_t ODR1_Pos = 1;
    constexpr uint32_t ODR1_Msk = ODR1::mask;

    /// Port output data
    /// Position: 2, Width: 1
    using ODR2 = BitField<2, 1>;
    constexpr uint32_t ODR2_Pos = 2;
    constexpr uint32_t ODR2_Msk = ODR2::mask;

    /// Port output data
    /// Position: 3, Width: 1
    using ODR3 = BitField<3, 1>;
    constexpr uint32_t ODR3_Pos = 3;
    constexpr uint32_t ODR3_Msk = ODR3::mask;

    /// Port output data
    /// Position: 4, Width: 1
    using ODR4 = BitField<4, 1>;
    constexpr uint32_t ODR4_Pos = 4;
    constexpr uint32_t ODR4_Msk = ODR4::mask;

    /// Port output data
    /// Position: 5, Width: 1
    using ODR5 = BitField<5, 1>;
    constexpr uint32_t ODR5_Pos = 5;
    constexpr uint32_t ODR5_Msk = ODR5::mask;

    /// Port output data
    /// Position: 6, Width: 1
    using ODR6 = BitField<6, 1>;
    constexpr uint32_t ODR6_Pos = 6;
    constexpr uint32_t ODR6_Msk = ODR6::mask;

    /// Port output data
    /// Position: 7, Width: 1
    using ODR7 = BitField<7, 1>;
    constexpr uint32_t ODR7_Pos = 7;
    constexpr uint32_t ODR7_Msk = ODR7::mask;

    /// Port output data
    /// Position: 8, Width: 1
    using ODR8 = BitField<8, 1>;
    constexpr uint32_t ODR8_Pos = 8;
    constexpr uint32_t ODR8_Msk = ODR8::mask;

    /// Port output data
    /// Position: 9, Width: 1
    using ODR9 = BitField<9, 1>;
    constexpr uint32_t ODR9_Pos = 9;
    constexpr uint32_t ODR9_Msk = ODR9::mask;

    /// Port output data
    /// Position: 10, Width: 1
    using ODR10 = BitField<10, 1>;
    constexpr uint32_t ODR10_Pos = 10;
    constexpr uint32_t ODR10_Msk = ODR10::mask;

    /// Port output data
    /// Position: 11, Width: 1
    using ODR11 = BitField<11, 1>;
    constexpr uint32_t ODR11_Pos = 11;
    constexpr uint32_t ODR11_Msk = ODR11::mask;

    /// Port output data
    /// Position: 12, Width: 1
    using ODR12 = BitField<12, 1>;
    constexpr uint32_t ODR12_Pos = 12;
    constexpr uint32_t ODR12_Msk = ODR12::mask;

    /// Port output data
    /// Position: 13, Width: 1
    using ODR13 = BitField<13, 1>;
    constexpr uint32_t ODR13_Pos = 13;
    constexpr uint32_t ODR13_Msk = ODR13::mask;

    /// Port output data
    /// Position: 14, Width: 1
    using ODR14 = BitField<14, 1>;
    constexpr uint32_t ODR14_Pos = 14;
    constexpr uint32_t ODR14_Msk = ODR14::mask;

    /// Port output data
    /// Position: 15, Width: 1
    using ODR15 = BitField<15, 1>;
    constexpr uint32_t ODR15_Pos = 15;
    constexpr uint32_t ODR15_Msk = ODR15::mask;

}  // namespace odr

/// BSRR - Port bit set/reset register
          (GPIOn_BSRR)
namespace bsrr {
    /// Set bit 0
    /// Position: 0, Width: 1
    using BS0 = BitField<0, 1>;
    constexpr uint32_t BS0_Pos = 0;
    constexpr uint32_t BS0_Msk = BS0::mask;

    /// Set bit 1
    /// Position: 1, Width: 1
    using BS1 = BitField<1, 1>;
    constexpr uint32_t BS1_Pos = 1;
    constexpr uint32_t BS1_Msk = BS1::mask;

    /// Set bit 1
    /// Position: 2, Width: 1
    using BS2 = BitField<2, 1>;
    constexpr uint32_t BS2_Pos = 2;
    constexpr uint32_t BS2_Msk = BS2::mask;

    /// Set bit 3
    /// Position: 3, Width: 1
    using BS3 = BitField<3, 1>;
    constexpr uint32_t BS3_Pos = 3;
    constexpr uint32_t BS3_Msk = BS3::mask;

    /// Set bit 4
    /// Position: 4, Width: 1
    using BS4 = BitField<4, 1>;
    constexpr uint32_t BS4_Pos = 4;
    constexpr uint32_t BS4_Msk = BS4::mask;

    /// Set bit 5
    /// Position: 5, Width: 1
    using BS5 = BitField<5, 1>;
    constexpr uint32_t BS5_Pos = 5;
    constexpr uint32_t BS5_Msk = BS5::mask;

    /// Set bit 6
    /// Position: 6, Width: 1
    using BS6 = BitField<6, 1>;
    constexpr uint32_t BS6_Pos = 6;
    constexpr uint32_t BS6_Msk = BS6::mask;

    /// Set bit 7
    /// Position: 7, Width: 1
    using BS7 = BitField<7, 1>;
    constexpr uint32_t BS7_Pos = 7;
    constexpr uint32_t BS7_Msk = BS7::mask;

    /// Set bit 8
    /// Position: 8, Width: 1
    using BS8 = BitField<8, 1>;
    constexpr uint32_t BS8_Pos = 8;
    constexpr uint32_t BS8_Msk = BS8::mask;

    /// Set bit 9
    /// Position: 9, Width: 1
    using BS9 = BitField<9, 1>;
    constexpr uint32_t BS9_Pos = 9;
    constexpr uint32_t BS9_Msk = BS9::mask;

    /// Set bit 10
    /// Position: 10, Width: 1
    using BS10 = BitField<10, 1>;
    constexpr uint32_t BS10_Pos = 10;
    constexpr uint32_t BS10_Msk = BS10::mask;

    /// Set bit 11
    /// Position: 11, Width: 1
    using BS11 = BitField<11, 1>;
    constexpr uint32_t BS11_Pos = 11;
    constexpr uint32_t BS11_Msk = BS11::mask;

    /// Set bit 12
    /// Position: 12, Width: 1
    using BS12 = BitField<12, 1>;
    constexpr uint32_t BS12_Pos = 12;
    constexpr uint32_t BS12_Msk = BS12::mask;

    /// Set bit 13
    /// Position: 13, Width: 1
    using BS13 = BitField<13, 1>;
    constexpr uint32_t BS13_Pos = 13;
    constexpr uint32_t BS13_Msk = BS13::mask;

    /// Set bit 14
    /// Position: 14, Width: 1
    using BS14 = BitField<14, 1>;
    constexpr uint32_t BS14_Pos = 14;
    constexpr uint32_t BS14_Msk = BS14::mask;

    /// Set bit 15
    /// Position: 15, Width: 1
    using BS15 = BitField<15, 1>;
    constexpr uint32_t BS15_Pos = 15;
    constexpr uint32_t BS15_Msk = BS15::mask;

    /// Reset bit 0
    /// Position: 16, Width: 1
    using BR0 = BitField<16, 1>;
    constexpr uint32_t BR0_Pos = 16;
    constexpr uint32_t BR0_Msk = BR0::mask;

    /// Reset bit 1
    /// Position: 17, Width: 1
    using BR1 = BitField<17, 1>;
    constexpr uint32_t BR1_Pos = 17;
    constexpr uint32_t BR1_Msk = BR1::mask;

    /// Reset bit 2
    /// Position: 18, Width: 1
    using BR2 = BitField<18, 1>;
    constexpr uint32_t BR2_Pos = 18;
    constexpr uint32_t BR2_Msk = BR2::mask;

    /// Reset bit 3
    /// Position: 19, Width: 1
    using BR3 = BitField<19, 1>;
    constexpr uint32_t BR3_Pos = 19;
    constexpr uint32_t BR3_Msk = BR3::mask;

    /// Reset bit 4
    /// Position: 20, Width: 1
    using BR4 = BitField<20, 1>;
    constexpr uint32_t BR4_Pos = 20;
    constexpr uint32_t BR4_Msk = BR4::mask;

    /// Reset bit 5
    /// Position: 21, Width: 1
    using BR5 = BitField<21, 1>;
    constexpr uint32_t BR5_Pos = 21;
    constexpr uint32_t BR5_Msk = BR5::mask;

    /// Reset bit 6
    /// Position: 22, Width: 1
    using BR6 = BitField<22, 1>;
    constexpr uint32_t BR6_Pos = 22;
    constexpr uint32_t BR6_Msk = BR6::mask;

    /// Reset bit 7
    /// Position: 23, Width: 1
    using BR7 = BitField<23, 1>;
    constexpr uint32_t BR7_Pos = 23;
    constexpr uint32_t BR7_Msk = BR7::mask;

    /// Reset bit 8
    /// Position: 24, Width: 1
    using BR8 = BitField<24, 1>;
    constexpr uint32_t BR8_Pos = 24;
    constexpr uint32_t BR8_Msk = BR8::mask;

    /// Reset bit 9
    /// Position: 25, Width: 1
    using BR9 = BitField<25, 1>;
    constexpr uint32_t BR9_Pos = 25;
    constexpr uint32_t BR9_Msk = BR9::mask;

    /// Reset bit 10
    /// Position: 26, Width: 1
    using BR10 = BitField<26, 1>;
    constexpr uint32_t BR10_Pos = 26;
    constexpr uint32_t BR10_Msk = BR10::mask;

    /// Reset bit 11
    /// Position: 27, Width: 1
    using BR11 = BitField<27, 1>;
    constexpr uint32_t BR11_Pos = 27;
    constexpr uint32_t BR11_Msk = BR11::mask;

    /// Reset bit 12
    /// Position: 28, Width: 1
    using BR12 = BitField<28, 1>;
    constexpr uint32_t BR12_Pos = 28;
    constexpr uint32_t BR12_Msk = BR12::mask;

    /// Reset bit 13
    /// Position: 29, Width: 1
    using BR13 = BitField<29, 1>;
    constexpr uint32_t BR13_Pos = 29;
    constexpr uint32_t BR13_Msk = BR13::mask;

    /// Reset bit 14
    /// Position: 30, Width: 1
    using BR14 = BitField<30, 1>;
    constexpr uint32_t BR14_Pos = 30;
    constexpr uint32_t BR14_Msk = BR14::mask;

    /// Reset bit 15
    /// Position: 31, Width: 1
    using BR15 = BitField<31, 1>;
    constexpr uint32_t BR15_Pos = 31;
    constexpr uint32_t BR15_Msk = BR15::mask;

}  // namespace bsrr

/// BRR - Port bit reset register
          (GPIOn_BRR)
namespace brr {
    /// Reset bit 0
    /// Position: 0, Width: 1
    using BR0 = BitField<0, 1>;
    constexpr uint32_t BR0_Pos = 0;
    constexpr uint32_t BR0_Msk = BR0::mask;

    /// Reset bit 1
    /// Position: 1, Width: 1
    using BR1 = BitField<1, 1>;
    constexpr uint32_t BR1_Pos = 1;
    constexpr uint32_t BR1_Msk = BR1::mask;

    /// Reset bit 1
    /// Position: 2, Width: 1
    using BR2 = BitField<2, 1>;
    constexpr uint32_t BR2_Pos = 2;
    constexpr uint32_t BR2_Msk = BR2::mask;

    /// Reset bit 3
    /// Position: 3, Width: 1
    using BR3 = BitField<3, 1>;
    constexpr uint32_t BR3_Pos = 3;
    constexpr uint32_t BR3_Msk = BR3::mask;

    /// Reset bit 4
    /// Position: 4, Width: 1
    using BR4 = BitField<4, 1>;
    constexpr uint32_t BR4_Pos = 4;
    constexpr uint32_t BR4_Msk = BR4::mask;

    /// Reset bit 5
    /// Position: 5, Width: 1
    using BR5 = BitField<5, 1>;
    constexpr uint32_t BR5_Pos = 5;
    constexpr uint32_t BR5_Msk = BR5::mask;

    /// Reset bit 6
    /// Position: 6, Width: 1
    using BR6 = BitField<6, 1>;
    constexpr uint32_t BR6_Pos = 6;
    constexpr uint32_t BR6_Msk = BR6::mask;

    /// Reset bit 7
    /// Position: 7, Width: 1
    using BR7 = BitField<7, 1>;
    constexpr uint32_t BR7_Pos = 7;
    constexpr uint32_t BR7_Msk = BR7::mask;

    /// Reset bit 8
    /// Position: 8, Width: 1
    using BR8 = BitField<8, 1>;
    constexpr uint32_t BR8_Pos = 8;
    constexpr uint32_t BR8_Msk = BR8::mask;

    /// Reset bit 9
    /// Position: 9, Width: 1
    using BR9 = BitField<9, 1>;
    constexpr uint32_t BR9_Pos = 9;
    constexpr uint32_t BR9_Msk = BR9::mask;

    /// Reset bit 10
    /// Position: 10, Width: 1
    using BR10 = BitField<10, 1>;
    constexpr uint32_t BR10_Pos = 10;
    constexpr uint32_t BR10_Msk = BR10::mask;

    /// Reset bit 11
    /// Position: 11, Width: 1
    using BR11 = BitField<11, 1>;
    constexpr uint32_t BR11_Pos = 11;
    constexpr uint32_t BR11_Msk = BR11::mask;

    /// Reset bit 12
    /// Position: 12, Width: 1
    using BR12 = BitField<12, 1>;
    constexpr uint32_t BR12_Pos = 12;
    constexpr uint32_t BR12_Msk = BR12::mask;

    /// Reset bit 13
    /// Position: 13, Width: 1
    using BR13 = BitField<13, 1>;
    constexpr uint32_t BR13_Pos = 13;
    constexpr uint32_t BR13_Msk = BR13::mask;

    /// Reset bit 14
    /// Position: 14, Width: 1
    using BR14 = BitField<14, 1>;
    constexpr uint32_t BR14_Pos = 14;
    constexpr uint32_t BR14_Msk = BR14::mask;

    /// Reset bit 15
    /// Position: 15, Width: 1
    using BR15 = BitField<15, 1>;
    constexpr uint32_t BR15_Pos = 15;
    constexpr uint32_t BR15_Msk = BR15::mask;

}  // namespace brr

/// LCKR - Port configuration lock
          register
namespace lckr {
    /// Port A Lock bit 0
    /// Position: 0, Width: 1
    using LCK0 = BitField<0, 1>;
    constexpr uint32_t LCK0_Pos = 0;
    constexpr uint32_t LCK0_Msk = LCK0::mask;

    /// Port A Lock bit 1
    /// Position: 1, Width: 1
    using LCK1 = BitField<1, 1>;
    constexpr uint32_t LCK1_Pos = 1;
    constexpr uint32_t LCK1_Msk = LCK1::mask;

    /// Port A Lock bit 2
    /// Position: 2, Width: 1
    using LCK2 = BitField<2, 1>;
    constexpr uint32_t LCK2_Pos = 2;
    constexpr uint32_t LCK2_Msk = LCK2::mask;

    /// Port A Lock bit 3
    /// Position: 3, Width: 1
    using LCK3 = BitField<3, 1>;
    constexpr uint32_t LCK3_Pos = 3;
    constexpr uint32_t LCK3_Msk = LCK3::mask;

    /// Port A Lock bit 4
    /// Position: 4, Width: 1
    using LCK4 = BitField<4, 1>;
    constexpr uint32_t LCK4_Pos = 4;
    constexpr uint32_t LCK4_Msk = LCK4::mask;

    /// Port A Lock bit 5
    /// Position: 5, Width: 1
    using LCK5 = BitField<5, 1>;
    constexpr uint32_t LCK5_Pos = 5;
    constexpr uint32_t LCK5_Msk = LCK5::mask;

    /// Port A Lock bit 6
    /// Position: 6, Width: 1
    using LCK6 = BitField<6, 1>;
    constexpr uint32_t LCK6_Pos = 6;
    constexpr uint32_t LCK6_Msk = LCK6::mask;

    /// Port A Lock bit 7
    /// Position: 7, Width: 1
    using LCK7 = BitField<7, 1>;
    constexpr uint32_t LCK7_Pos = 7;
    constexpr uint32_t LCK7_Msk = LCK7::mask;

    /// Port A Lock bit 8
    /// Position: 8, Width: 1
    using LCK8 = BitField<8, 1>;
    constexpr uint32_t LCK8_Pos = 8;
    constexpr uint32_t LCK8_Msk = LCK8::mask;

    /// Port A Lock bit 9
    /// Position: 9, Width: 1
    using LCK9 = BitField<9, 1>;
    constexpr uint32_t LCK9_Pos = 9;
    constexpr uint32_t LCK9_Msk = LCK9::mask;

    /// Port A Lock bit 10
    /// Position: 10, Width: 1
    using LCK10 = BitField<10, 1>;
    constexpr uint32_t LCK10_Pos = 10;
    constexpr uint32_t LCK10_Msk = LCK10::mask;

    /// Port A Lock bit 11
    /// Position: 11, Width: 1
    using LCK11 = BitField<11, 1>;
    constexpr uint32_t LCK11_Pos = 11;
    constexpr uint32_t LCK11_Msk = LCK11::mask;

    /// Port A Lock bit 12
    /// Position: 12, Width: 1
    using LCK12 = BitField<12, 1>;
    constexpr uint32_t LCK12_Pos = 12;
    constexpr uint32_t LCK12_Msk = LCK12::mask;

    /// Port A Lock bit 13
    /// Position: 13, Width: 1
    using LCK13 = BitField<13, 1>;
    constexpr uint32_t LCK13_Pos = 13;
    constexpr uint32_t LCK13_Msk = LCK13::mask;

    /// Port A Lock bit 14
    /// Position: 14, Width: 1
    using LCK14 = BitField<14, 1>;
    constexpr uint32_t LCK14_Pos = 14;
    constexpr uint32_t LCK14_Msk = LCK14::mask;

    /// Port A Lock bit 15
    /// Position: 15, Width: 1
    using LCK15 = BitField<15, 1>;
    constexpr uint32_t LCK15_Pos = 15;
    constexpr uint32_t LCK15_Msk = LCK15::mask;

    /// Lock key
    /// Position: 16, Width: 1
    using LCKK = BitField<16, 1>;
    constexpr uint32_t LCKK_Pos = 16;
    constexpr uint32_t LCKK_Msk = LCKK::mask;

}  // namespace lckr

}  // namespace alloy::hal::st::stm32f1::stm32f103xx::gpioa
