LIBRARY ieee;
USE ieee.std_logic_1164.all;

---------------------------------------------------------------------
ENTITY nBitcomparator_ab IS 
		PORT 	 (	x		:	IN		STD_LOGIC_VECTOR(3 DOWNTO 0);
					y		:	IN		STD_LOGIC_VECTOR(3 DOWNTO 0);
					lg_a	:	OUT	STD_LOGIC);
END ENTITY;
----------------------------------------------------------------------
ARCHITECTURE gateLevel OF nBitcomparator_ab IS
	
-------------------------------------------------------------------------	
BEGIN

	
	lg_a <= '1' when (x < y) else '0';
	
	
	
END ARCHITECTURE;
