#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec  5 21:24:55 2018
# Process ID: 10945
# Current directory: /afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1
# Command line: vivado -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/top.vdi
# Journal file: /afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/frame_buffer/frame_buffer.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/video_clk/video_clk.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/rescaled_frame_buffer/rescaled_frame_buffer.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/one_16_d/one_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/nine_16_d/nine_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/five_16_d/five_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/six_16_d/six_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/four_16_d/four_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/seven_16_d/seven_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/two_16_d/two_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/eight_16_d/eight_16_d.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/three_16_d_1/three_16_d.dcp]
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/frame_buffer/frame_buffer.dcp' for cell 'frame_buffer_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/rescaled_frame_buffer/rescaled_frame_buffer.dcp' for cell 'rescaled_fb_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/video_clk/video_clk.dcp' for cell 'video_clk_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/eight_16_d/eight_16_d.dcp' for cell 'char_rec_1/eight_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/five_16_d/five_16_d.dcp' for cell 'char_rec_1/five_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/four_16_d/four_16_d.dcp' for cell 'char_rec_1/four_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/nine_16_d/nine_16_d.dcp' for cell 'char_rec_1/nine_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/one_16_d/one_16_d.dcp' for cell 'char_rec_1/one_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/seven_16_d/seven_16_d.dcp' for cell 'char_rec_1/seven_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/six_16_d/six_16_d.dcp' for cell 'char_rec_1/six_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/three_16_d_1/three_16_d.dcp' for cell 'char_rec_1/three_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/two_16_d/two_16_d.dcp' for cell 'char_rec_1/two_16_d_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/one_image_48_48/one_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/two_image_48_48/two_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_2'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/three_image_48_48/three_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_3'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/four_image_48_48/four_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_4'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/five_image_48_48/five_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_5'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/six_image_48_48/six_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_6'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/seven_image_48_48/seven_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_7'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/eight_image_48_48/eight_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_8'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/nine_image_48_48/nine_image_48_48.dcp' for cell 'video_playback_1/display_grid_1/rom_9'
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'soduku_solver' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, video_clk_1/inst/clkin1_ibufg, from the path connected to top-level port: CLK_100M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'video_clk_1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/dcp_3/video_clk.edf:276]
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/ip/video_clk/video_clk_board.xdc] for cell 'video_clk_1/inst'
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/ip/video_clk/video_clk_board.xdc] for cell 'video_clk_1/inst'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/ip/video_clk/video_clk.xdc] for cell 'video_clk_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/ip/video_clk/video_clk.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/ip/video_clk/video_clk.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1936.250 ; gain = 525.461 ; free physical = 4046 ; free virtual = 13221
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/sources_1/ip/video_clk/video_clk.xdc] for cell 'video_clk_1/inst'
Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/frame_buffer/frame_buffer.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/video_clk/video_clk.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/rescaled_frame_buffer/rescaled_frame_buffer.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/one_16_d/one_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/nine_16_d/nine_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/five_16_d/five_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/six_16_d/six_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/four_16_d/four_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/seven_16_d/seven_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/two_16_d/two_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/eight_16_d/eight_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/.Xil/Vivado-10945-eecs-digital-18/three_16_d_1/three_16_d.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/eight_image_48_48/eight_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/four_image_48_48/four_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/two_image_48_48/two_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/six_image_48_48/six_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/five_image_48_48/five_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/nine_image_48_48/nine_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/one_image_48_48/one_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/seven_image_48_48/seven_image_48_48.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/baseline_test/baseline_test/baseline_test.srcs/sources_1/ip/three_image_48_48/three_image_48_48.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1937.250 ; gain = 958.484 ; free physical = 4186 ; free virtual = 13218
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2001.281 ; gain = 64.031 ; free physical = 4186 ; free virtual = 13218
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b92a7045

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c89d8eee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2001.281 ; gain = 0.000 ; free physical = 4159 ; free virtual = 13192

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 22 cells.
Phase 2 Constant Propagation | Checksum: 130bb59ba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2001.281 ; gain = 0.000 ; free physical = 4159 ; free virtual = 13191

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1499 unconnected nets.
INFO: [Opt 31-11] Eliminated 40 unconnected cells.
Phase 3 Sweep | Checksum: de1ffd5d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2001.281 ; gain = 0.000 ; free physical = 4159 ; free virtual = 13191

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2001.281 ; gain = 0.000 ; free physical = 4159 ; free virtual = 13191
Ending Logic Optimization Task | Checksum: de1ffd5d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2001.281 ; gain = 0.000 ; free physical = 4159 ; free virtual = 13191

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 132 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 9 WE to EN ports
Number of BRAM Ports augmented: 36 newly gated: 36 Total Ports: 264
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 212d169cf

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3759 ; free virtual = 12791
Ending Power Optimization Task | Checksum: 212d169cf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2456.258 ; gain = 454.977 ; free physical = 3759 ; free virtual = 12791
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2456.258 ; gain = 519.008 ; free physical = 3759 ; free virtual = 12791
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3751 ; free virtual = 12789
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3747 ; free virtual = 12791
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/s/h/shreeyam/Documents/6.111/6111/6111work/Project/sudoku/sudoku.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CKLD-2) Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads - Clock net CLK_100M_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): CLK_100M_IBUF_inst/O
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3744 ; free virtual = 12789
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3717 ; free virtual = 12787

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 8c624b64

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3717 ; free virtual = 12787

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 8c624b64

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3717 ; free virtual = 12787

Phase 1.1.1.5 IOBufferPlacementChecker

Phase 1.1.1.6 DSPChecker

Phase 1.1.1.3 ClockRegionPlacementChecker

Phase 1.1.1.4 IOLockPlacementChecker
Phase 1.1.1.6 DSPChecker | Checksum: 8c624b64

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12784

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: 8c624b64

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12784

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: 8c624b64

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12784
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: 8c624b64

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12784

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: 8c624b64

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12784

Phase 1.1.1.10 CascadeElementConstraintsChecker
Phase 1.1.1.10 CascadeElementConstraintsChecker | Checksum: 8c624b64

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12784

Phase 1.1.1.11 HdioRelatedChecker
Phase 1.1.1.11 HdioRelatedChecker | Checksum: 8c624b64

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12784
Phase 1.1.1.5 IOBufferPlacementChecker | Checksum: 8c624b64

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12784

Phase 1.1.1.12 DisallowedInsts
Phase 1.1.1.12 DisallowedInsts | Checksum: 8c624b64

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12784

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: 8c624b64

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12784

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.3 ClockRegionPlacementChecker | Checksum: 8c624b64

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12784

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 8c624b64

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12784

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 8c624b64

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12784

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 8c624b64

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12784
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 8c624b64

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3712 ; free virtual = 12782
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus SW with more than one IO standard is found. Components associated with this bus are: 
	SW[15] of IOStandard LVCMOS33
	SW[14] of IOStandard LVCMOS33
	SW[13] of IOStandard LVCMOS33
	SW[12] of IOStandard LVCMOS33
	SW[11] of IOStandard LVCMOS33
	SW[10] of IOStandard LVCMOS33
	SW[9] of IOStandard LVCMOS18
	SW[8] of IOStandard LVCMOS18
	SW[7] of IOStandard LVCMOS33
	SW[6] of IOStandard LVCMOS33
	SW[5] of IOStandard LVCMOS33
	SW[4] of IOStandard LVCMOS33
	SW[3] of IOStandard LVCMOS33
	SW[2] of IOStandard LVCMOS33
	SW[1] of IOStandard LVCMOS33
	SW[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 8c624b64

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3716 ; free virtual = 12787
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 8c624b64

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3716 ; free virtual = 12787

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 8c624b64

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3716 ; free virtual = 12787

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 5aedf63b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3716 ; free virtual = 12787
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 5aedf63b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3716 ; free virtual = 12787
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ce9601b2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3716 ; free virtual = 12787

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: f03e9eb4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3714 ; free virtual = 12785

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: f03e9eb4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3713 ; free virtual = 12784
Phase 1.2.1 Place Init Design | Checksum: 18eda29d3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12777
Phase 1.2 Build Placer Netlist Model | Checksum: 18eda29d3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12777

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 18eda29d3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12777
Phase 1 Placer Initialization | Checksum: 18eda29d3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12777

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 9088a293

Time (s): cpu = 00:03:15 ; elapsed = 00:01:28 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3674 ; free virtual = 12773

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9088a293

Time (s): cpu = 00:03:18 ; elapsed = 00:01:29 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3674 ; free virtual = 12773

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 108b02de8

Time (s): cpu = 00:03:48 ; elapsed = 00:01:39 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3674 ; free virtual = 12773

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a2123b39

Time (s): cpu = 00:03:51 ; elapsed = 00:01:40 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3674 ; free virtual = 12773

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1a2123b39

Time (s): cpu = 00:03:51 ; elapsed = 00:01:40 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3674 ; free virtual = 12773

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 130637c96

Time (s): cpu = 00:04:01 ; elapsed = 00:01:43 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3674 ; free virtual = 12773

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1f794cdb3

Time (s): cpu = 00:04:06 ; elapsed = 00:01:47 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3670 ; free virtual = 12769

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: fce2f3de

Time (s): cpu = 00:04:23 ; elapsed = 00:02:00 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3670 ; free virtual = 12770

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 8fb3d435

Time (s): cpu = 00:04:25 ; elapsed = 00:02:02 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3670 ; free virtual = 12770

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 8fb3d435

Time (s): cpu = 00:04:25 ; elapsed = 00:02:03 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3670 ; free virtual = 12770

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: bd495d28

Time (s): cpu = 00:04:44 ; elapsed = 00:02:11 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3670 ; free virtual = 12769
Phase 3 Detail Placement | Checksum: bd495d28

Time (s): cpu = 00:04:44 ; elapsed = 00:02:11 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3670 ; free virtual = 12769

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: f683aa81

Time (s): cpu = 00:05:08 ; elapsed = 00:02:17 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3670 ; free virtual = 12769

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.378. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 230903cd2

Time (s): cpu = 00:05:26 ; elapsed = 00:02:34 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12769
Phase 4.1 Post Commit Optimization | Checksum: 230903cd2

Time (s): cpu = 00:05:26 ; elapsed = 00:02:34 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12769

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 230903cd2

Time (s): cpu = 00:05:27 ; elapsed = 00:02:34 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12769

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 230903cd2

Time (s): cpu = 00:05:27 ; elapsed = 00:02:35 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12769

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 230903cd2

Time (s): cpu = 00:05:27 ; elapsed = 00:02:35 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12769

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 230903cd2

Time (s): cpu = 00:05:28 ; elapsed = 00:02:35 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12769

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1be2cb10b

Time (s): cpu = 00:05:28 ; elapsed = 00:02:36 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12769
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1be2cb10b

Time (s): cpu = 00:05:28 ; elapsed = 00:02:36 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12769
Ending Placer Task | Checksum: e18f673a

Time (s): cpu = 00:05:28 ; elapsed = 00:02:36 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12769
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:31 ; elapsed = 00:02:38 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3669 ; free virtual = 12769
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3550 ; free virtual = 12772
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3650 ; free virtual = 12772
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3648 ; free virtual = 12771
report_utilization: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3648 ; free virtual = 12771
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3648 ; free virtual = 12772
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus SW[15:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS33 (SW[15], SW[14], SW[13], SW[12], SW[11], SW[10], SW[7], SW[6], SW[5], SW[4], SW[3], SW[2], SW[1], SW[0]); LVCMOS18 (SW[9], SW[8]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b339ac4a ConstDB: 0 ShapeSum: 2e55baf0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13ec62738

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3645 ; free virtual = 12768

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13ec62738

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3645 ; free virtual = 12768

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13ec62738

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3644 ; free virtual = 12768

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13ec62738

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3644 ; free virtual = 12768
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16dcc6202

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3625 ; free virtual = 12749
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.982 | TNS=-12356.048| WHS=-0.309 | THS=-40.539|

Phase 2 Router Initialization | Checksum: 17a5f3253

Time (s): cpu = 00:01:11 ; elapsed = 00:00:28 . Memory (MB): peak = 2456.258 ; gain = 0.000 ; free physical = 3623 ; free virtual = 12746

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e800e2f6

Time (s): cpu = 00:02:52 ; elapsed = 00:00:46 . Memory (MB): peak = 2496.859 ; gain = 40.602 ; free physical = 3468 ; free virtual = 12592

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1c4f7c786

Time (s): cpu = 00:02:55 ; elapsed = 00:00:47 . Memory (MB): peak = 2496.859 ; gain = 40.602 ; free physical = 3467 ; free virtual = 12592
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 2411afc06

Time (s): cpu = 00:03:08 ; elapsed = 00:00:50 . Memory (MB): peak = 2496.859 ; gain = 40.602 ; free physical = 3510 ; free virtual = 12595

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 51417
 Number of Nodes with overlaps = 19984
 Number of Nodes with overlaps = 10497

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 12379a1da

Time (s): cpu = 01:50:29 ; elapsed = 00:18:55 . Memory (MB): peak = 2496.859 ; gain = 40.602 ; free physical = 3464 ; free virtual = 12655
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.587 | TNS=-36627.055| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f0c5d1d5

Time (s): cpu = 01:50:42 ; elapsed = 00:18:58 . Memory (MB): peak = 2496.859 ; gain = 40.602 ; free physical = 3465 ; free virtual = 12655

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 52642
 Number of Nodes with overlaps = 23186
 Number of Nodes with overlaps = 9142
