-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity module3_fine_sync_combine_and_peak is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    re_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
    re_out_empty_n : IN STD_LOGIC;
    re_out_read : OUT STD_LOGIC;
    re_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    re_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    im_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
    im_out_empty_n : IN STD_LOGIC;
    im_out_read : OUT STD_LOGIC;
    im_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    im_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
    sum_out_empty_n : IN STD_LOGIC;
    sum_out_read : OUT STD_LOGIC;
    sum_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sum_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    length_r_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    length_r_empty_n : IN STD_LOGIC;
    length_r_read : OUT STD_LOGIC;
    length_r_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    length_r_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    fineOffset_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    fineOffset_out_full_n : IN STD_LOGIC;
    fineOffset_out_write : OUT STD_LOGIC );
end;


architecture behav of module3_fine_sync_combine_and_peak is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_FFFFFF60 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111101100000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal length_r_blk_n : STD_LOGIC;
    signal fineOffset_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal length_1_reg_141 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start : STD_LOGIC;
    signal grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_done : STD_LOGIC;
    signal grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_idle : STD_LOGIC;
    signal grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_ready : STD_LOGIC;
    signal grp_combine_and_peak_Pipeline_COMBINE_fu_65_re_out_read : STD_LOGIC;
    signal grp_combine_and_peak_Pipeline_COMBINE_fu_65_im_out_read : STD_LOGIC;
    signal grp_combine_and_peak_Pipeline_COMBINE_fu_65_sum_out_read : STD_LOGIC;
    signal grp_combine_and_peak_Pipeline_COMBINE_fu_65_max_pos_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_combine_and_peak_Pipeline_COMBINE_fu_65_max_pos_out_ap_vld : STD_LOGIC;
    signal grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal fineOffset_fu_108_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_114_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_fu_122_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component module3_fine_sync_combine_and_peak_Pipeline_COMBINE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        re_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
        re_out_empty_n : IN STD_LOGIC;
        re_out_read : OUT STD_LOGIC;
        re_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        re_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        im_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
        im_out_empty_n : IN STD_LOGIC;
        im_out_read : OUT STD_LOGIC;
        im_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        im_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        sum_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
        sum_out_empty_n : IN STD_LOGIC;
        sum_out_read : OUT STD_LOGIC;
        sum_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        sum_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        length_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_pos_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_pos_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_combine_and_peak_Pipeline_COMBINE_fu_65 : component module3_fine_sync_combine_and_peak_Pipeline_COMBINE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start,
        ap_done => grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_done,
        ap_idle => grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_idle,
        ap_ready => grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_ready,
        re_out_dout => re_out_dout,
        re_out_empty_n => re_out_empty_n,
        re_out_read => grp_combine_and_peak_Pipeline_COMBINE_fu_65_re_out_read,
        re_out_num_data_valid => ap_const_lv3_0,
        re_out_fifo_cap => ap_const_lv3_0,
        im_out_dout => im_out_dout,
        im_out_empty_n => im_out_empty_n,
        im_out_read => grp_combine_and_peak_Pipeline_COMBINE_fu_65_im_out_read,
        im_out_num_data_valid => ap_const_lv3_0,
        im_out_fifo_cap => ap_const_lv3_0,
        sum_out_dout => sum_out_dout,
        sum_out_empty_n => sum_out_empty_n,
        sum_out_read => grp_combine_and_peak_Pipeline_COMBINE_fu_65_sum_out_read,
        sum_out_num_data_valid => ap_const_lv3_0,
        sum_out_fifo_cap => ap_const_lv3_0,
        length_1 => length_1_reg_141,
        max_pos_out => grp_combine_and_peak_Pipeline_COMBINE_fu_65_max_pos_out,
        max_pos_out_ap_vld => grp_combine_and_peak_Pipeline_COMBINE_fu_65_max_pos_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((fineOffset_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_ready = ap_const_logic_1)) then 
                    grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                length_1_reg_141 <= length_r_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, fineOffset_out_full_n, ap_CS_fsm_state4, ap_block_state1, grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((fineOffset_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_done)
    begin
        if ((grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(fineOffset_out_full_n)
    begin
        if ((fineOffset_out_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, length_r_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (length_r_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, fineOffset_out_full_n, ap_CS_fsm_state4)
    begin
        if (((fineOffset_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(fineOffset_out_full_n, ap_CS_fsm_state4)
    begin
        if (((fineOffset_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    fineOffset_fu_108_p2 <= std_logic_vector(unsigned(grp_combine_and_peak_Pipeline_COMBINE_fu_65_max_pos_out) + unsigned(ap_const_lv32_FFFFFF60));

    fineOffset_out_blk_n_assign_proc : process(fineOffset_out_full_n, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fineOffset_out_blk_n <= fineOffset_out_full_n;
        else 
            fineOffset_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fineOffset_out_din <= 
        ap_const_lv16_0 when (tmp_fu_114_p3(0) = '1') else 
        trunc_ln80_fu_122_p1;

    fineOffset_out_write_assign_proc : process(fineOffset_out_full_n, ap_CS_fsm_state4)
    begin
        if (((fineOffset_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            fineOffset_out_write <= ap_const_logic_1;
        else 
            fineOffset_out_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start <= grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start_reg;
    im_out_read <= grp_combine_and_peak_Pipeline_COMBINE_fu_65_im_out_read;

    length_r_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, length_r_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            length_r_blk_n <= length_r_empty_n;
        else 
            length_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    length_r_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            length_r_read <= ap_const_logic_1;
        else 
            length_r_read <= ap_const_logic_0;
        end if; 
    end process;

    re_out_read <= grp_combine_and_peak_Pipeline_COMBINE_fu_65_re_out_read;
    sum_out_read <= grp_combine_and_peak_Pipeline_COMBINE_fu_65_sum_out_read;
    tmp_fu_114_p3 <= fineOffset_fu_108_p2(31 downto 31);
    trunc_ln80_fu_122_p1 <= fineOffset_fu_108_p2(16 - 1 downto 0);
end behav;
