C:/lscc/radiant/2024.2/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 393216 work.seg_disp_testbench(fast) -quiet -auto_acc_if_foreign -work work +acc -allow_unnamed -o _opt -id 2-00be43eae9b7-68be178a-215-4f58 +__design_bin_path+C:/Users/wchan/Documents/GitHub/e155Lab2/fpga/sim +__betafsm