0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/rohan/Documents/dsd2/proj1/project_1/project_1.sim/sim_1/impl/timing/microprocessor_tb_time_impl.v,1556567230,verilog,,,,ALU;adder;clk_wiz_1;clk_wiz_1_clk_wiz;data_mem;execute;glbl;instr_decode;instr_fetch;mem_stage;microprocessor;mux;pc_reg;register_file;wb_stage,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/Users/rohan/Documents/dsd2/proj1/project_1/project_1.srcs/sim_1/new/microprocessor_tb.vhd,1556328402,vhdl,,,,microprocessor_tb,,,,,,,,
