Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Sep 30 20:47:53 2024
| Host         : alex-VirtualBox running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-14  Critical Warning  LUT on the clock tree                           3           
DPIR-1     Warning           Asynchronous driver check                       135         
HPDR-1     Warning           Port pin direction inconsistency                1           
LUTAR-1    Warning           LUT drives async reset alert                    5           
SYNTH-10   Warning           Wide multiplier                                 4           
TIMING-9   Warning           Unknown CDC Logic                               1           
TIMING-18  Warning           Missing input or output delay                   22          
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF               16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (97)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (97)
--------------------------------
 There are 97 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.245        0.000                      0                53601        0.056        0.000                      0                53601        0.264        0.000                       0                 16433  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clkout0              {0.000 2.500}        5.000           200.000         
  clkout1              {0.000 5.000}        10.000          100.000         
    clk_core           {0.000 40.000}       80.000          12.500          
    clkfb              {0.000 5.000}        10.000          100.000         
  clkout2              {0.000 2.500}        5.000           200.000         
  clkout3              {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb  {0.000 5.000}        10.000          100.000         
tck_dmi                {0.000 50.000}       100.000         10.000          
tck_dtmcs              {0.000 50.000}       100.000         10.000          
tck_idcode             {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                  8.649        0.000                      0                    7        0.171        0.000                      0                    7        3.000        0.000                       0                    10  
  clkout0                    1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                    0.245        0.000                      0                 8569        0.059        0.000                      0                 8569        3.000        0.000                       0                  3126  
    clk_core                12.843        0.000                      0                33900        0.056        0.000                      0                33900       38.750        0.000                       0                 13087  
    clkfb                                                                                                                                                                8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
tck_dmi                     98.147        0.000                      0                   31        0.157        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                   97.565        0.000                      0                   81        0.154        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                  98.890        0.000                      0                    1        0.282        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core      clkout1             2.730        0.000                      0                  154        0.807        0.000                      0                  154  
clkout1       clk_core            5.501        0.000                      0                   87        0.065        0.000                      0                   87  
tck_dtmcs     clk_core           14.413        0.000                      0                    2        0.097        0.000                      0                    2  
clk_core      tck_dtmcs           8.270        0.000                      0                   32        2.379        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                38.979        0.000                      0                10652        0.349        0.000                      0                10652  
**async_default**  clkout1            clkout1                  1.217        0.000                      0                  324        1.042        0.000                      0                  324  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        tck_dtmcs     clk_core      
(none)                      clkout0       
(none)                      clkout1       
(none)        clkout1       clkout1       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk_core                                  
(none)               clkfb                                     
(none)               clkout0                                   
(none)               clkout1                                   
(none)               clkout2                                   
(none)               clkout3                                   
(none)               subfragments_pll_fb                       
(none)                                    clk_core             
(none)                                    clkout1              
(none)                                    clkout2              
(none)                                    sys_clk_pin          
(none)                                    tck_dmi              
(none)                                    tck_dtmcs            
(none)                                    tck_idcode           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.456ns (37.166%)  route 0.771ns (62.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.710     5.312    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.771     6.539    ddr2/ldc/subfragments_reset0
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.590    15.012    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.278    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)       -0.067    15.188    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.456ns (40.920%)  route 0.658ns (59.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.710     5.312    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.658     6.427    ddr2/ldc/subfragments_reset2
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.590    15.012    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)       -0.061    15.216    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.956%)  route 0.657ns (59.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.710     5.312    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.657     6.426    ddr2/ldc/subfragments_reset3
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.590    15.012    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)       -0.058    15.219    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.710     5.312    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     6.114    ddr2/ldc/subfragments_reset5
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.590    15.012    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.256    15.021    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.710     5.312    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     6.289    ddr2/ldc/subfragments_reset1
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.590    15.012    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)       -0.081    15.196    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.710     5.312    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.521     6.289    ddr2/ldc/subfragments_reset6
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.590    15.012    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.061    15.216    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.456ns (57.441%)  route 0.338ns (42.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.710     5.312    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.338     6.106    ddr2/ldc/subfragments_reset4
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.590    15.012    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.278    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.047    15.208    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  9.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.599     1.518    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.118     1.777    ddr2/ldc/subfragments_reset4
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.037    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.505     1.531    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.075     1.606    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.599     1.518    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     1.766    ddr2/ldc/subfragments_reset5
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.037    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.012     1.530    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.599     1.518    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.172     1.832    ddr2/ldc/subfragments_reset6
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.037    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.070     1.588    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.599     1.518    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.830    ddr2/ldc/subfragments_reset1
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.037    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.066     1.584    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.976%)  route 0.329ns (70.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.599     1.518    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.329     1.989    ddr2/ldc/subfragments_reset3
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.037    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.072     1.590    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.976%)  route 0.329ns (70.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.599     1.518    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.329     1.989    ddr2/ldc/subfragments_reset2
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.037    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.070     1.588    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.651%)  route 0.369ns (72.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.599     1.518    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.369     2.028    ddr2/ldc/subfragments_reset0
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.037    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y148         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.070     1.601    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y148    ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y148    ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y148    ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y148    ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y148    ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y148    ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y148    ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y148    ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y148    ddr2/ldc/FD/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y148    ddr2/ldc/FD/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y148    ddr2/ldc/FD_1/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y148    ddr2/ldc/FD_1/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y148    ddr2/ldc/FD_2/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y148    ddr2/ldc/FD_2/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y148    ddr2/ldc/FD_3/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y148    ddr2/ldc/FD_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y148    ddr2/ldc/FD/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y148    ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y148    ddr2/ldc/FD_1/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y148    ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y148    ddr2/ldc/FD_2/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y148    ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y148    ddr2/ldc/FD_3/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y148    ddr2/ldc/FD_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.822ns
    Source Clock Delay      (SCD):    9.354ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.722     9.354    ddr2/ldc/iodelay_clk
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDPE (Prop_fdpe_C_Q)         0.456     9.810 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.190     9.999    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.602    10.822    ddr2/ldc/iodelay_clk
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.532    11.354    
                         clock uncertainty           -0.053    11.301    
    SLICE_X89Y66         FDPE (Setup_fdpe_C_D)       -0.047    11.254    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.419ns (25.061%)  route 1.253ns (74.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.354ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.722     9.354    ddr2/ldc/iodelay_clk
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.773 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           1.253    11.025    ddr2/ldc/iodelay_rst
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.492    14.304    
                         clock uncertainty           -0.053    14.251    
    SLICE_X87Y75         FDSE (Setup_fdse_C_S)       -0.604    13.647    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.419ns (25.061%)  route 1.253ns (74.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.354ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.722     9.354    ddr2/ldc/iodelay_clk
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.773 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           1.253    11.025    ddr2/ldc/iodelay_rst
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.492    14.304    
                         clock uncertainty           -0.053    14.251    
    SLICE_X87Y75         FDSE (Setup_fdse_C_S)       -0.604    13.647    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.419ns (25.061%)  route 1.253ns (74.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.354ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.722     9.354    ddr2/ldc/iodelay_clk
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.773 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           1.253    11.025    ddr2/ldc/iodelay_rst
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.492    14.304    
                         clock uncertainty           -0.053    14.251    
    SLICE_X87Y75         FDSE (Setup_fdse_C_S)       -0.604    13.647    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.419ns (25.061%)  route 1.253ns (74.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.354ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.722     9.354    ddr2/ldc/iodelay_clk
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.773 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           1.253    11.025    ddr2/ldc/iodelay_rst
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.492    14.304    
                         clock uncertainty           -0.053    14.251    
    SLICE_X87Y75         FDSE (Setup_fdse_C_S)       -0.604    13.647    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.647    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.718ns (35.980%)  route 1.278ns (64.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDSE (Prop_fdse_C_Q)         0.419     9.761 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.887    10.647    ddr2/ldc/reset_counter[1]
    SLICE_X87Y75         LUT4 (Prop_lut4_I0_O)        0.299    10.946 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=6, routed)           0.391    11.337    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.530    14.342    
                         clock uncertainty           -0.053    14.289    
    SLICE_X87Y75         FDSE (Setup_fdse_C_CE)      -0.205    14.084    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.084    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.718ns (35.980%)  route 1.278ns (64.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDSE (Prop_fdse_C_Q)         0.419     9.761 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.887    10.647    ddr2/ldc/reset_counter[1]
    SLICE_X87Y75         LUT4 (Prop_lut4_I0_O)        0.299    10.946 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=6, routed)           0.391    11.337    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.530    14.342    
                         clock uncertainty           -0.053    14.289    
    SLICE_X87Y75         FDSE (Setup_fdse_C_CE)      -0.205    14.084    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.084    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.718ns (35.980%)  route 1.278ns (64.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDSE (Prop_fdse_C_Q)         0.419     9.761 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.887    10.647    ddr2/ldc/reset_counter[1]
    SLICE_X87Y75         LUT4 (Prop_lut4_I0_O)        0.299    10.946 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=6, routed)           0.391    11.337    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.530    14.342    
                         clock uncertainty           -0.053    14.289    
    SLICE_X87Y75         FDSE (Setup_fdse_C_CE)      -0.205    14.084    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.084    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.718ns (35.980%)  route 1.278ns (64.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.342ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.710     9.342    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDSE (Prop_fdse_C_Q)         0.419     9.761 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.887    10.647    ddr2/ldc/reset_counter[1]
    SLICE_X87Y75         LUT4 (Prop_lut4_I0_O)        0.299    10.946 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=6, routed)           0.391    11.337    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.530    14.342    
                         clock uncertainty           -0.053    14.289    
    SLICE_X87Y75         FDSE (Setup_fdse_C_CE)      -0.205    14.084    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.084    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.718ns (33.712%)  route 1.412ns (66.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.812ns = ( 13.812 - 5.000 ) 
    Source Clock Delay      (SCD):    9.354ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.722     9.354    ddr2/ldc/iodelay_clk
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDPE (Prop_fdpe_C_Q)         0.419     9.773 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           1.412    11.184    ddr2/ldc/iodelay_rst
    SLICE_X89Y75         LUT4 (Prop_lut4_I3_O)        0.299    11.483 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000    11.483    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.592    13.812    ddr2/ldc/iodelay_clk
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism              0.492    14.304    
                         clock uncertainty           -0.053    14.251    
    SLICE_X89Y75         FDRE (Setup_fdre_C_D)        0.029    14.280    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  2.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.600     2.887    ddr2/ldc/iodelay_clk
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y66         FDPE (Prop_fdpe_C_Q)         0.141     3.028 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.056     3.084    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.870     3.736    ddr2/ldc/iodelay_clk
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.848     2.887    
    SLICE_X89Y66         FDPE (Hold_fdpe_C_D)         0.075     2.962    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ddr2/ldc/ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDRE (Prop_fdre_C_Q)         0.141     3.020 r  ddr2/ldc/ic_reset_reg/Q
                         net (fo=2, routed)           0.168     3.189    ddr2/ldc/ic_reset
    SLICE_X89Y75         LUT4 (Prop_lut4_I2_O)        0.045     3.234 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.234    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X89Y75         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.847     2.879    
    SLICE_X89Y75         FDRE (Hold_fdre_C_D)         0.091     2.970    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.231ns (57.665%)  route 0.170ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDSE (Prop_fdse_C_Q)         0.128     3.007 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.170     3.177    ddr2/ldc/reset_counter[1]
    SLICE_X87Y75         LUT4 (Prop_lut4_I2_O)        0.103     3.280 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.280    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X87Y75         FDSE (Hold_fdse_C_D)         0.107     2.986    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.238%)  route 0.170ns (42.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDSE (Prop_fdse_C_Q)         0.128     3.007 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.170     3.177    ddr2/ldc/reset_counter[1]
    SLICE_X87Y75         LUT3 (Prop_lut3_I0_O)        0.099     3.276 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.276    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X87Y75         FDSE (Hold_fdse_C_D)         0.092     2.971    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.226ns (42.514%)  route 0.306ns (57.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDSE (Prop_fdse_C_Q)         0.128     3.007 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.306     3.313    ddr2/ldc/reset_counter[1]
    SLICE_X87Y75         LUT2 (Prop_lut2_I1_O)        0.098     3.411 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.411    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X87Y75         FDSE (Hold_fdse_C_D)         0.107     2.986    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.411    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.226ns (49.774%)  route 0.228ns (50.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDSE (Prop_fdse_C_Q)         0.128     3.007 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.100     3.107    ddr2/ldc/reset_counter[3]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.098     3.205 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=6, routed)           0.128     3.333    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X87Y75         FDSE (Hold_fdse_C_CE)       -0.039     2.840    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.226ns (49.774%)  route 0.228ns (50.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDSE (Prop_fdse_C_Q)         0.128     3.007 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.100     3.107    ddr2/ldc/reset_counter[3]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.098     3.205 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=6, routed)           0.128     3.333    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X87Y75         FDSE (Hold_fdse_C_CE)       -0.039     2.840    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.226ns (49.774%)  route 0.228ns (50.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDSE (Prop_fdse_C_Q)         0.128     3.007 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.100     3.107    ddr2/ldc/reset_counter[3]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.098     3.205 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=6, routed)           0.128     3.333    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X87Y75         FDSE (Hold_fdse_C_CE)       -0.039     2.840    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.226ns (49.774%)  route 0.228ns (50.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDSE (Prop_fdse_C_Q)         0.128     3.007 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.100     3.107    ddr2/ldc/reset_counter[3]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.098     3.205 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=6, routed)           0.128     3.333    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X87Y75         FDSE (Hold_fdse_C_CE)       -0.039     2.840    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.460%)  route 0.517ns (73.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.592     2.879    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDSE (Prop_fdse_C_Q)         0.141     3.020 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.517     3.537    ddr2/ldc/reset_counter[0]
    SLICE_X87Y75         LUT1 (Prop_lut1_I0_O)        0.045     3.582 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.582    ddr2/ldc/reset_counter0[0]
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.861     3.727    ddr2/ldc/iodelay_clk
    SLICE_X87Y75         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.847     2.879    
    SLICE_X87Y75         FDSE (Hold_fdse_C_D)         0.091     2.970    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.612    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y66     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y66     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y75     ddr2/ldc/ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y75     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y75     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y75     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y75     ddr2/ldc/reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y66     ddr2/ldc/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y66     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y66     ddr2/ldc/FDPE_1/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y66     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y75     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y75     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y75     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y75     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y66     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y66     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y66     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y66     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y75     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y75     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y75     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y75     ddr2/ldc/reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_twtrcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 3.004ns (32.878%)  route 6.133ns (67.122%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.876ns = ( 18.876 - 10.000 ) 
    Source Clock Delay      (SCD):    9.414ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.782     9.414    ddr2/ldc/BUFG_1_0
    SLICE_X55Y28         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     9.870 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           1.110    10.980    ddr2/ldc/p_0_in12_in[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.104 r  ddr2/ldc/subfragments_bankmachine0_state[2]_i_13/O
                         net (fo=1, routed)           0.000    11.104    ddr2/ldc/subfragments_bankmachine0_state[2]_i_13_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.654    ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.925 f  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           1.294    13.219    ddr2/ldc/sdram_bankmachine0_row_hit
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.373    13.592 r  ddr2/ldc/sdram_choose_req_grant[0]_i_17/O
                         net (fo=4, routed)           0.626    14.218    ddr2/ldc/sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I2_O)        0.124    14.342 f  ddr2/ldc/sdram_choose_req_grant[0]_i_8/O
                         net (fo=7, routed)           0.681    15.023    ddr2/ldc/sdram_choose_req_grant[0]_i_8_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.147 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    15.147    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    15.356 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.538    15.893    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.297    16.190 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          0.875    17.066    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X71Y23         LUT4 (Prop_lut4_I0_O)        0.150    17.216 r  ddr2/ldc/sdram_twtrcon_count[1]_i_2/O
                         net (fo=7, routed)           0.389    17.605    ddr2/ldc/sdram_twtrcon_valid
    SLICE_X70Y25         LUT2 (Prop_lut2_I1_O)        0.326    17.931 r  ddr2/ldc/sdram_twtrcon_ready_i_1/O
                         net (fo=1, routed)           0.619    18.550    ddr2/ldc/sdram_twtrcon_ready_i_1_n_0
    SLICE_X70Y25         FDRE                                         r  ddr2/ldc/sdram_twtrcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657    18.876    ddr2/ldc/BUFG_1_0
    SLICE_X70Y25         FDRE                                         r  ddr2/ldc/sdram_twtrcon_ready_reg/C
                         clock pessimism              0.500    19.377    
                         clock uncertainty           -0.057    19.320    
    SLICE_X70Y25         FDRE (Setup_fdre_C_R)       -0.524    18.796    ddr2/ldc/sdram_twtrcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                         -18.550    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine3_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 2.771ns (31.224%)  route 6.104ns (68.776%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    9.414ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.782     9.414    ddr2/ldc/BUFG_1_0
    SLICE_X55Y28         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     9.870 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           1.110    10.980    ddr2/ldc/p_0_in12_in[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.104 r  ddr2/ldc/subfragments_bankmachine0_state[2]_i_13/O
                         net (fo=1, routed)           0.000    11.104    ddr2/ldc/subfragments_bankmachine0_state[2]_i_13_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.654    ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.925 f  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           1.294    13.219    ddr2/ldc/sdram_bankmachine0_row_hit
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.373    13.592 r  ddr2/ldc/sdram_choose_req_grant[0]_i_17/O
                         net (fo=4, routed)           0.626    14.218    ddr2/ldc/sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I2_O)        0.124    14.342 f  ddr2/ldc/sdram_choose_req_grant[0]_i_8/O
                         net (fo=7, routed)           0.681    15.023    ddr2/ldc/sdram_choose_req_grant[0]_i_8_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.147 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    15.147    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    15.356 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.538    15.893    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.297    16.190 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          0.733    16.924    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X71Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.048 f  ddr2/ldc/sdram_bankmachine3_twtpcon_count[1]_i_2/O
                         net (fo=3, routed)           0.731    17.778    ddr2/ldc/sdram_bankmachine3_twtpcon_count[1]_i_2_n_0
    SLICE_X75Y12         LUT2 (Prop_lut2_I1_O)        0.119    17.897 r  ddr2/ldc/sdram_bankmachine3_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.391    18.288    ddr2/ldc/sdram_bankmachine3_twtpcon_ready_i_1_n_0
    SLICE_X75Y12         FDRE                                         r  ddr2/ldc/sdram_bankmachine3_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.719    18.938    ddr2/ldc/BUFG_1_0
    SLICE_X75Y12         FDRE                                         r  ddr2/ldc/sdram_bankmachine3_twtpcon_ready_reg/C
                         clock pessimism              0.500    19.439    
                         clock uncertainty           -0.057    19.382    
    SLICE_X75Y12         FDRE (Setup_fdre_C_R)       -0.637    18.745    ddr2/ldc/sdram_bankmachine3_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                         -18.288    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 2.776ns (30.367%)  route 6.365ns (69.633%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.881ns = ( 18.881 - 10.000 ) 
    Source Clock Delay      (SCD):    9.414ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.782     9.414    ddr2/ldc/BUFG_1_0
    SLICE_X55Y28         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     9.870 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           1.110    10.980    ddr2/ldc/p_0_in12_in[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.104 r  ddr2/ldc/subfragments_bankmachine0_state[2]_i_13/O
                         net (fo=1, routed)           0.000    11.104    ddr2/ldc/subfragments_bankmachine0_state[2]_i_13_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.654    ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.925 f  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           1.294    13.219    ddr2/ldc/sdram_bankmachine0_row_hit
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.373    13.592 r  ddr2/ldc/sdram_choose_req_grant[0]_i_17/O
                         net (fo=4, routed)           0.626    14.218    ddr2/ldc/sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I2_O)        0.124    14.342 f  ddr2/ldc/sdram_choose_req_grant[0]_i_8/O
                         net (fo=7, routed)           0.681    15.023    ddr2/ldc/sdram_choose_req_grant[0]_i_8_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.147 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    15.147    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    15.356 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.538    15.893    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.297    16.190 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          1.083    17.273    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.397 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.549    17.946    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.070 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.484    18.555    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X51Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.662    18.881    ddr2/ldc/BUFG_1_0
    SLICE_X51Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.428    19.310    
                         clock uncertainty           -0.057    19.253    
    SLICE_X51Y20         FDRE (Setup_fdre_C_CE)      -0.205    19.048    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         19.048    
                         arrival time                         -18.555    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 2.776ns (30.367%)  route 6.365ns (69.633%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.881ns = ( 18.881 - 10.000 ) 
    Source Clock Delay      (SCD):    9.414ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.782     9.414    ddr2/ldc/BUFG_1_0
    SLICE_X55Y28         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     9.870 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           1.110    10.980    ddr2/ldc/p_0_in12_in[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.104 r  ddr2/ldc/subfragments_bankmachine0_state[2]_i_13/O
                         net (fo=1, routed)           0.000    11.104    ddr2/ldc/subfragments_bankmachine0_state[2]_i_13_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.654    ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.925 f  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           1.294    13.219    ddr2/ldc/sdram_bankmachine0_row_hit
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.373    13.592 r  ddr2/ldc/sdram_choose_req_grant[0]_i_17/O
                         net (fo=4, routed)           0.626    14.218    ddr2/ldc/sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I2_O)        0.124    14.342 f  ddr2/ldc/sdram_choose_req_grant[0]_i_8/O
                         net (fo=7, routed)           0.681    15.023    ddr2/ldc/sdram_choose_req_grant[0]_i_8_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.147 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    15.147    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    15.356 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.538    15.893    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.297    16.190 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          1.083    17.273    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.397 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.549    17.946    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.070 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.484    18.555    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X51Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.662    18.881    ddr2/ldc/BUFG_1_0
    SLICE_X51Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.428    19.310    
                         clock uncertainty           -0.057    19.253    
    SLICE_X51Y20         FDRE (Setup_fdre_C_CE)      -0.205    19.048    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         19.048    
                         arrival time                         -18.555    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 2.776ns (30.367%)  route 6.365ns (69.633%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.881ns = ( 18.881 - 10.000 ) 
    Source Clock Delay      (SCD):    9.414ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.782     9.414    ddr2/ldc/BUFG_1_0
    SLICE_X55Y28         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     9.870 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           1.110    10.980    ddr2/ldc/p_0_in12_in[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.104 r  ddr2/ldc/subfragments_bankmachine0_state[2]_i_13/O
                         net (fo=1, routed)           0.000    11.104    ddr2/ldc/subfragments_bankmachine0_state[2]_i_13_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.654    ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.925 f  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           1.294    13.219    ddr2/ldc/sdram_bankmachine0_row_hit
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.373    13.592 r  ddr2/ldc/sdram_choose_req_grant[0]_i_17/O
                         net (fo=4, routed)           0.626    14.218    ddr2/ldc/sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I2_O)        0.124    14.342 f  ddr2/ldc/sdram_choose_req_grant[0]_i_8/O
                         net (fo=7, routed)           0.681    15.023    ddr2/ldc/sdram_choose_req_grant[0]_i_8_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.147 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    15.147    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    15.356 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.538    15.893    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.297    16.190 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          1.083    17.273    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.397 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.549    17.946    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.070 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.484    18.555    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X51Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.662    18.881    ddr2/ldc/BUFG_1_0
    SLICE_X51Y20         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[4]/C
                         clock pessimism              0.428    19.310    
                         clock uncertainty           -0.057    19.253    
    SLICE_X51Y20         FDRE (Setup_fdre_C_CE)      -0.205    19.048    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[4]
  -------------------------------------------------------------------
                         required time                         19.048    
                         arrival time                         -18.555    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine6_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 2.776ns (31.177%)  route 6.128ns (68.823%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    9.414ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.782     9.414    ddr2/ldc/BUFG_1_0
    SLICE_X55Y28         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     9.870 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           1.110    10.980    ddr2/ldc/p_0_in12_in[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.104 r  ddr2/ldc/subfragments_bankmachine0_state[2]_i_13/O
                         net (fo=1, routed)           0.000    11.104    ddr2/ldc/subfragments_bankmachine0_state[2]_i_13_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.654    ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.925 f  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           1.294    13.219    ddr2/ldc/sdram_bankmachine0_row_hit
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.373    13.592 r  ddr2/ldc/sdram_choose_req_grant[0]_i_17/O
                         net (fo=4, routed)           0.626    14.218    ddr2/ldc/sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I2_O)        0.124    14.342 f  ddr2/ldc/sdram_choose_req_grant[0]_i_8/O
                         net (fo=7, routed)           0.681    15.023    ddr2/ldc/sdram_choose_req_grant[0]_i_8_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.147 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    15.147    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    15.356 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.538    15.893    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.297    16.190 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          0.708    16.898    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X71Y15         LUT6 (Prop_lut6_I2_O)        0.124    17.022 f  ddr2/ldc/sdram_bankmachine6_twtpcon_count[1]_i_2/O
                         net (fo=3, routed)           0.642    17.664    ddr2/ldc/sdram_bankmachine6_twtpcon_count[1]_i_2_n_0
    SLICE_X74Y12         LUT2 (Prop_lut2_I1_O)        0.124    17.788 r  ddr2/ldc/sdram_bankmachine6_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.529    18.317    ddr2/ldc/sdram_bankmachine6_twtpcon_ready_i_1_n_0
    SLICE_X74Y12         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.719    18.938    ddr2/ldc/BUFG_1_0
    SLICE_X74Y12         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_twtpcon_ready_reg/C
                         clock pessimism              0.500    19.439    
                         clock uncertainty           -0.057    19.382    
    SLICE_X74Y12         FDRE (Setup_fdre_C_R)       -0.524    18.858    ddr2/ldc/sdram_bankmachine6_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.858    
                         arrival time                         -18.317    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 2.776ns (30.681%)  route 6.272ns (69.319%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.880ns = ( 18.880 - 10.000 ) 
    Source Clock Delay      (SCD):    9.414ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.782     9.414    ddr2/ldc/BUFG_1_0
    SLICE_X55Y28         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     9.870 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           1.110    10.980    ddr2/ldc/p_0_in12_in[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.104 r  ddr2/ldc/subfragments_bankmachine0_state[2]_i_13/O
                         net (fo=1, routed)           0.000    11.104    ddr2/ldc/subfragments_bankmachine0_state[2]_i_13_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.654    ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.925 f  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           1.294    13.219    ddr2/ldc/sdram_bankmachine0_row_hit
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.373    13.592 r  ddr2/ldc/sdram_choose_req_grant[0]_i_17/O
                         net (fo=4, routed)           0.626    14.218    ddr2/ldc/sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I2_O)        0.124    14.342 f  ddr2/ldc/sdram_choose_req_grant[0]_i_8/O
                         net (fo=7, routed)           0.681    15.023    ddr2/ldc/sdram_choose_req_grant[0]_i_8_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.147 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    15.147    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    15.356 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.538    15.893    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.297    16.190 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          1.083    17.273    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.397 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.549    17.946    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.070 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.391    18.461    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X51Y21         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.661    18.880    ddr2/ldc/BUFG_1_0
    SLICE_X51Y21         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.428    19.309    
                         clock uncertainty           -0.057    19.252    
    SLICE_X51Y21         FDRE (Setup_fdre_C_CE)      -0.205    19.047    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                         -18.461    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 2.776ns (30.681%)  route 6.272ns (69.319%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.880ns = ( 18.880 - 10.000 ) 
    Source Clock Delay      (SCD):    9.414ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.782     9.414    ddr2/ldc/BUFG_1_0
    SLICE_X55Y28         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     9.870 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           1.110    10.980    ddr2/ldc/p_0_in12_in[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.104 r  ddr2/ldc/subfragments_bankmachine0_state[2]_i_13/O
                         net (fo=1, routed)           0.000    11.104    ddr2/ldc/subfragments_bankmachine0_state[2]_i_13_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.654    ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.925 f  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           1.294    13.219    ddr2/ldc/sdram_bankmachine0_row_hit
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.373    13.592 r  ddr2/ldc/sdram_choose_req_grant[0]_i_17/O
                         net (fo=4, routed)           0.626    14.218    ddr2/ldc/sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I2_O)        0.124    14.342 f  ddr2/ldc/sdram_choose_req_grant[0]_i_8/O
                         net (fo=7, routed)           0.681    15.023    ddr2/ldc/sdram_choose_req_grant[0]_i_8_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.147 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    15.147    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    15.356 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.538    15.893    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.297    16.190 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          1.083    17.273    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.397 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.549    17.946    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read
    SLICE_X51Y21         LUT2 (Prop_lut2_I1_O)        0.124    18.070 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.391    18.461    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X51Y21         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.661    18.880    ddr2/ldc/BUFG_1_0
    SLICE_X51Y21         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.428    19.309    
                         clock uncertainty           -0.057    19.252    
    SLICE_X51Y21         FDRE (Setup_fdre_C_CE)      -0.205    19.047    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                         -18.461    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 2.776ns (30.595%)  route 6.297ns (69.405%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.880ns = ( 18.880 - 10.000 ) 
    Source Clock Delay      (SCD):    9.414ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.782     9.414    ddr2/ldc/BUFG_1_0
    SLICE_X55Y28         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     9.870 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           1.110    10.980    ddr2/ldc/p_0_in12_in[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.104 r  ddr2/ldc/subfragments_bankmachine0_state[2]_i_13/O
                         net (fo=1, routed)           0.000    11.104    ddr2/ldc/subfragments_bankmachine0_state[2]_i_13_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.654    ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.925 f  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           1.294    13.219    ddr2/ldc/sdram_bankmachine0_row_hit
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.373    13.592 r  ddr2/ldc/sdram_choose_req_grant[0]_i_17/O
                         net (fo=4, routed)           0.626    14.218    ddr2/ldc/sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I2_O)        0.124    14.342 f  ddr2/ldc/sdram_choose_req_grant[0]_i_8/O
                         net (fo=7, routed)           0.681    15.023    ddr2/ldc/sdram_choose_req_grant[0]_i_8_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.147 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    15.147    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    15.356 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.538    15.893    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.297    16.190 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          0.781    16.971    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I1_O)        0.124    17.095 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.795    17.891    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    18.015 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.472    18.487    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X53Y14         FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.661    18.880    ddr2/ldc/BUFG_1_0
    SLICE_X53Y14         FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.500    19.381    
                         clock uncertainty           -0.057    19.324    
    SLICE_X53Y14         FDRE (Setup_fdre_C_CE)      -0.205    19.119    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                         -18.487    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 2.776ns (30.595%)  route 6.297ns (69.405%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.880ns = ( 18.880 - 10.000 ) 
    Source Clock Delay      (SCD):    9.414ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.782     9.414    ddr2/ldc/BUFG_1_0
    SLICE_X55Y28         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     9.870 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[11]/Q
                         net (fo=4, routed)           1.110    10.980    ddr2/ldc/p_0_in12_in[3]
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.104 r  ddr2/ldc/subfragments_bankmachine0_state[2]_i_13/O
                         net (fo=1, routed)           0.000    11.104    ddr2/ldc/subfragments_bankmachine0_state[2]_i_13_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.654    ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_8_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.925 f  ddr2/ldc/subfragments_bankmachine0_state_reg[2]_i_5/CO[0]
                         net (fo=7, routed)           1.294    13.219    ddr2/ldc/sdram_bankmachine0_row_hit
    SLICE_X63Y19         LUT5 (Prop_lut5_I2_O)        0.373    13.592 r  ddr2/ldc/sdram_choose_req_grant[0]_i_17/O
                         net (fo=4, routed)           0.626    14.218    ddr2/ldc/sdram_choose_req_grant[0]_i_17_n_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I2_O)        0.124    14.342 f  ddr2/ldc/sdram_choose_req_grant[0]_i_8/O
                         net (fo=7, routed)           0.681    15.023    ddr2/ldc/sdram_choose_req_grant[0]_i_8_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.124    15.147 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000    15.147    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X66Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    15.356 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=17, routed)          0.538    15.893    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I5_O)        0.297    16.190 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=26, routed)          0.781    16.971    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I1_O)        0.124    17.095 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           0.795    17.891    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124    18.015 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.472    18.487    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X53Y14         FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.661    18.880    ddr2/ldc/BUFG_1_0
    SLICE_X53Y14         FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.500    19.381    
                         clock uncertainty           -0.057    19.324    
    SLICE_X53Y14         FDRE (Setup_fdre_C_CE)      -0.205    19.119    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                         -18.487    
  -------------------------------------------------------------------
                         slack                                  0.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    2.911ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.623     2.911    ddr2/ldc/BUFG_1_0
    SLICE_X61Y18         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     3.052 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.293    ddr2/ldc/storage_8_reg_0_15_12_17/ADDRD0
    SLICE_X60Y18         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.896     3.762    ddr2/ldc/storage_8_reg_0_15_12_17/WCLK
    SLICE_X60Y18         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.838     2.924    
    SLICE_X60Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.234    ddr2/ldc/storage_8_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    2.911ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.623     2.911    ddr2/ldc/BUFG_1_0
    SLICE_X61Y18         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     3.052 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.293    ddr2/ldc/storage_8_reg_0_15_12_17/ADDRD0
    SLICE_X60Y18         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.896     3.762    ddr2/ldc/storage_8_reg_0_15_12_17/WCLK
    SLICE_X60Y18         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.838     2.924    
    SLICE_X60Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.234    ddr2/ldc/storage_8_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    2.911ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.623     2.911    ddr2/ldc/BUFG_1_0
    SLICE_X61Y18         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     3.052 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.293    ddr2/ldc/storage_8_reg_0_15_12_17/ADDRD0
    SLICE_X60Y18         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.896     3.762    ddr2/ldc/storage_8_reg_0_15_12_17/WCLK
    SLICE_X60Y18         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.838     2.924    
    SLICE_X60Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.234    ddr2/ldc/storage_8_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    2.911ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.623     2.911    ddr2/ldc/BUFG_1_0
    SLICE_X61Y18         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     3.052 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.293    ddr2/ldc/storage_8_reg_0_15_12_17/ADDRD0
    SLICE_X60Y18         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.896     3.762    ddr2/ldc/storage_8_reg_0_15_12_17/WCLK
    SLICE_X60Y18         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.838     2.924    
    SLICE_X60Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.234    ddr2/ldc/storage_8_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    2.911ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.623     2.911    ddr2/ldc/BUFG_1_0
    SLICE_X61Y18         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     3.052 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.293    ddr2/ldc/storage_8_reg_0_15_12_17/ADDRD0
    SLICE_X60Y18         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.896     3.762    ddr2/ldc/storage_8_reg_0_15_12_17/WCLK
    SLICE_X60Y18         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.838     2.924    
    SLICE_X60Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.234    ddr2/ldc/storage_8_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    2.911ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.623     2.911    ddr2/ldc/BUFG_1_0
    SLICE_X61Y18         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     3.052 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.293    ddr2/ldc/storage_8_reg_0_15_12_17/ADDRD0
    SLICE_X60Y18         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.896     3.762    ddr2/ldc/storage_8_reg_0_15_12_17/WCLK
    SLICE_X60Y18         RAMD32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.838     2.924    
    SLICE_X60Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.234    ddr2/ldc/storage_8_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    2.911ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.623     2.911    ddr2/ldc/BUFG_1_0
    SLICE_X61Y18         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     3.052 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.293    ddr2/ldc/storage_8_reg_0_15_12_17/ADDRD0
    SLICE_X60Y18         RAMS32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.896     3.762    ddr2/ldc/storage_8_reg_0_15_12_17/WCLK
    SLICE_X60Y18         RAMS32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMD/CLK
                         clock pessimism             -0.838     2.924    
    SLICE_X60Y18         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.234    ddr2/ldc/storage_8_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_8_reg_0_15_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    2.911ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.623     2.911    ddr2/ldc/BUFG_1_0
    SLICE_X61Y18         FDRE                                         r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     3.052 r  ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.241     3.293    ddr2/ldc/storage_8_reg_0_15_12_17/ADDRD0
    SLICE_X60Y18         RAMS32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.896     3.762    ddr2/ldc/storage_8_reg_0_15_12_17/WCLK
    SLICE_X60Y18         RAMS32                                       r  ddr2/ldc/storage_8_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism             -0.838     2.924    
    SLICE_X60Y18         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.234    ddr2/ldc/storage_8_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_2_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.893%)  route 0.275ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.616     2.904    ddr2/ldc/BUFG_1_0
    SLICE_X55Y26         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     3.045 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.275     3.320    ddr2/ldc/storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X56Y27         RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.890     3.756    ddr2/ldc/storage_2_reg_0_15_0_5/WCLK
    SLICE_X56Y27         RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.816     2.940    
    SLICE_X56Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.250    ddr2/ldc/storage_2_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_2_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.893%)  route 0.275ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.616     2.904    ddr2/ldc/BUFG_1_0
    SLICE_X55Y26         FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     3.045 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.275     3.320    ddr2/ldc/storage_2_reg_0_15_0_5/ADDRD0
    SLICE_X56Y27         RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.890     3.756    ddr2/ldc/storage_2_reg_0_15_0_5/WCLK
    SLICE_X56Y27         RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.816     2.940    
    SLICE_X56Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.250    ddr2/ldc/storage_2_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6     ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6     ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y11    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y11    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7     ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7     ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3     ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2     ddr2/ldc/mem_1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4     ddr2/ldc/memdat_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y30    ddr2/ldc/data_mem_grain0_reg_0_1_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       12.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.843ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        67.172ns  (logic 14.299ns (21.287%)  route 52.873ns (78.713%))
  Logic Levels:           68  (CARRY4=11 LUT2=4 LUT3=7 LUT4=7 LUT5=9 LUT6=30)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.240ns = ( 92.240 - 80.000 ) 
    Source Clock Delay      (SCD):    12.810ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.633    12.810    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X42Y54         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518    13.328 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/Q
                         net (fo=11, routed)          0.881    14.209    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[0]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.153    14.362 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_2/O
                         net (fo=103, routed)         1.023    15.385    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_2
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.331    15.716 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12/O
                         net (fo=2, routed)           0.517    16.233    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12_n_0
    SLICE_X34Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.357 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          0.837    17.194    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.318 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.714    19.032    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X45Y79         LUT2 (Prop_lut2_I1_O)        0.119    19.151 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3/O
                         net (fo=4, routed)           1.800    20.951    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I0_O)        0.332    21.283 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_1/O
                         net (fo=4, routed)           0.639    21.922    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___185
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.046 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11/O
                         net (fo=1, routed)           0.845    22.891    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.015 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.733    23.748    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124    23.872 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.488    24.360    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.484 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           0.295    24.779    swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.903 f  swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.443    25.346    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.470 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.835    27.306    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X12Y77         LUT4 (Prop_lut4_I2_O)        0.152    27.458 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.286    27.743    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.348    28.091 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.466    28.557    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124    28.681 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.352    29.034    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    29.158 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.836    29.994    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.150    30.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.703    32.847    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X59Y103        LUT6 (Prop_lut6_I1_O)        0.332    33.179 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    33.179    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.711 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.667    35.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.124    35.502 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.425    35.927    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.051 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           1.127    37.178    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    37.302 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.947    38.249    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X38Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.373 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.586    39.959    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.117    40.076 f  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.571    40.647    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.348    40.995 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.846    41.841    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.152    41.993 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.084    43.077    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X13Y84         LUT4 (Prop_lut4_I3_O)        0.326    43.403 r  swervolf/rvtop/veer/exu/dout[6]_i_8/O
                         net (fo=2, routed)           0.418    43.821    swervolf/rvtop/veer/exu/dout[6]_i_8_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124    43.945 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    45.342    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    45.466 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    47.234    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    47.386 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    47.822    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    48.148 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    48.915    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.422 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.422    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.536 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.536    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.650 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    49.650    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.764 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.764    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.878 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.878    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.212 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    51.470    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    51.773 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    51.773    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    52.343 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    52.889    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    53.202 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    54.018    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    54.134 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    56.294    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    56.622 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    57.010    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    57.134 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    57.576    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    57.700 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    58.548    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    58.668 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    59.713    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    60.040 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    60.485    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    60.609 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    61.415    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    61.539 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    62.378    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    62.495 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    64.066    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    64.397 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    64.830    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    64.954 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    66.437    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    66.590 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    66.911    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    67.238 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    67.844    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    67.968 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    68.689    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    68.813 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    69.608    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    69.732 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    70.750    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    70.874 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    71.471    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.124    71.595 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.316    71.912    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124    72.036 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          1.877    73.912    swervolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X33Y8          LUT5 (Prop_lut5_I1_O)        0.124    74.036 r  swervolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__38/O
                         net (fo=103, routed)         0.838    74.874    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[1]_5
    SLICE_X27Y4          LUT3 (Prop_lut3_I0_O)        0.124    74.998 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[1]_i_4__41/O
                         net (fo=1, routed)           0.000    74.998    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/S[1]
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.548 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    75.548    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    75.787 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[2]
                         net (fo=6, routed)           0.955    76.743    swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/p_2_in[3]
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.302    77.045 r  swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_8__26/O
                         net (fo=1, routed)           0.000    77.045    swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_8__26_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.595 f  swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout_reg[0]_i_3__1/CO[3]
                         net (fo=4, routed)           0.767    78.361    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_90[0]
    SLICE_X21Y2          LUT6 (Prop_lut6_I5_O)        0.124    78.485 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__590/O
                         net (fo=2, routed)           0.669    79.155    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/sel_red1_0
    SLICE_X20Y2          LUT4 (Prop_lut4_I2_O)        0.124    79.279 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_3__106/O
                         net (fo=1, routed)           0.579    79.858    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_3__106_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I1_O)        0.124    79.982 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__588/O
                         net (fo=1, routed)           0.000    79.982    swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]_2
    SLICE_X26Y1          FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.686    92.240    swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/clk_core_BUFG
    SLICE_X26Y1          FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.631    92.871    
                         clock uncertainty           -0.075    92.796    
    SLICE_X26Y1          FDCE (Setup_fdce_C_D)        0.029    92.825    swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         92.825    
                         arrival time                         -79.982    
  -------------------------------------------------------------------
                         slack                                 12.843    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        66.819ns  (logic 13.744ns (20.569%)  route 53.075ns (79.431%))
  Logic Levels:           66  (CARRY4=8 LUT2=4 LUT3=5 LUT4=8 LUT5=10 LUT6=31)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.057ns = ( 92.057 - 80.000 ) 
    Source Clock Delay      (SCD):    12.810ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.633    12.810    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X42Y54         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518    13.328 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/Q
                         net (fo=11, routed)          0.881    14.209    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[0]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.153    14.362 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_2/O
                         net (fo=103, routed)         1.023    15.385    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_2
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.331    15.716 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12/O
                         net (fo=2, routed)           0.517    16.233    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12_n_0
    SLICE_X34Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.357 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          0.837    17.194    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.318 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.714    19.032    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X45Y79         LUT2 (Prop_lut2_I1_O)        0.119    19.151 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3/O
                         net (fo=4, routed)           1.800    20.951    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I0_O)        0.332    21.283 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_1/O
                         net (fo=4, routed)           0.639    21.922    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___185
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.046 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11/O
                         net (fo=1, routed)           0.845    22.891    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.015 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.733    23.748    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124    23.872 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.488    24.360    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.484 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           0.295    24.779    swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.903 f  swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.443    25.346    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.470 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.835    27.306    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X12Y77         LUT4 (Prop_lut4_I2_O)        0.152    27.458 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.286    27.743    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.348    28.091 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.466    28.557    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124    28.681 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.352    29.034    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    29.158 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.836    29.994    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.150    30.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.703    32.847    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X59Y103        LUT6 (Prop_lut6_I1_O)        0.332    33.179 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    33.179    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.711 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.667    35.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.124    35.502 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.425    35.927    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.051 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           1.127    37.178    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    37.302 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.947    38.249    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X38Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.373 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.586    39.959    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.117    40.076 f  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.571    40.647    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.348    40.995 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.846    41.841    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.152    41.993 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.084    43.077    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X13Y84         LUT4 (Prop_lut4_I3_O)        0.326    43.403 r  swervolf/rvtop/veer/exu/dout[6]_i_8/O
                         net (fo=2, routed)           0.418    43.821    swervolf/rvtop/veer/exu/dout[6]_i_8_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124    43.945 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    45.342    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    45.466 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    47.234    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    47.386 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    47.822    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    48.148 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    48.915    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.422 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.422    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.536 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.536    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.650 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    49.650    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.764 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.764    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.878 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.878    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.212 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    51.470    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    51.773 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    51.773    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    52.343 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    52.889    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    53.202 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    54.018    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    54.134 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    56.294    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    56.622 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    57.010    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    57.134 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    57.576    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    57.700 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    58.548    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    58.668 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    59.713    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    60.040 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    60.485    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    60.609 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    61.415    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    61.539 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    62.378    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    62.495 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    64.066    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    64.397 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    64.830    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    64.954 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    66.437    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    66.590 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    66.911    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    67.238 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    67.844    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    67.968 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    68.689    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    68.813 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    69.608    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    69.732 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    70.750    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    70.874 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    71.471    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    71.587 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    72.215    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    72.537 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    73.457    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    73.809 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    74.419    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    74.759 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    75.158    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    75.486 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    75.967    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    76.091 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    76.695    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    76.819 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    77.321    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    77.445 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.887    78.333    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    78.457 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__19/O
                         net (fo=32, routed)          1.172    79.629    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en
    SLICE_X33Y77         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.503    92.057    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X33Y77         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C
                         clock pessimism              0.703    92.760    
                         clock uncertainty           -0.075    92.686    
    SLICE_X33Y77         FDCE (Setup_fdce_C_CE)      -0.205    92.481    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         92.481    
                         arrival time                         -79.629    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        66.819ns  (logic 13.744ns (20.569%)  route 53.075ns (79.431%))
  Logic Levels:           66  (CARRY4=8 LUT2=4 LUT3=5 LUT4=8 LUT5=10 LUT6=31)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.057ns = ( 92.057 - 80.000 ) 
    Source Clock Delay      (SCD):    12.810ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.633    12.810    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X42Y54         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518    13.328 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/Q
                         net (fo=11, routed)          0.881    14.209    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[0]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.153    14.362 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_2/O
                         net (fo=103, routed)         1.023    15.385    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_2
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.331    15.716 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12/O
                         net (fo=2, routed)           0.517    16.233    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12_n_0
    SLICE_X34Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.357 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          0.837    17.194    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.318 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.714    19.032    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X45Y79         LUT2 (Prop_lut2_I1_O)        0.119    19.151 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3/O
                         net (fo=4, routed)           1.800    20.951    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I0_O)        0.332    21.283 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_1/O
                         net (fo=4, routed)           0.639    21.922    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___185
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.046 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11/O
                         net (fo=1, routed)           0.845    22.891    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.015 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.733    23.748    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124    23.872 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.488    24.360    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.484 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           0.295    24.779    swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.903 f  swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.443    25.346    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.470 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.835    27.306    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X12Y77         LUT4 (Prop_lut4_I2_O)        0.152    27.458 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.286    27.743    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.348    28.091 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.466    28.557    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124    28.681 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.352    29.034    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    29.158 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.836    29.994    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.150    30.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.703    32.847    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X59Y103        LUT6 (Prop_lut6_I1_O)        0.332    33.179 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    33.179    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.711 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.667    35.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.124    35.502 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.425    35.927    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.051 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           1.127    37.178    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    37.302 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.947    38.249    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X38Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.373 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.586    39.959    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.117    40.076 f  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.571    40.647    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.348    40.995 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.846    41.841    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.152    41.993 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.084    43.077    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X13Y84         LUT4 (Prop_lut4_I3_O)        0.326    43.403 r  swervolf/rvtop/veer/exu/dout[6]_i_8/O
                         net (fo=2, routed)           0.418    43.821    swervolf/rvtop/veer/exu/dout[6]_i_8_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124    43.945 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    45.342    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    45.466 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    47.234    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    47.386 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    47.822    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    48.148 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    48.915    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.422 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.422    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.536 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.536    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.650 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    49.650    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.764 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.764    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.878 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.878    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.212 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    51.470    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    51.773 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    51.773    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    52.343 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    52.889    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    53.202 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    54.018    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    54.134 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    56.294    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    56.622 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    57.010    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    57.134 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    57.576    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    57.700 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    58.548    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    58.668 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    59.713    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    60.040 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    60.485    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    60.609 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    61.415    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    61.539 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    62.378    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    62.495 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    64.066    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    64.397 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    64.830    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    64.954 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    66.437    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    66.590 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    66.911    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    67.238 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    67.844    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    67.968 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    68.689    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    68.813 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    69.608    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    69.732 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    70.750    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    70.874 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    71.471    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    71.587 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    72.215    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    72.537 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    73.457    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    73.809 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    74.419    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    74.759 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    75.158    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    75.486 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    75.967    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    76.091 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    76.695    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    76.819 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    77.321    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    77.445 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.887    78.333    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    78.457 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__19/O
                         net (fo=32, routed)          1.172    79.629    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en
    SLICE_X33Y77         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.503    92.057    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X33Y77         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C
                         clock pessimism              0.703    92.760    
                         clock uncertainty           -0.075    92.686    
    SLICE_X33Y77         FDCE (Setup_fdce_C_CE)      -0.205    92.481    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         92.481    
                         arrival time                         -79.629    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.852ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        66.819ns  (logic 13.744ns (20.569%)  route 53.075ns (79.431%))
  Logic Levels:           66  (CARRY4=8 LUT2=4 LUT3=5 LUT4=8 LUT5=10 LUT6=31)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.057ns = ( 92.057 - 80.000 ) 
    Source Clock Delay      (SCD):    12.810ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.633    12.810    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X42Y54         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518    13.328 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/Q
                         net (fo=11, routed)          0.881    14.209    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[0]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.153    14.362 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_2/O
                         net (fo=103, routed)         1.023    15.385    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_2
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.331    15.716 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12/O
                         net (fo=2, routed)           0.517    16.233    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12_n_0
    SLICE_X34Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.357 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          0.837    17.194    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.318 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.714    19.032    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X45Y79         LUT2 (Prop_lut2_I1_O)        0.119    19.151 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3/O
                         net (fo=4, routed)           1.800    20.951    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I0_O)        0.332    21.283 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_1/O
                         net (fo=4, routed)           0.639    21.922    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___185
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.046 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11/O
                         net (fo=1, routed)           0.845    22.891    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.015 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.733    23.748    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124    23.872 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.488    24.360    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.484 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           0.295    24.779    swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.903 f  swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.443    25.346    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.470 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.835    27.306    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X12Y77         LUT4 (Prop_lut4_I2_O)        0.152    27.458 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.286    27.743    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.348    28.091 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.466    28.557    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124    28.681 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.352    29.034    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    29.158 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.836    29.994    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.150    30.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.703    32.847    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X59Y103        LUT6 (Prop_lut6_I1_O)        0.332    33.179 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    33.179    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.711 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.667    35.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.124    35.502 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.425    35.927    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.051 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           1.127    37.178    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    37.302 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.947    38.249    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X38Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.373 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.586    39.959    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.117    40.076 f  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.571    40.647    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.348    40.995 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.846    41.841    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.152    41.993 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.084    43.077    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X13Y84         LUT4 (Prop_lut4_I3_O)        0.326    43.403 r  swervolf/rvtop/veer/exu/dout[6]_i_8/O
                         net (fo=2, routed)           0.418    43.821    swervolf/rvtop/veer/exu/dout[6]_i_8_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124    43.945 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    45.342    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    45.466 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    47.234    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    47.386 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    47.822    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    48.148 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    48.915    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.422 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.422    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.536 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.536    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.650 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    49.650    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.764 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.764    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.878 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.878    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.212 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    51.470    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    51.773 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    51.773    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    52.343 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    52.889    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    53.202 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    54.018    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    54.134 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    56.294    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    56.622 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    57.010    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    57.134 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    57.576    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    57.700 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    58.548    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    58.668 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    59.713    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    60.040 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    60.485    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    60.609 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    61.415    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    61.539 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    62.378    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    62.495 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    64.066    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    64.397 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    64.830    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    64.954 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    66.437    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    66.590 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    66.911    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    67.238 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    67.844    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    67.968 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    68.689    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    68.813 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    69.608    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    69.732 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    70.750    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    70.874 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    71.471    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    71.587 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    72.215    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    72.537 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    73.457    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    73.809 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    74.419    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    74.759 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    75.158    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    75.486 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    75.967    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    76.091 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    76.695    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    76.819 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    77.321    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    77.445 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.887    78.333    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    78.457 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__19/O
                         net (fo=32, routed)          1.172    79.629    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en
    SLICE_X33Y77         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.503    92.057    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X33Y77         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C
                         clock pessimism              0.703    92.760    
                         clock uncertainty           -0.075    92.686    
    SLICE_X33Y77         FDCE (Setup_fdce_C_CE)      -0.205    92.481    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         92.481    
                         arrival time                         -79.629    
  -------------------------------------------------------------------
                         slack                                 12.852    

Slack (MET) :             12.880ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        66.789ns  (logic 13.744ns (20.578%)  route 53.045ns (79.422%))
  Logic Levels:           66  (CARRY4=8 LUT2=4 LUT3=5 LUT4=8 LUT5=10 LUT6=31)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.055ns = ( 92.055 - 80.000 ) 
    Source Clock Delay      (SCD):    12.810ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.633    12.810    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X42Y54         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518    13.328 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/Q
                         net (fo=11, routed)          0.881    14.209    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[0]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.153    14.362 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_2/O
                         net (fo=103, routed)         1.023    15.385    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_2
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.331    15.716 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12/O
                         net (fo=2, routed)           0.517    16.233    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12_n_0
    SLICE_X34Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.357 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          0.837    17.194    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.318 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.714    19.032    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X45Y79         LUT2 (Prop_lut2_I1_O)        0.119    19.151 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3/O
                         net (fo=4, routed)           1.800    20.951    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I0_O)        0.332    21.283 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_1/O
                         net (fo=4, routed)           0.639    21.922    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___185
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.046 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11/O
                         net (fo=1, routed)           0.845    22.891    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.015 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.733    23.748    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124    23.872 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.488    24.360    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.484 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           0.295    24.779    swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.903 f  swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.443    25.346    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.470 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.835    27.306    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X12Y77         LUT4 (Prop_lut4_I2_O)        0.152    27.458 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.286    27.743    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.348    28.091 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.466    28.557    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124    28.681 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.352    29.034    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    29.158 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.836    29.994    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.150    30.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.703    32.847    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X59Y103        LUT6 (Prop_lut6_I1_O)        0.332    33.179 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    33.179    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.711 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.667    35.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.124    35.502 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.425    35.927    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.051 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           1.127    37.178    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    37.302 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.947    38.249    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X38Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.373 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.586    39.959    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.117    40.076 f  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.571    40.647    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.348    40.995 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.846    41.841    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.152    41.993 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.084    43.077    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X13Y84         LUT4 (Prop_lut4_I3_O)        0.326    43.403 r  swervolf/rvtop/veer/exu/dout[6]_i_8/O
                         net (fo=2, routed)           0.418    43.821    swervolf/rvtop/veer/exu/dout[6]_i_8_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124    43.945 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    45.342    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    45.466 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    47.234    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    47.386 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    47.822    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    48.148 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    48.915    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.422 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.422    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.536 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.536    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.650 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    49.650    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.764 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.764    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.878 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.878    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.212 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    51.470    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    51.773 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    51.773    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    52.343 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    52.889    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    53.202 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    54.018    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    54.134 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    56.294    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    56.622 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    57.010    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    57.134 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    57.576    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    57.700 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    58.548    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    58.668 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    59.713    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    60.040 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    60.485    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    60.609 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    61.415    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    61.539 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    62.378    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    62.495 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    64.066    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    64.397 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    64.830    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    64.954 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    66.437    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    66.590 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    66.911    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    67.238 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    67.844    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    67.968 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    68.689    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    68.813 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    69.608    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    69.732 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    70.750    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    70.874 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    71.471    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    71.587 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    72.215    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    72.537 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    73.457    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    73.809 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    74.419    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    74.759 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    75.158    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    75.486 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    75.967    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    76.091 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    76.695    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    76.819 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    77.321    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    77.445 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.887    78.333    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    78.457 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__19/O
                         net (fo=32, routed)          1.142    79.599    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en
    SLICE_X35Y76         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.501    92.055    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X35Y76         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C
                         clock pessimism              0.703    92.758    
                         clock uncertainty           -0.075    92.684    
    SLICE_X35Y76         FDCE (Setup_fdce_C_CE)      -0.205    92.479    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         92.479    
                         arrival time                         -79.599    
  -------------------------------------------------------------------
                         slack                                 12.880    

Slack (MET) :             12.880ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        66.789ns  (logic 13.744ns (20.578%)  route 53.045ns (79.422%))
  Logic Levels:           66  (CARRY4=8 LUT2=4 LUT3=5 LUT4=8 LUT5=10 LUT6=31)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.055ns = ( 92.055 - 80.000 ) 
    Source Clock Delay      (SCD):    12.810ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.633    12.810    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X42Y54         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518    13.328 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/Q
                         net (fo=11, routed)          0.881    14.209    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[0]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.153    14.362 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_2/O
                         net (fo=103, routed)         1.023    15.385    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_2
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.331    15.716 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12/O
                         net (fo=2, routed)           0.517    16.233    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12_n_0
    SLICE_X34Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.357 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          0.837    17.194    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.318 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.714    19.032    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X45Y79         LUT2 (Prop_lut2_I1_O)        0.119    19.151 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3/O
                         net (fo=4, routed)           1.800    20.951    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I0_O)        0.332    21.283 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_1/O
                         net (fo=4, routed)           0.639    21.922    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___185
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.046 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11/O
                         net (fo=1, routed)           0.845    22.891    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.015 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.733    23.748    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124    23.872 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.488    24.360    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.484 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           0.295    24.779    swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.903 f  swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.443    25.346    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.470 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.835    27.306    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X12Y77         LUT4 (Prop_lut4_I2_O)        0.152    27.458 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.286    27.743    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.348    28.091 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.466    28.557    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124    28.681 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.352    29.034    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    29.158 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.836    29.994    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.150    30.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.703    32.847    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X59Y103        LUT6 (Prop_lut6_I1_O)        0.332    33.179 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    33.179    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.711 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.667    35.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.124    35.502 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.425    35.927    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.051 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           1.127    37.178    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    37.302 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.947    38.249    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X38Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.373 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.586    39.959    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.117    40.076 f  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.571    40.647    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.348    40.995 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.846    41.841    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.152    41.993 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.084    43.077    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X13Y84         LUT4 (Prop_lut4_I3_O)        0.326    43.403 r  swervolf/rvtop/veer/exu/dout[6]_i_8/O
                         net (fo=2, routed)           0.418    43.821    swervolf/rvtop/veer/exu/dout[6]_i_8_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124    43.945 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    45.342    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    45.466 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    47.234    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    47.386 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    47.822    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    48.148 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    48.915    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.422 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.422    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.536 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.536    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.650 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    49.650    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.764 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.764    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.878 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.878    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.212 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    51.470    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    51.773 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    51.773    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    52.343 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    52.889    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    53.202 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    54.018    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    54.134 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    56.294    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    56.622 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    57.010    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    57.134 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    57.576    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    57.700 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    58.548    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    58.668 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    59.713    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    60.040 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    60.485    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    60.609 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    61.415    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    61.539 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    62.378    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    62.495 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    64.066    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    64.397 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    64.830    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    64.954 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    66.437    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    66.590 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    66.911    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    67.238 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    67.844    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    67.968 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    68.689    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    68.813 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    69.608    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    69.732 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    70.750    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    70.874 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    71.471    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    71.587 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    72.215    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    72.537 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    73.457    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    73.809 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    74.419    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    74.759 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    75.158    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    75.486 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    75.967    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    76.091 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    76.695    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    76.819 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    77.321    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    77.445 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.887    78.333    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    78.457 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__19/O
                         net (fo=32, routed)          1.142    79.599    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en
    SLICE_X35Y76         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.501    92.055    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X35Y76         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
                         clock pessimism              0.703    92.758    
                         clock uncertainty           -0.075    92.684    
    SLICE_X35Y76         FDCE (Setup_fdce_C_CE)      -0.205    92.479    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         92.479    
                         arrival time                         -79.599    
  -------------------------------------------------------------------
                         slack                                 12.880    

Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        66.358ns  (logic 13.503ns (20.349%)  route 52.855ns (79.651%))
  Logic Levels:           64  (CARRY4=10 LUT2=4 LUT3=7 LUT4=6 LUT5=10 LUT6=27)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.268ns = ( 92.268 - 80.000 ) 
    Source Clock Delay      (SCD):    12.810ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.633    12.810    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X42Y54         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518    13.328 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/Q
                         net (fo=11, routed)          0.881    14.209    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[0]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.153    14.362 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_2/O
                         net (fo=103, routed)         1.023    15.385    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_2
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.331    15.716 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12/O
                         net (fo=2, routed)           0.517    16.233    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12_n_0
    SLICE_X34Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.357 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          0.837    17.194    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.318 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.714    19.032    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X45Y79         LUT2 (Prop_lut2_I1_O)        0.119    19.151 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3/O
                         net (fo=4, routed)           1.800    20.951    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I0_O)        0.332    21.283 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_1/O
                         net (fo=4, routed)           0.639    21.922    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___185
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.046 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11/O
                         net (fo=1, routed)           0.845    22.891    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.015 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.733    23.748    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124    23.872 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.488    24.360    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.484 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           0.295    24.779    swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.903 f  swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.443    25.346    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.470 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.835    27.306    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X12Y77         LUT4 (Prop_lut4_I2_O)        0.152    27.458 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.286    27.743    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.348    28.091 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.466    28.557    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124    28.681 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.352    29.034    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    29.158 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.836    29.994    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.150    30.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.703    32.847    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X59Y103        LUT6 (Prop_lut6_I1_O)        0.332    33.179 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    33.179    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.711 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.667    35.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.124    35.502 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.425    35.927    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.051 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           1.127    37.178    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    37.302 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.947    38.249    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X38Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.373 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.586    39.959    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.117    40.076 f  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.571    40.647    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.348    40.995 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.846    41.841    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.152    41.993 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.084    43.077    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X13Y84         LUT4 (Prop_lut4_I3_O)        0.326    43.403 r  swervolf/rvtop/veer/exu/dout[6]_i_8/O
                         net (fo=2, routed)           0.418    43.821    swervolf/rvtop/veer/exu/dout[6]_i_8_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124    43.945 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    45.342    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    45.466 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    47.234    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    47.386 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    47.822    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    48.148 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    48.915    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.422 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.422    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.536 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.536    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.650 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    49.650    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.764 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.764    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.878 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.878    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.212 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    51.470    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    51.773 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    51.773    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    52.343 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    52.889    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    53.202 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    54.018    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    54.134 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    56.294    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    56.622 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    57.010    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    57.134 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    57.576    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    57.700 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    58.548    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    58.668 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    59.713    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    60.040 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    60.485    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    60.609 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    61.415    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    61.539 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    62.378    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    62.495 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    64.066    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    64.397 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    64.830    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    64.954 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    66.437    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    66.590 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    66.911    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    67.238 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    67.844    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    67.968 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    68.689    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    68.813 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    69.608    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    69.732 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    70.750    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    70.874 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    71.471    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.124    71.595 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.316    71.912    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124    72.036 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          1.877    73.912    swervolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X33Y8          LUT5 (Prop_lut5_I1_O)        0.124    74.036 r  swervolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__38/O
                         net (fo=103, routed)         0.838    74.874    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[1]_5
    SLICE_X27Y4          LUT3 (Prop_lut3_I0_O)        0.124    74.998 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[1]_i_4__41/O
                         net (fo=1, routed)           0.000    74.998    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/S[1]
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.548 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    75.548    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    75.882 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[1]
                         net (fo=6, routed)           1.198    77.080    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[6][1]
    SLICE_X24Y3          LUT5 (Prop_lut5_I0_O)        0.333    77.413 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_7__1/O
                         net (fo=4, routed)           1.755    79.168    swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1_3[2]
    RAMB18_X1Y3          RAMB18E1                                     r  swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.714    92.268    swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/clk_core_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_0/CLKARDCLK
                         clock pessimism              0.631    92.899    
                         clock uncertainty           -0.075    92.825    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769    92.056    swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_0
  -------------------------------------------------------------------
                         required time                         92.056    
                         arrival time                         -79.168    
  -------------------------------------------------------------------
                         slack                                 12.887    

Slack (MET) :             12.888ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        66.358ns  (logic 13.503ns (20.349%)  route 52.855ns (79.651%))
  Logic Levels:           64  (CARRY4=10 LUT2=4 LUT3=7 LUT4=6 LUT5=10 LUT6=27)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.269ns = ( 92.269 - 80.000 ) 
    Source Clock Delay      (SCD):    12.810ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.633    12.810    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X42Y54         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518    13.328 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/Q
                         net (fo=11, routed)          0.881    14.209    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[0]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.153    14.362 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_2/O
                         net (fo=103, routed)         1.023    15.385    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_2
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.331    15.716 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12/O
                         net (fo=2, routed)           0.517    16.233    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12_n_0
    SLICE_X34Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.357 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          0.837    17.194    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.318 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.714    19.032    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X45Y79         LUT2 (Prop_lut2_I1_O)        0.119    19.151 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3/O
                         net (fo=4, routed)           1.800    20.951    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I0_O)        0.332    21.283 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_1/O
                         net (fo=4, routed)           0.639    21.922    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___185
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.046 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11/O
                         net (fo=1, routed)           0.845    22.891    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.015 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.733    23.748    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124    23.872 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.488    24.360    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.484 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           0.295    24.779    swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.903 f  swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.443    25.346    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.470 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.835    27.306    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X12Y77         LUT4 (Prop_lut4_I2_O)        0.152    27.458 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.286    27.743    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.348    28.091 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.466    28.557    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124    28.681 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.352    29.034    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    29.158 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.836    29.994    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.150    30.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.703    32.847    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X59Y103        LUT6 (Prop_lut6_I1_O)        0.332    33.179 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    33.179    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.711 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.667    35.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.124    35.502 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.425    35.927    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.051 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           1.127    37.178    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    37.302 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.947    38.249    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X38Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.373 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.586    39.959    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.117    40.076 f  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.571    40.647    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.348    40.995 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.846    41.841    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.152    41.993 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.084    43.077    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X13Y84         LUT4 (Prop_lut4_I3_O)        0.326    43.403 r  swervolf/rvtop/veer/exu/dout[6]_i_8/O
                         net (fo=2, routed)           0.418    43.821    swervolf/rvtop/veer/exu/dout[6]_i_8_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124    43.945 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    45.342    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    45.466 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    47.234    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    47.386 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    47.822    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    48.148 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    48.915    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.422 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.422    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.536 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.536    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.650 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    49.650    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.764 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.764    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.878 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.878    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.212 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    51.470    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    51.773 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    51.773    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    52.343 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    52.889    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    53.202 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    54.018    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    54.134 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    56.294    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    56.622 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    57.010    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    57.134 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    57.576    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    57.700 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    58.548    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    58.668 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    59.713    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    60.040 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    60.485    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    60.609 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    61.415    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    61.539 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    62.378    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    62.495 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    64.066    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    64.397 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    64.830    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    64.954 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    66.437    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    66.590 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    66.911    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    67.238 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    67.844    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    67.968 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    68.689    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    68.813 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    69.608    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    69.732 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    70.750    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    70.874 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    71.471    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.124    71.595 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.316    71.912    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124    72.036 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          1.877    73.912    swervolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X33Y8          LUT5 (Prop_lut5_I1_O)        0.124    74.036 r  swervolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__38/O
                         net (fo=103, routed)         0.838    74.874    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[1]_5
    SLICE_X27Y4          LUT3 (Prop_lut3_I0_O)        0.124    74.998 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[1]_i_4__41/O
                         net (fo=1, routed)           0.000    74.998    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/S[1]
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.548 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    75.548    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    75.882 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[1]
                         net (fo=6, routed)           1.198    77.080    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[6][1]
    SLICE_X24Y3          LUT5 (Prop_lut5_I0_O)        0.333    77.413 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_7__1/O
                         net (fo=4, routed)           1.755    79.168    swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_1_3[2]
    RAMB18_X1Y3          RAMB18E1                                     r  swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.715    92.269    swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/clk_core_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_0/CLKBWRCLK
                         clock pessimism              0.631    92.900    
                         clock uncertainty           -0.075    92.826    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.769    92.057    swervolf/rvtop/mem/iccm.iccm/mem_bank[3].iccm.iccm_bank/ram_core_reg_0
  -------------------------------------------------------------------
                         required time                         92.057    
                         arrival time                         -79.168    
  -------------------------------------------------------------------
                         slack                                 12.888    

Slack (MET) :             12.905ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        66.763ns  (logic 13.744ns (20.586%)  route 53.019ns (79.414%))
  Logic Levels:           66  (CARRY4=8 LUT2=4 LUT3=5 LUT4=8 LUT5=10 LUT6=31)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.054ns = ( 92.054 - 80.000 ) 
    Source Clock Delay      (SCD):    12.810ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.633    12.810    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X42Y54         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518    13.328 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/Q
                         net (fo=11, routed)          0.881    14.209    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[0]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.153    14.362 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_2/O
                         net (fo=103, routed)         1.023    15.385    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_2
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.331    15.716 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12/O
                         net (fo=2, routed)           0.517    16.233    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12_n_0
    SLICE_X34Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.357 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          0.837    17.194    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.318 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.714    19.032    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X45Y79         LUT2 (Prop_lut2_I1_O)        0.119    19.151 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3/O
                         net (fo=4, routed)           1.800    20.951    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I0_O)        0.332    21.283 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_1/O
                         net (fo=4, routed)           0.639    21.922    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___185
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.046 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11/O
                         net (fo=1, routed)           0.845    22.891    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.015 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.733    23.748    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124    23.872 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.488    24.360    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.484 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           0.295    24.779    swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.903 f  swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.443    25.346    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.470 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.835    27.306    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X12Y77         LUT4 (Prop_lut4_I2_O)        0.152    27.458 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.286    27.743    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.348    28.091 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.466    28.557    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124    28.681 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.352    29.034    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    29.158 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.836    29.994    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.150    30.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.703    32.847    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X59Y103        LUT6 (Prop_lut6_I1_O)        0.332    33.179 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    33.179    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.711 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.667    35.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.124    35.502 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.425    35.927    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.051 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           1.127    37.178    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    37.302 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.947    38.249    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X38Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.373 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.586    39.959    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.117    40.076 f  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.571    40.647    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.348    40.995 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.846    41.841    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.152    41.993 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.084    43.077    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X13Y84         LUT4 (Prop_lut4_I3_O)        0.326    43.403 r  swervolf/rvtop/veer/exu/dout[6]_i_8/O
                         net (fo=2, routed)           0.418    43.821    swervolf/rvtop/veer/exu/dout[6]_i_8_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124    43.945 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    45.342    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    45.466 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    47.234    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    47.386 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    47.822    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    48.148 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    48.915    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.422 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.422    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.536 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.536    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.650 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    49.650    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.764 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.764    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.878 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.878    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.212 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    51.470    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    51.773 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    51.773    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    52.343 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    52.889    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    53.202 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    54.018    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    54.134 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    56.294    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    56.622 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    57.010    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    57.134 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    57.576    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    57.700 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    58.548    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    58.668 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    59.713    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    60.040 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    60.485    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    60.609 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    61.415    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    61.539 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    62.378    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    62.495 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    64.066    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    64.397 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    64.830    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    64.954 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    66.437    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    66.590 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    66.911    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    67.238 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    67.844    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    67.968 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    68.689    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    68.813 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    69.608    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    69.732 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    70.750    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    70.874 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    71.471    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    71.587 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    72.215    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    72.537 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    73.457    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    73.809 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    74.419    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    74.759 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    75.158    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    75.486 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    75.967    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    76.091 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    76.695    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    76.819 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    77.321    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    77.445 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.887    78.333    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    78.457 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__19/O
                         net (fo=32, routed)          1.116    79.573    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en
    SLICE_X32Y75         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.500    92.054    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y75         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[18]/C
                         clock pessimism              0.703    92.757    
                         clock uncertainty           -0.075    92.683    
    SLICE_X32Y75         FDCE (Setup_fdce_C_CE)      -0.205    92.478    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         92.478    
                         arrival time                         -79.573    
  -------------------------------------------------------------------
                         slack                                 12.905    

Slack (MET) :             12.909ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        66.758ns  (logic 13.744ns (20.588%)  route 53.014ns (79.412%))
  Logic Levels:           66  (CARRY4=8 LUT2=4 LUT3=5 LUT4=8 LUT5=10 LUT6=31)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.053ns = ( 92.053 - 80.000 ) 
    Source Clock Delay      (SCD):    12.810ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.633    12.810    swervolf/rvtop/veer/ifu/aln/bundle1ff/clk_core_BUFG
    SLICE_X42Y54         FDCE                                         r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518    13.328 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[3]/Q
                         net (fo=11, routed)          0.881    14.209    swervolf/rvtop/veer/ifu/aln/bundle1ff/rdptr_0[0]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.153    14.362 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___199_i_2/O
                         net (fo=103, routed)         1.023    15.385    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[4]_2
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.331    15.716 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12/O
                         net (fo=2, routed)           0.517    16.233    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_12_n_0
    SLICE_X34Y53         LUT5 (Prop_lut5_I4_O)        0.124    16.357 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___162_i_4/O
                         net (fo=10, routed)          0.837    17.194    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_17
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    17.318 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___163_i_1/O
                         net (fo=85, routed)          1.714    19.032    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_2
    SLICE_X45Y79         LUT2 (Prop_lut2_I1_O)        0.119    19.151 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3/O
                         net (fo=4, routed)           1.800    20.951    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_3_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I0_O)        0.332    21.283 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___334_i_1/O
                         net (fo=4, routed)           0.639    21.922    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___185
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.046 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11/O
                         net (fo=1, routed)           0.845    22.891    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_11_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.015 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9/O
                         net (fo=3, routed)           0.733    23.748    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[36]_i_9_n_0
    SLICE_X35Y54         LUT2 (Prop_lut2_I0_O)        0.124    23.872 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3/O
                         net (fo=3, routed)           0.488    24.360    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[34]_i_3_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I4_O)        0.124    24.484 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/dout[33]_i_4/O
                         net (fo=1, routed)           0.295    24.779    swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout_reg[33]_1
    SLICE_X36Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.903 f  swervolf/rvtop/veer/ifu/aln/bundle2ff/genblock.dff/genblock.dffs/dout[33]_i_2__1/O
                         net (fo=1, routed)           0.443    25.346    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/ifu_i0_instr[15]
    SLICE_X36Y57         LUT6 (Prop_lut6_I3_O)        0.124    25.470 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[33]_i_1__11/O
                         net (fo=51, routed)          1.835    27.306    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_17
    SLICE_X12Y77         LUT4 (Prop_lut4_I2_O)        0.152    27.458 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37/O
                         net (fo=1, routed)           0.286    27.743    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_37_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I4_O)        0.348    28.091 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27/O
                         net (fo=1, routed)           0.466    28.557    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_27_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124    28.681 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14/O
                         net (fo=3, routed)           0.352    29.034    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_14_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    29.158 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1/O
                         net (fo=5, routed)           0.836    29.994    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___23_i_3__1_n_0
    SLICE_X13Y72         LUT3 (Prop_lut3_I1_O)        0.150    30.144 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[40]_i_1__2/O
                         net (fo=4, routed)           2.703    32.847    swervolf/rvtop/veer/ifu/aln/bundle1ff/dec_i0_predict_p_d[toffset][2]
    SLICE_X59Y103        LUT6 (Prop_lut6_I1_O)        0.332    33.179 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_43/O
                         net (fo=1, routed)           0.000    33.179    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_0[0]
    SLICE_X59Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.711 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_29/CO[3]
                         net (fo=1, routed)           1.667    35.378    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dec/decode/i0_br_toffset_error1266_in
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.124    35.502 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15/O
                         net (fo=1, routed)           0.425    35.927    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_15_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.051 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___3_i_7/O
                         net (fo=5, routed)           1.127    37.178    swervolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[0]_51
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.124    37.302 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___3_i_1__0/O
                         net (fo=96, routed)          0.947    38.249    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_93
    SLICE_X38Y80         LUT6 (Prop_lut6_I0_O)        0.124    38.373 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___216_i_2/O
                         net (fo=103, routed)         1.586    39.959    swervolf/rvtop/veer/dec/dec_i0_rs1_en_d
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.117    40.076 f  swervolf/rvtop/veer/dec/i___217/O
                         net (fo=71, routed)          0.571    40.647    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0_1
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.348    40.995 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28/O
                         net (fo=1, routed)           0.846    41.841    swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_28_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I0_O)        0.152    41.993 r  swervolf/rvtop/veer/dec/decode/i0_r_c_ff/genblock.dffs/dout[31]_i_9__0/O
                         net (fo=36, routed)          1.084    43.077    swervolf/rvtop/veer/exu/dec_i0_rs1_bypass_en_d[3]
    SLICE_X13Y84         LUT4 (Prop_lut4_I3_O)        0.326    43.403 r  swervolf/rvtop/veer/exu/dout[6]_i_8/O
                         net (fo=2, routed)           0.418    43.821    swervolf/rvtop/veer/exu/dout[6]_i_8_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.124    43.945 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    45.342    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    45.466 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    47.234    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    47.386 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    47.822    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    48.148 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    48.915    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    49.422 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.422    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.536 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.536    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.650 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    49.650    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.764 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.764    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.878 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.878    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.212 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    51.470    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    51.773 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    51.773    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    52.343 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    52.889    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    53.202 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    54.018    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    54.134 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    56.294    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    56.622 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    57.010    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    57.134 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    57.576    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    57.700 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    58.548    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    58.668 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    59.713    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    60.040 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    60.485    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    60.609 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    61.415    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    61.539 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    62.378    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    62.495 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    64.066    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    64.397 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    64.830    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    64.954 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    66.437    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    66.590 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    66.911    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    67.238 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    67.844    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    67.968 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    68.689    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    68.813 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    69.608    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    69.732 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    70.750    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    70.874 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    71.471    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    71.587 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    72.215    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    72.537 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    73.457    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    73.809 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    74.419    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    74.759 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    75.158    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    75.486 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    75.967    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    76.091 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    76.695    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    76.819 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    77.321    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    77.445 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.887    78.333    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    78.457 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__19/O
                         net (fo=32, routed)          1.111    79.568    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en
    SLICE_X35Y75         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.499    92.053    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X35Y75         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[22]/C
                         clock pessimism              0.703    92.756    
                         clock uncertainty           -0.075    92.682    
    SLICE_X35Y75         FDCE (Setup_fdce_C_CE)      -0.205    92.477    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         92.477    
                         arrival time                         -79.568    
  -------------------------------------------------------------------
                         slack                                 12.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/ifu/mem_ctl/icache_parity_1.ifu_debug_data_ff/genblock.genblock.dff/genblock.dffs/dout_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/dec/tlu/dicad0h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.038%)  route 0.256ns (57.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.161ns
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.557     3.991    swervolf/rvtop/veer/ifu/mem_ctl/icache_parity_1.ifu_debug_data_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X57Y67         FDCE                                         r  swervolf/rvtop/veer/ifu/mem_ctl/icache_parity_1.ifu_debug_data_ff/genblock.genblock.dff/genblock.dffs/dout_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDCE (Prop_fdce_C_Q)         0.141     4.132 r  swervolf/rvtop/veer/ifu/mem_ctl/icache_parity_1.ifu_debug_data_ff/genblock.genblock.dff/genblock.dffs/dout_reg[36]/Q
                         net (fo=1, routed)           0.256     4.388    swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/ifu_ic_debug_rd_data[36]
    SLICE_X50Y65         LUT3 (Prop_lut3_I2_O)        0.045     4.433 r  swervolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout[4]_i_1__37/O
                         net (fo=1, routed)           0.000     4.433    swervolf/rvtop/veer/dec/tlu/dicad0h_ff/genblock.genblock.dff/genblock.dffs/dicad0h_ns[4]
    SLICE_X50Y65         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/dicad0h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.827     5.161    swervolf/rvtop/veer/dec/tlu/dicad0h_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X50Y65         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/dicad0h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[4]/C
                         clock pessimism             -0.905     4.256    
    SLICE_X50Y65         FDCE (Hold_fdce_C_D)         0.121     4.377    swervolf/rvtop/veer/dec/tlu/dicad0h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.433    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dec/tlu/syncro_ff/sync_ff1/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/dec/tlu/syncro_ff/sync_ff2/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.647%)  route 0.221ns (63.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.561     3.995    swervolf/rvtop/veer/dec/tlu/syncro_ff/sync_ff1/clk_core_BUFG
    SLICE_X53Y57         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/syncro_ff/sync_ff1/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDCE (Prop_fdce_C_Q)         0.128     4.123 r  swervolf/rvtop/veer/dec/tlu/syncro_ff/sync_ff1/dout_reg[5]/Q
                         net (fo=1, routed)           0.221     4.344    swervolf/rvtop/veer/dec/tlu/syncro_ff/sync_ff2/D[0]
    SLICE_X49Y59         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/syncro_ff/sync_ff2/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.834     5.168    swervolf/rvtop/veer/dec/tlu/syncro_ff/sync_ff2/clk_core_BUFG
    SLICE_X49Y59         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/syncro_ff/sync_ff2/dout_reg[5]/C
                         clock pessimism             -0.905     4.263    
    SLICE_X49Y59         FDCE (Hold_fdce_C_D)         0.021     4.284    swervolf/rvtop/veer/dec/tlu/syncro_ff/sync_ff2/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.284    
                         arrival time                           4.344    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 swervolf/axi2wb/wb_rdt_low_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/axi2wb/o_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.375%)  route 0.201ns (57.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.626     4.060    swervolf/axi2wb/clk_core_BUFG
    SLICE_X54Y39         FDRE                                         r  swervolf/axi2wb/wb_rdt_low_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.148     4.208 r  swervolf/axi2wb/wb_rdt_low_reg[8]/Q
                         net (fo=1, routed)           0.201     4.410    swervolf/axi2wb/wb_rdt_low_reg_n_0_[8]
    SLICE_X51Y40         FDRE                                         r  swervolf/axi2wb/o_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.902     5.236    swervolf/axi2wb/clk_core_BUFG
    SLICE_X51Y40         FDRE                                         r  swervolf/axi2wb/o_rdata_reg[8]/C
                         clock pessimism             -0.908     4.327    
    SLICE_X51Y40         FDRE (Hold_fdre_C_D)         0.017     4.344    swervolf/axi2wb/o_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.410    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/exu/i_predictpacket_x_ff/genblock.dff/genblock.dffs/dout_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/exu/i_r_ff0/genblock.dff/genblock.dffs/dout_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.675%)  route 0.266ns (65.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.564     3.998    swervolf/rvtop/veer/exu/i_predictpacket_x_ff/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X59Y96         FDCE                                         r  swervolf/rvtop/veer/exu/i_predictpacket_x_ff/genblock.dff/genblock.dffs/dout_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDCE (Prop_fdce_C_Q)         0.141     4.139 r  swervolf/rvtop/veer/exu/i_predictpacket_x_ff/genblock.dff/genblock.dffs/dout_reg[37]/Q
                         net (fo=2, routed)           0.266     4.404    swervolf/rvtop/veer/exu/i_r_ff0/genblock.dff/genblock.dffs/i0_predict_p_x[valid]
    SLICE_X59Y101        FDCE                                         r  swervolf/rvtop/veer/exu/i_r_ff0/genblock.dff/genblock.dffs/dout_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.833     5.168    swervolf/rvtop/veer/exu/i_r_ff0/genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X59Y101        FDCE                                         r  swervolf/rvtop/veer/exu/i_r_ff0/genblock.dff/genblock.dffs/dout_reg[37]/C
                         clock pessimism             -0.900     4.268    
    SLICE_X59Y101        FDCE (Hold_fdce_C_D)         0.070     4.338    swervolf/rvtop/veer/exu/i_r_ff0/genblock.dff/genblock.dffs/dout_reg[37]
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           4.404    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.244%)  route 0.325ns (69.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.248ns
    Source Clock Delay      (SCD):    4.007ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.573     4.007    swervolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/clk_core_BUFG
    SLICE_X15Y53         FDCE                                         r  swervolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDCE (Prop_fdce_C_Q)         0.141     4.148 r  swervolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[4]/Q
                         net (fo=4, routed)           0.325     4.473    swervolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/Q[1]
    SLICE_X12Y44         FDCE                                         r  swervolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.914     5.248    swervolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/clk_core_BUFG
    SLICE_X12Y44         FDCE                                         r  swervolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[4]/C
                         clock pessimism             -0.905     4.343    
    SLICE_X12Y44         FDCE (Hold_fdce_C_D)         0.063     4.406    swervolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.406    
                         arrival time                           4.473    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 swervolf/syscon/sw_irq4_pol_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/pic_ctrl_inst/IO_CLK_GRP[1].GW[0].gw_inst/sync_inst/sync_ff1/dffs/genblock.dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.209ns (42.506%)  route 0.283ns (57.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.565     3.999    swervolf/syscon/clk_core_BUFG
    SLICE_X58Y50         FDRE                                         r  swervolf/syscon/sw_irq4_pol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.164     4.163 r  swervolf/syscon/sw_irq4_pol_reg/Q
                         net (fo=2, routed)           0.283     4.446    swervolf/syscon/p_5_in[5]
    SLICE_X53Y45         LUT2 (Prop_lut2_I1_O)        0.045     4.491 r  swervolf/syscon/dout[0]_i_2__210/O
                         net (fo=1, routed)           0.000     4.491    swervolf/rvtop/veer/pic_ctrl_inst/IO_CLK_GRP[1].GW[0].gw_inst/sync_inst/sync_ff1/dffs/genblock.dffs/sw_irq4
    SLICE_X53Y45         FDCE                                         r  swervolf/rvtop/veer/pic_ctrl_inst/IO_CLK_GRP[1].GW[0].gw_inst/sync_inst/sync_ff1/dffs/genblock.dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.902     5.236    swervolf/rvtop/veer/pic_ctrl_inst/IO_CLK_GRP[1].GW[0].gw_inst/sync_inst/sync_ff1/dffs/genblock.dffs/clk_core_BUFG
    SLICE_X53Y45         FDCE                                         r  swervolf/rvtop/veer/pic_ctrl_inst/IO_CLK_GRP[1].GW[0].gw_inst/sync_inst/sync_ff1/dffs/genblock.dffs/dout_reg[0]/C
                         clock pessimism             -0.905     4.331    
    SLICE_X53Y45         FDCE (Hold_fdce_C_D)         0.091     4.422    swervolf/rvtop/veer/pic_ctrl_inst/IO_CLK_GRP[1].GW[0].gw_inst/sync_inst/sync_ff1/dffs/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.422    
                         arrival time                           4.491    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 swervolf/axi2wb/wb_rdt_low_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/axi2wb/o_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.399%)  route 0.201ns (57.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.626     4.060    swervolf/axi2wb/clk_core_BUFG
    SLICE_X54Y39         FDSE                                         r  swervolf/axi2wb/wb_rdt_low_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDSE (Prop_fdse_C_Q)         0.148     4.208 r  swervolf/axi2wb/wb_rdt_low_reg[2]/Q
                         net (fo=1, routed)           0.201     4.409    swervolf/axi2wb/wb_rdt_low_reg_n_0_[2]
    SLICE_X51Y38         FDRE                                         r  swervolf/axi2wb/o_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.901     5.235    swervolf/axi2wb/clk_core_BUFG
    SLICE_X51Y38         FDRE                                         r  swervolf/axi2wb/o_rdata_reg[2]/C
                         clock pessimism             -0.908     4.326    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.013     4.339    swervolf/axi2wb/o_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.339    
                         arrival time                           4.409    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.510%)  route 0.268ns (65.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.234ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.626     4.060    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X53Y10         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDCE (Prop_fdce_C_Q)         0.141     4.201 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr][3]/Q
                         net (fo=2, routed)           0.268     4.469    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[addr_n_0_][3]
    SLICE_X48Y13         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.900     5.234    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X48Y13         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][3]/C
                         clock pessimism             -0.908     4.325    
    SLICE_X48Y13         FDCE (Hold_fdce_C_D)         0.066     4.391    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                         -4.391    
                         arrival time                           4.469    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.262%)  route 0.225ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.240ns
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    1.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.631     4.065    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X43Y9          FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.128     4.193 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[1]/Q
                         net (fo=17, routed)          0.225     4.418    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD1
    SLICE_X42Y9          RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.906     5.240    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y9          RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -1.161     4.078    
    SLICE_X42Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     4.333    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.418    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.262%)  route 0.225ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.240ns
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    1.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.631     4.065    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X43Y9          FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.128     4.193 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[1]/Q
                         net (fo=17, routed)          0.225     4.418    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD1
    SLICE_X42Y9          RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.906     5.240    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y9          RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -1.161     4.078    
    SLICE_X42Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     4.333    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.418    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y8     swervolf/bootrom/ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         80.000      77.056     RAMB36_X1Y8     swervolf/bootrom/ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB36_X0Y3     swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB18_X0Y14    swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm.dccm_bank/ram_core_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB36_X0Y4     swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB18_X0Y4     swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm.dccm_bank/ram_core_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB36_X0Y6     swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB18_X0Y15    swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm.dccm_bank/ram_core_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB36_X0Y5     swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB18_X0Y5     swervolf/rvtop/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm.dccm_bank/ram_core_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       80.000      80.000     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y60    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y60    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y43    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y60    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X56Y60    swervolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.ic_bank_sb_way_data/ram_core_reg_0_255_100_100/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3   ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.147ns  (required time - arrival time)
  Source:                 tap/dmi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.456ns (26.634%)  route 1.256ns (73.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 103.137 - 100.000 ) 
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.707     3.503    tap/dmi_tck
    SLICE_X5Y111         FDRE                                         r  tap/dmi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.456     3.959 r  tap/dmi_reg[13]/Q
                         net (fo=1, routed)           1.256     5.215    tap/dmi[13]
    SLICE_X7Y111         FDRE                                         r  tap/dmi_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.587   103.137    tap/dmi_tck
    SLICE_X7Y111         FDRE                                         r  tap/dmi_reg[12]/C
                         clock pessimism              0.341   103.478    
                         clock uncertainty           -0.035   103.443    
    SLICE_X7Y111         FDRE (Setup_fdre_C_D)       -0.081   103.362    tap/dmi_reg[12]
  -------------------------------------------------------------------
                         required time                        103.362    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                 98.147    

Slack (MET) :             98.614ns  (required time - arrival time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.518ns (39.164%)  route 0.805ns (60.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 103.137 - 100.000 ) 
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.707     3.503    tap/dmi_tck
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518     4.021 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.805     4.826    tap/dmi[2]
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.587   103.137    tap/dmi_tck
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism              0.366   103.503    
                         clock uncertainty           -0.035   103.468    
    SLICE_X6Y111         FDRE (Setup_fdre_C_D)       -0.028   103.440    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                        103.440    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                 98.614    

Slack (MET) :             98.663ns  (required time - arrival time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.419ns (39.300%)  route 0.647ns (60.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 103.137 - 100.000 ) 
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.707     3.503    tap/dmi_tck
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.419     3.922 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           0.647     4.569    tap/dmi[8]
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.587   103.137    tap/dmi_tck
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism              0.366   103.503    
                         clock uncertainty           -0.035   103.468    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)       -0.235   103.233    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                        103.233    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                 98.663    

Slack (MET) :             98.694ns  (required time - arrival time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.467%)  route 0.616ns (59.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 103.138 - 100.000 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.708     3.504    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.419     3.923 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.616     4.540    tap/dmi[31]
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.588   103.138    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism              0.366   103.504    
                         clock uncertainty           -0.035   103.469    
    SLICE_X7Y110         FDRE (Setup_fdre_C_D)       -0.235   103.234    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                        103.234    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                 98.694    

Slack (MET) :             98.741ns  (required time - arrival time)
  Source:                 tap/dmi_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.419ns (42.294%)  route 0.572ns (57.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 103.138 - 100.000 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.708     3.504    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.419     3.923 r  tap/dmi_reg[29]/Q
                         net (fo=1, routed)           0.572     4.495    tap/dmi[29]
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.588   103.138    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[28]/C
                         clock pessimism              0.366   103.504    
                         clock uncertainty           -0.035   103.469    
    SLICE_X7Y110         FDRE (Setup_fdre_C_D)       -0.233   103.236    tap/dmi_reg[28]
  -------------------------------------------------------------------
                         required time                        103.236    
                         arrival time                          -4.495    
  -------------------------------------------------------------------
                         slack                                 98.741    

Slack (MET) :             98.785ns  (required time - arrival time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.456ns (41.505%)  route 0.643ns (58.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 103.138 - 100.000 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.708     3.504    tap/dmi_tck
    SLICE_X4Y110         FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDSE (Prop_fdse_C_Q)         0.456     3.960 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           0.643     4.603    tap/dmi[6]
    SLICE_X4Y110         FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.588   103.138    tap/dmi_tck
    SLICE_X4Y110         FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism              0.366   103.504    
                         clock uncertainty           -0.035   103.469    
    SLICE_X4Y110         FDSE (Setup_fdse_C_D)       -0.081   103.388    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                        103.388    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                 98.785    

Slack (MET) :             98.804ns  (required time - arrival time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.518ns (45.840%)  route 0.612ns (54.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 103.137 - 100.000 ) 
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.707     3.503    tap/dmi_tck
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.518     4.021 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.612     4.633    tap/dmi[17]
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.587   103.137    tap/dmi_tck
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism              0.366   103.503    
                         clock uncertainty           -0.035   103.468    
    SLICE_X6Y111         FDRE (Setup_fdre_C_D)       -0.031   103.437    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                        103.437    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                 98.804    

Slack (MET) :             98.805ns  (required time - arrival time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.812%)  route 0.609ns (57.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 103.137 - 100.000 ) 
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.707     3.503    tap/dmi_tck
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     3.959 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.609     4.568    tap/dmi[21]
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.587   103.137    tap/dmi_tck
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism              0.366   103.503    
                         clock uncertainty           -0.035   103.468    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)       -0.095   103.373    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                        103.373    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                 98.805    

Slack (MET) :             98.805ns  (required time - arrival time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.395%)  route 0.620ns (57.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 103.137 - 100.000 ) 
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.707     3.503    tap/dmi_tck
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     3.959 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.620     4.579    tap/dmi[20]
    SLICE_X5Y111         FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.587   103.137    tap/dmi_tck
    SLICE_X5Y111         FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism              0.344   103.481    
                         clock uncertainty           -0.035   103.446    
    SLICE_X5Y111         FDRE (Setup_fdre_C_D)       -0.062   103.384    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                        103.384    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                 98.805    

Slack (MET) :             98.806ns  (required time - arrival time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.419ns (45.527%)  route 0.501ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 103.137 - 100.000 ) 
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.707     3.503    tap/dmi_tck
    SLICE_X5Y111         FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.419     3.922 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           0.501     4.424    tap/dmi[9]
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.587   103.137    tap/dmi_tck
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism              0.344   103.481    
                         clock uncertainty           -0.035   103.446    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)       -0.216   103.230    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                        103.230    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                 98.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.564%)  route 0.104ns (42.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.597     1.281    tap/dmi_tck
    SLICE_X7Y111         FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     1.422 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.104     1.526    tap/dmi[24]
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism             -0.364     1.297    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.072     1.369    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.597     1.281    tap/dmi_tck
    SLICE_X4Y110         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDSE (Prop_fdse_C_Q)         0.141     1.422 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.121     1.543    tap/dmi[4]
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism             -0.364     1.297    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.075     1.372    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.597     1.281    tap/dmi_tck
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.164     1.445 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.099     1.544    tap/dmi[16]
    SLICE_X5Y111         FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X5Y111         FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism             -0.364     1.297    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.072     1.369    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.597     1.281    tap/dmi_tck
    SLICE_X5Y111         FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     1.422 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.105     1.527    tap/dmi[15]
    SLICE_X5Y111         FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X5Y111         FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism             -0.380     1.281    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.047     1.328    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.597     1.281    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141     1.422 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.105     1.527    tap/dmi[28]
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism             -0.380     1.281    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.047     1.328    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.597     1.281    tap/dmi_tck
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.128     1.409 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.106     1.515    tap/dmi[3]
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism             -0.364     1.297    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.009     1.306    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.597     1.281    tap/dmi_tck
    SLICE_X5Y111         FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.128     1.409 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.105     1.514    tap/dmi[18]
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism             -0.364     1.297    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)        -0.002     1.295    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.597     1.281    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141     1.422 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           0.164     1.586    tap/dmi[25]
    SLICE_X7Y111         FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X7Y111         FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism             -0.364     1.297    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.070     1.367    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.613%)  route 0.149ns (51.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.597     1.281    tap/dmi_tck
    SLICE_X7Y111         FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     1.422 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.149     1.571    tap/dmi[11]
    SLICE_X5Y111         FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X5Y111         FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism             -0.364     1.297    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.046     1.343    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.638%)  route 0.152ns (54.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.597     1.281    tap/dmi_tck
    SLICE_X4Y111         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.128     1.409 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.152     1.561    tap/dmi[7]
    SLICE_X4Y110         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X4Y110         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism             -0.364     1.297    
    SLICE_X4Y110         FDSE (Hold_fdse_C_D)         0.017     1.314    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X6Y110   tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y111   tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y111   tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X7Y111   tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y111   tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y111   tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X5Y111   tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X6Y111   tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X6Y111   tap/dmi_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X6Y110   tap/dmi_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X6Y110   tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y111   tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y111   tap/dmi_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y111   tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y111   tap/dmi_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y111   tap/dmi_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y111   tap/dmi_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y111   tap/dmi_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y111   tap/dmi_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X6Y110   tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X6Y110   tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y111   tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y111   tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y111   tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y111   tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y111   tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X7Y111   tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y111   tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X5Y111   tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.565ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.671ns (26.651%)  route 1.847ns (73.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 103.209 - 100.000 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.796     3.584    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.518     4.102 r  tap/dtmcs_reg[32]/Q
                         net (fo=2, routed)           1.847     5.949    tap/dtmcs[32]
    SLICE_X46Y32         LUT3 (Prop_lut3_I2_O)        0.153     6.102 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     6.102    tap/dtmcs[31]_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.667   103.209    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.375   103.584    
                         clock uncertainty           -0.035   103.549    
    SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.118   103.667    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                        103.667    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                 97.565    

Slack (MET) :             97.801ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.779ns (34.700%)  route 1.466ns (65.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 103.209 - 100.000 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.796     3.584    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.478     4.062 r  tap/dtmcs_reg[29]/Q
                         net (fo=2, routed)           1.466     5.528    tap/dtmcs[29]
    SLICE_X46Y32         LUT3 (Prop_lut3_I2_O)        0.301     5.829 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     5.829    tap/dtmcs[28]_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.667   103.209    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.375   103.584    
                         clock uncertainty           -0.035   103.549    
    SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.081   103.630    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                        103.630    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                 97.801    

Slack (MET) :             98.153ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.612ns (32.480%)  route 1.272ns (67.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 103.209 - 100.000 ) 
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.800     3.588    tap/dtmcs_tck
    SLICE_X35Y31         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456     4.044 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.272     5.317    tap/dtmcs[34]
    SLICE_X46Y32         LUT3 (Prop_lut3_I2_O)        0.156     5.473 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.473    tap/dtmcs[33]_i_2_n_0
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.667   103.209    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.334   103.543    
                         clock uncertainty           -0.035   103.508    
    SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.118   103.626    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.626    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                 98.153    

Slack (MET) :             98.213ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.670ns (37.487%)  route 1.117ns (62.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 103.211 - 100.000 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.796     3.584    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.518     4.102 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           1.117     5.220    tap/dtmcs[26]
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.152     5.372 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     5.372    tap/dtmcs[25]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.669   103.211    tap/dtmcs_tck
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.334   103.545    
                         clock uncertainty           -0.035   103.510    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.075   103.585    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.585    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 98.213    

Slack (MET) :             98.240ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.773ns (42.908%)  route 1.029ns (57.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 103.209 - 100.000 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.796     3.584    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.478     4.062 r  tap/dtmcs_reg[27]/Q
                         net (fo=2, routed)           1.029     5.091    tap/dtmcs[27]
    SLICE_X46Y32         LUT3 (Prop_lut3_I2_O)        0.295     5.386 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     5.386    tap/dtmcs[26]_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.667   103.209    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.375   103.584    
                         clock uncertainty           -0.035   103.549    
    SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.077   103.626    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                        103.626    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                 98.240    

Slack (MET) :             98.244ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.606ns (34.394%)  route 1.156ns (65.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 103.211 - 100.000 ) 
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.791     3.579    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.456     4.035 r  tap/dtmcs_reg[12]/Q
                         net (fo=2, routed)           1.156     5.191    tap/dtmcs[12]
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.150     5.341 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     5.341    tap/dtmcs[11]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.669   103.211    tap/dtmcs_tck
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.334   103.545    
                         clock uncertainty           -0.035   103.510    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.075   103.585    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                        103.585    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                 98.244    

Slack (MET) :             98.292ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.608ns (35.730%)  route 1.094ns (64.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 103.206 - 100.000 ) 
    Source Clock Delay      (SCD):    3.586ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.798     3.586    tap/dtmcs_tck
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     4.042 r  tap/dtmcs_reg[24]/Q
                         net (fo=2, routed)           1.094     5.136    tap/dtmcs[24]
    SLICE_X49Y30         LUT3 (Prop_lut3_I2_O)        0.152     5.288 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000     5.288    tap/dtmcs[23]_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.664   103.206    tap/dtmcs_tck
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.334   103.540    
                         clock uncertainty           -0.035   103.505    
    SLICE_X49Y30         FDRE (Setup_fdre_C_D)        0.075   103.580    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                        103.580    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                 98.292    

Slack (MET) :             98.317ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.419ns (30.355%)  route 0.961ns (69.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 103.209 - 100.000 ) 
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.793     3.581    tap/dtmcs_tck
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.419     4.000 r  tap/dtmcs_reg[21]/Q
                         net (fo=2, routed)           0.961     4.962    tap/dtmcs[21]
    SLICE_X49Y32         FDRE                                         r  tap/dtmcs_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.667   103.209    tap/dtmcs_tck
    SLICE_X49Y32         FDRE                                         r  tap/dtmcs_r_reg[21]/C
                         clock pessimism              0.351   103.560    
                         clock uncertainty           -0.035   103.525    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)       -0.246   103.279    tap/dtmcs_r_reg[21]
  -------------------------------------------------------------------
                         required time                        103.279    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                 98.317    

Slack (MET) :             98.390ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.776ns (46.931%)  route 0.877ns (53.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 103.209 - 100.000 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.796     3.584    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.478     4.062 r  tap/dtmcs_reg[33]/Q
                         net (fo=2, routed)           0.877     4.940    tap/dtmcs[33]
    SLICE_X46Y32         LUT3 (Prop_lut3_I2_O)        0.298     5.238 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     5.238    tap/dtmcs[32]_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.667   103.209    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.375   103.584    
                         clock uncertainty           -0.035   103.549    
    SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.079   103.628    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                        103.628    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                 98.390    

Slack (MET) :             98.399ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.718ns (44.946%)  route 0.879ns (55.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.791     3.579    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.419     3.998 r  tap/dtmcs_reg[19]/Q
                         net (fo=2, routed)           0.879     4.878    tap/dtmcs[19]
    SLICE_X49Y28         LUT3 (Prop_lut3_I2_O)        0.299     5.177 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000     5.177    tap/dtmcs[18]_i_1_n_0
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.374   103.579    
                         clock uncertainty           -0.035   103.544    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.032   103.576    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                        103.576    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 98.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.303    tap/dtmcs_tck
    SLICE_X35Y31         FDRE                                         r  tap/dtmcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.444 r  tap/dtmcs_reg[0]/Q
                         net (fo=2, routed)           0.101     1.546    tap/dtmcs_reg_n_0_[0]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.591 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.591    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.900     1.684    tap/dtmcs_tck
    SLICE_X34Y31         FDRE                                         r  tap/dtmcs_r_reg[0]/C
                         clock pessimism             -0.367     1.316    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.120     1.436    tap/dtmcs_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.620     1.295    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141     1.436 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           0.121     1.557    tap/dtmcs[18]
    SLICE_X49Y29         FDRE                                         r  tap/dtmcs_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.894     1.678    tap/dtmcs_tck
    SLICE_X49Y29         FDRE                                         r  tap/dtmcs_r_reg[18]/C
                         clock pessimism             -0.367     1.310    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.071     1.381    tap/dtmcs_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.826%)  route 0.130ns (44.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.624     1.299    tap/dtmcs_tck
    SLICE_X38Y30         FDRE                                         r  tap/dtmcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.463 r  tap/dtmcs_reg[2]/Q
                         net (fo=2, routed)           0.130     1.593    tap/dtmcs[2]
    SLICE_X37Y30         FDRE                                         r  tap/dtmcs_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.899     1.683    tap/dtmcs_tck
    SLICE_X37Y30         FDRE                                         r  tap/dtmcs_r_reg[2]/C
                         clock pessimism             -0.346     1.336    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.070     1.406    tap/dtmcs_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.604%)  route 0.116ns (41.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.624     1.299    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.164     1.463 r  tap/dtmcs_reg[30]/Q
                         net (fo=2, routed)           0.116     1.579    tap/dtmcs[30]
    SLICE_X48Y32         FDRE                                         r  tap/dtmcs_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.897     1.681    tap/dtmcs_tck
    SLICE_X48Y32         FDRE                                         r  tap/dtmcs_r_reg[30]/C
                         clock pessimism             -0.367     1.313    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.072     1.385    tap/dtmcs_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.291%)  route 0.151ns (44.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.303    tap/dtmcs_tck
    SLICE_X35Y31         FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.444 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           0.151     1.595    tap/dtmcs[1]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.046     1.641 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.641    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.900     1.684    tap/dtmcs_tck
    SLICE_X34Y31         FDRE                                         r  tap/dtmcs_r_reg[1]/C
                         clock pessimism             -0.367     1.316    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.131     1.447    tap/dtmcs_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.104%)  route 0.128ns (43.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.624     1.299    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.164     1.463 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.128     1.592    tap/dtmcs[26]
    SLICE_X42Y32         FDRE                                         r  tap/dtmcs_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.899     1.683    tap/dtmcs_tck
    SLICE_X42Y32         FDRE                                         r  tap/dtmcs_r_reg[26]/C
                         clock pessimism             -0.346     1.336    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.059     1.395    tap/dtmcs_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.068%)  route 0.115ns (44.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.303    tap/dtmcs_tck
    SLICE_X35Y31         FDRE                                         r  tap/dtmcs_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.444 r  tap/dtmcs_reg[35]/Q
                         net (fo=2, routed)           0.115     1.559    tap/dtmcs[35]
    SLICE_X35Y31         FDRE                                         r  tap/dtmcs_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.900     1.684    tap/dtmcs_tck
    SLICE_X35Y31         FDRE                                         r  tap/dtmcs_reg[34]/C
                         clock pessimism             -0.380     1.303    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.047     1.350    tap/dtmcs_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.683%)  route 0.182ns (56.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.629     1.304    tap/dtmcs_tck
    SLICE_X32Y31         FDRE                                         r  tap/dtmcs_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     1.445 r  tap/dtmcs_reg[40]/Q
                         net (fo=2, routed)           0.182     1.627    tap/dtmcs[40]
    SLICE_X35Y31         FDRE                                         r  tap/dtmcs_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.900     1.684    tap/dtmcs_tck
    SLICE_X35Y31         FDRE                                         r  tap/dtmcs_reg[39]/C
                         clock pessimism             -0.346     1.337    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.078     1.415    tap/dtmcs_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.529%)  route 0.125ns (49.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.303    tap/dtmcs_tck
    SLICE_X35Y31         FDRE                                         r  tap/dtmcs_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.128     1.431 r  tap/dtmcs_reg[38]/Q
                         net (fo=2, routed)           0.125     1.557    tap/dtmcs[38]
    SLICE_X35Y30         FDRE                                         r  tap/dtmcs_r_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.899     1.683    tap/dtmcs_tck
    SLICE_X35Y30         FDRE                                         r  tap/dtmcs_r_reg[38]/C
                         clock pessimism             -0.366     1.316    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.017     1.333    tap/dtmcs_r_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.882%)  route 0.134ns (51.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.622     1.297    tap/dtmcs_tck
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.128     1.425 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           0.134     1.559    tap/dtmcs[5]
    SLICE_X49Y32         FDRE                                         r  tap/dtmcs_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.897     1.681    tap/dtmcs_tck
    SLICE_X49Y32         FDRE                                         r  tap/dtmcs_r_reg[5]/C
                         clock pessimism             -0.367     1.313    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.022     1.335    tap/dtmcs_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X34Y31   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X42Y30   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X41Y33   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X41Y28   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y29   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y29   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y29   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y29   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y29   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X34Y31   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X34Y31   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X42Y30   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X42Y30   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y33   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y33   tap/dtmcs_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y28   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y28   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y29   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y29   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X34Y31   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X34Y31   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X42Y30   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X42Y30   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y33   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y33   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y28   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y28   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y29   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y29   tap/dtmcs_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.890ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 100.899 - 100.000 ) 
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.049     1.049    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     1.505 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.524     2.029    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.153 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.153    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.899   100.899    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.150   101.049    
                         clock uncertainty           -0.035   101.014    
    SLICE_X28Y80         FDRE (Setup_fdre_C_D)        0.029   101.043    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.043    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 98.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.476ns
    Source Clock Delay      (SCD):    0.412ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.412     0.412    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.553 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.187     0.740    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.785 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.785    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.476     0.476    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.064     0.412    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.091     0.503    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        2.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.518ns (15.614%)  route 2.800ns (84.386%))
  Logic Levels:           0  
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.878ns = ( 18.878 - 10.000 ) 
    Source Clock Delay      (SCD):    12.964ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.787    12.964    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X70Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27         FDCE (Prop_fdce_C_Q)         0.518    13.482 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/Q
                         net (fo=75, routed)          2.800    16.282    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X51Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.659    18.878    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X51Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    19.290    
                         clock uncertainty           -0.185    19.105    
    SLICE_X51Y27         FDCE (Setup_fdce_C_D)       -0.093    19.012    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         19.012    
                         arrival time                         -16.282    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.718ns (39.441%)  route 1.102ns (60.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.894ns = ( 18.894 - 10.000 ) 
    Source Clock Delay      (SCD):    12.983ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.806    12.983    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X35Y13         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.419    13.402 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][46]/Q
                         net (fo=1, routed)           1.102    14.505    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[14]
    SLICE_X40Y13         LUT4 (Prop_lut4_I1_O)        0.299    14.804 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[46]_i_1/O
                         net (fo=1, routed)           0.000    14.804    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[14]
    SLICE_X40Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.675    18.894    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X40Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism              0.412    19.306    
                         clock uncertainty           -0.185    19.121    
    SLICE_X40Y13         FDCE (Setup_fdce_C_D)        0.031    19.152    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         19.152    
                         arrival time                         -14.804    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][52]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.773ns (43.398%)  route 1.008ns (56.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.893ns = ( 18.893 - 10.000 ) 
    Source Clock Delay      (SCD):    12.979ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.802    12.979    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X38Y16         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.478    13.457 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][52]/Q
                         net (fo=1, routed)           1.008    14.465    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[20]
    SLICE_X40Y15         LUT4 (Prop_lut4_I1_O)        0.295    14.760 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[52]_i_1/O
                         net (fo=1, routed)           0.000    14.760    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[20]
    SLICE_X40Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.674    18.893    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X40Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism              0.412    19.305    
                         clock uncertainty           -0.185    19.120    
    SLICE_X40Y15         FDCE (Setup_fdce_C_D)        0.031    19.151    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                         19.151    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][65]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.642ns (35.436%)  route 1.170ns (64.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.881ns = ( 18.881 - 10.000 ) 
    Source Clock Delay      (SCD):    12.966ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.789    12.966    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X60Y30         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    13.484 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][65]/Q
                         net (fo=1, routed)           1.170    14.654    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][65]
    SLICE_X62Y30         LUT4 (Prop_lut4_I0_O)        0.124    14.778 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[65]_i_1/O
                         net (fo=1, routed)           0.000    14.778    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[64]
    SLICE_X62Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.662    18.881    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/C
                         clock pessimism              0.412    19.293    
                         clock uncertainty           -0.185    19.108    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.079    19.187    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                         19.187    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][67]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.716ns (39.950%)  route 1.076ns (60.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.881ns = ( 18.881 - 10.000 ) 
    Source Clock Delay      (SCD):    12.966ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.789    12.966    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X61Y30         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.419    13.385 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][67]/Q
                         net (fo=1, routed)           1.076    14.462    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][67]
    SLICE_X62Y30         LUT4 (Prop_lut4_I3_O)        0.297    14.759 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[67]_i_1/O
                         net (fo=1, routed)           0.000    14.759    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[66]
    SLICE_X62Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.662    18.881    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism              0.412    19.293    
                         clock uncertainty           -0.185    19.108    
    SLICE_X62Y30         FDCE (Setup_fdce_C_D)        0.079    19.187    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                         19.187    
                         arrival time                         -14.759    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][69]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.774ns (44.676%)  route 0.958ns (55.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.896ns = ( 18.896 - 10.000 ) 
    Source Clock Delay      (SCD):    12.984ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.807    12.984    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X38Y11         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.478    13.462 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][69]/Q
                         net (fo=1, routed)           0.958    14.421    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][32]
    SLICE_X40Y11         LUT4 (Prop_lut4_I0_O)        0.296    14.717 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[69]_i_1/O
                         net (fo=1, routed)           0.000    14.717    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[32]
    SLICE_X40Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.677    18.896    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X40Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/C
                         clock pessimism              0.412    19.308    
                         clock uncertainty           -0.185    19.123    
    SLICE_X40Y11         FDCE (Setup_fdce_C_D)        0.031    19.154    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]
  -------------------------------------------------------------------
                         required time                         19.154    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.715ns (41.905%)  route 0.991ns (58.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.890ns = ( 18.890 - 10.000 ) 
    Source Clock Delay      (SCD):    12.977ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.800    12.977    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X49Y14         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.419    13.396 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/Q
                         net (fo=1, routed)           0.991    14.388    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][32]
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.296    14.684 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[63]_i_1/O
                         net (fo=1, routed)           0.000    14.684    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[32]
    SLICE_X49Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.671    18.890    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X49Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.412    19.302    
                         clock uncertainty           -0.185    19.117    
    SLICE_X49Y12         FDCE (Setup_fdce_C_D)        0.031    19.148    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         19.148    
                         arrival time                         -14.684    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][53]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.642ns (37.746%)  route 1.059ns (62.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.887ns = ( 18.887 - 10.000 ) 
    Source Clock Delay      (SCD):    12.971ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.794    12.971    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X60Y34         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.518    13.489 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][53]/Q
                         net (fo=1, routed)           1.059    14.548    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][53]
    SLICE_X65Y34         LUT4 (Prop_lut4_I0_O)        0.124    14.672 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[53]_i_1/O
                         net (fo=1, routed)           0.000    14.672    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[52]
    SLICE_X65Y34         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.668    18.887    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X65Y34         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism              0.412    19.299    
                         clock uncertainty           -0.185    19.114    
    SLICE_X65Y34         FDCE (Setup_fdce_C_D)        0.031    19.145    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         19.145    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.642ns (38.014%)  route 1.047ns (61.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.887ns = ( 18.887 - 10.000 ) 
    Source Clock Delay      (SCD):    12.971ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.794    12.971    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X60Y34         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.518    13.489 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][11]/Q
                         net (fo=1, routed)           1.047    14.536    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][11]
    SLICE_X65Y34         LUT4 (Prop_lut4_I0_O)        0.124    14.660 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[11]_i_1/O
                         net (fo=1, routed)           0.000    14.660    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[10]
    SLICE_X65Y34         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.668    18.887    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X65Y34         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism              0.412    19.299    
                         clock uncertainty           -0.185    19.114    
    SLICE_X65Y34         FDCE (Setup_fdce_C_D)        0.029    19.143    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         19.143    
                         arrival time                         -14.660    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][45]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.716ns (41.198%)  route 1.022ns (58.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.891ns = ( 18.891 - 10.000 ) 
    Source Clock Delay      (SCD):    12.975ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.798    12.975    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X39Y19         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.419    13.394 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][45]/Q
                         net (fo=1, routed)           1.022    14.416    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][19]
    SLICE_X38Y17         LUT4 (Prop_lut4_I0_O)        0.297    14.713 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[45]_i_1/O
                         net (fo=1, routed)           0.000    14.713    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[19]
    SLICE_X38Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.672    18.891    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X38Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism              0.412    19.303    
                         clock uncertainty           -0.185    19.118    
    SLICE_X38Y17         FDCE (Setup_fdce_C_D)        0.079    19.197    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         19.197    
                         arrival time                         -14.713    
  -------------------------------------------------------------------
                         slack                                  4.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    4.058ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.624     4.058    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X67Y30         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y30         FDRE (Prop_fdre_C_Q)         0.141     4.199 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][18]/Q
                         net (fo=1, routed)           0.054     4.254    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][18]
    SLICE_X66Y30         LUT4 (Prop_lut4_I3_O)        0.045     4.299 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[18]_i_1/O
                         net (fo=1, routed)           0.000     4.299    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[17]
    SLICE_X66Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.898     3.764    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism             -0.578     3.185    
                         clock uncertainty            0.185     3.370    
    SLICE_X66Y30         FDCE (Hold_fdce_C_D)         0.121     3.491    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           4.299    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.625     4.059    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X64Y31         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.141     4.200 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][40]/Q
                         net (fo=1, routed)           0.053     4.253    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][40]
    SLICE_X65Y31         LUT4 (Prop_lut4_I3_O)        0.045     4.298 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[40]_i_1/O
                         net (fo=1, routed)           0.000     4.298    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[39]
    SLICE_X65Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.899     3.765    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X65Y31         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism             -0.578     3.186    
                         clock uncertainty            0.185     3.371    
    SLICE_X65Y31         FDCE (Hold_fdce_C_D)         0.092     3.463    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.768ns
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.628     4.062    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X39Y15         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     4.203 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][44]/Q
                         net (fo=1, routed)           0.087     4.291    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][12]
    SLICE_X38Y15         LUT4 (Prop_lut4_I0_O)        0.045     4.336 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[44]_i_1/O
                         net (fo=1, routed)           0.000     4.336    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[12]
    SLICE_X38Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.902     3.768    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X38Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism             -0.578     3.189    
                         clock uncertainty            0.185     3.374    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.120     3.494    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    4.058ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.624     4.058    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X67Y30         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y30         FDRE (Prop_fdre_C_Q)         0.141     4.199 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][14]/Q
                         net (fo=1, routed)           0.087     4.287    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][14]
    SLICE_X66Y30         LUT4 (Prop_lut4_I3_O)        0.045     4.332 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[14]_i_1/O
                         net (fo=1, routed)           0.000     4.332    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[13]
    SLICE_X66Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.898     3.764    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]/C
                         clock pessimism             -0.578     3.185    
                         clock uncertainty            0.185     3.370    
    SLICE_X66Y30         FDCE (Hold_fdce_C_D)         0.120     3.490    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.626     4.060    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X63Y32         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     4.201 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][43]/Q
                         net (fo=1, routed)           0.091     4.293    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][43]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.045     4.338 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[43]_i_1/O
                         net (fo=1, routed)           0.000     4.338    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[42]
    SLICE_X62Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.899     3.765    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y32         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.578     3.186    
                         clock uncertainty            0.185     3.371    
    SLICE_X62Y32         FDCE (Hold_fdce_C_D)         0.121     3.492    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -3.492    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.620     4.054    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X60Y28         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164     4.218 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][42]/Q
                         net (fo=1, routed)           0.049     4.268    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][42]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.045     4.313 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[42]_i_1/O
                         net (fo=1, routed)           0.000     4.313    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[41]
    SLICE_X61Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.893     3.759    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X61Y28         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism             -0.578     3.180    
                         clock uncertainty            0.185     3.365    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.092     3.457    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.623     4.057    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X69Y29         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y29         FDRE (Prop_fdre_C_Q)         0.141     4.198 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][68]/Q
                         net (fo=1, routed)           0.101     4.300    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][68]
    SLICE_X70Y29         LUT4 (Prop_lut4_I0_O)        0.045     4.345 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[68]_i_1/O
                         net (fo=1, routed)           0.000     4.345    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[67]
    SLICE_X70Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.897     3.763    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y29         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism             -0.578     3.184    
                         clock uncertainty            0.185     3.369    
    SLICE_X70Y29         FDCE (Hold_fdce_C_D)         0.120     3.489    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.620     4.054    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X46Y21         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.164     4.218 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][49]/Q
                         net (fo=1, routed)           0.051     4.270    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][23]
    SLICE_X47Y21         LUT4 (Prop_lut4_I0_O)        0.045     4.315 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[49]_i_1/O
                         net (fo=1, routed)           0.000     4.315    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[23]
    SLICE_X47Y21         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.893     3.759    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X47Y21         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism             -0.578     3.180    
                         clock uncertainty            0.185     3.365    
    SLICE_X47Y21         FDCE (Hold_fdce_C_D)         0.091     3.456    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         -3.456    
                         arrival time                           4.315    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.632     4.066    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X36Y12         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     4.207 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][72]/Q
                         net (fo=1, routed)           0.085     4.292    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][33]
    SLICE_X37Y12         LUT4 (Prop_lut4_I0_O)        0.045     4.337 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[72]_i_1/O
                         net (fo=1, routed)           0.000     4.337    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[33]
    SLICE_X37Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.905     3.771    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X37Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism             -0.578     3.192    
                         clock uncertainty            0.185     3.377    
    SLICE_X37Y12         FDCE (Hold_fdce_C_D)         0.092     3.469    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           4.337    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.632     4.066    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X36Y12         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     4.207 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][23]/Q
                         net (fo=1, routed)           0.086     4.293    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][0]
    SLICE_X37Y12         LUT4 (Prop_lut4_I0_O)        0.045     4.338 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[23]_i_1/O
                         net (fo=1, routed)           0.000     4.338    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[0]
    SLICE_X37Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.905     3.771    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X37Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism             -0.578     3.192    
                         clock uncertainty            0.185     3.377    
    SLICE_X37Y12         FDCE (Hold_fdce_C_D)         0.091     3.468    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.468    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.870    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][65]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        7.550ns  (logic 0.718ns (9.510%)  route 6.832ns (90.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.226ns = ( 92.226 - 80.000 ) 
    Source Clock Delay      (SCD):    9.434ns = ( 79.434 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    75.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    75.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    77.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.802    79.433    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y39         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y39         FDRE (Prop_fdre_C_Q)         0.419    79.852 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][65]/Q
                         net (fo=1, routed)           6.832    86.684    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][65]
    SLICE_X68Y40         LUT4 (Prop_lut4_I3_O)        0.299    86.983 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[65]_i_1__0/O
                         net (fo=1, routed)           0.000    86.983    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[62]
    SLICE_X68Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.672    92.226    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/C
                         clock pessimism              0.412    92.638    
                         clock uncertainty           -0.185    92.452    
    SLICE_X68Y40         FDCE (Setup_fdce_C_D)        0.032    92.484    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                         92.484    
                         arrival time                         -86.983    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        6.858ns  (logic 0.580ns (8.457%)  route 6.278ns (91.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.225ns = ( 92.225 - 80.000 ) 
    Source Clock Delay      (SCD):    9.433ns = ( 79.433 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    75.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    75.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    77.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.801    79.432    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X61Y5          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.456    79.888 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][3]/Q
                         net (fo=1, routed)           6.278    86.167    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[0]
    SLICE_X60Y4          LUT4 (Prop_lut4_I1_O)        0.124    86.291 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    86.291    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[0]
    SLICE_X60Y4          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.671    92.225    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y4          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]/C
                         clock pessimism              0.412    92.637    
                         clock uncertainty           -0.185    92.451    
    SLICE_X60Y4          FDCE (Setup_fdce_C_D)        0.077    92.528    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         92.528    
                         arrival time                         -86.291    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        6.768ns  (logic 0.642ns (9.486%)  route 6.126ns (90.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.220ns = ( 92.220 - 80.000 ) 
    Source Clock Delay      (SCD):    9.429ns = ( 79.429 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    75.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    75.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    77.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.797    79.428    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X60Y37         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.518    79.946 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][24]/Q
                         net (fo=1, routed)           6.126    86.073    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][24]
    SLICE_X59Y36         LUT4 (Prop_lut4_I3_O)        0.124    86.197 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    86.197    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[21]
    SLICE_X59Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.666    92.220    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/C
                         clock pessimism              0.412    92.632    
                         clock uncertainty           -0.185    92.446    
    SLICE_X59Y36         FDCE (Setup_fdce_C_D)        0.031    92.477    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         92.477    
                         arrival time                         -86.197    
  -------------------------------------------------------------------
                         slack                                  6.281    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        6.529ns  (logic 0.580ns (8.883%)  route 5.949ns (91.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.226ns = ( 92.226 - 80.000 ) 
    Source Clock Delay      (SCD):    9.435ns = ( 79.435 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    75.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    75.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    77.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.803    79.434    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y41         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y41         FDRE (Prop_fdre_C_Q)         0.456    79.890 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][15]/Q
                         net (fo=1, routed)           5.949    85.840    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][15]
    SLICE_X70Y40         LUT4 (Prop_lut4_I0_O)        0.124    85.964 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000    85.964    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[12]
    SLICE_X70Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.672    92.226    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X70Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism              0.412    92.638    
                         clock uncertainty           -0.185    92.452    
    SLICE_X70Y40         FDCE (Setup_fdce_C_D)        0.077    92.529    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         92.529    
                         arrival time                         -85.964    
  -------------------------------------------------------------------
                         slack                                  6.566    

Slack (MET) :             6.940ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        5.855ns  (logic 0.419ns (7.157%)  route 5.436ns (92.843%))
  Logic Levels:           0  
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.223ns = ( 92.223 - 80.000 ) 
    Source Clock Delay      (SCD):    9.433ns = ( 79.433 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    75.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    75.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    77.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.801    79.432    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/user_clk
    SLICE_X47Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.419    79.851 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/rptr_q_reg[0]/Q
                         net (fo=40, routed)          5.436    85.287    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X51Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.669    92.223    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/clk_core_BUFG
    SLICE_X51Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    92.635    
                         clock uncertainty           -0.185    92.449    
    SLICE_X51Y12         FDCE (Setup_fdce_C_D)       -0.222    92.227    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         92.227    
                         arrival time                         -85.287    
  -------------------------------------------------------------------
                         slack                                  6.940    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        5.836ns  (logic 0.419ns (7.179%)  route 5.417ns (92.821%))
  Logic Levels:           0  
  Clock Path Skew:        3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.233ns = ( 92.233 - 80.000 ) 
    Source Clock Delay      (SCD):    9.439ns = ( 79.438 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    75.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    75.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    77.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.807    79.438    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/user_clk
    SLICE_X37Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.419    79.857 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/rptr_q_reg[0]/Q
                         net (fo=39, routed)          5.417    85.275    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X40Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.679    92.233    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/clk_core_BUFG
    SLICE_X40Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    92.645    
                         clock uncertainty           -0.185    92.459    
    SLICE_X40Y8          FDCE (Setup_fdce_C_D)       -0.242    92.217    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         92.217    
                         arrival time                         -85.275    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        6.088ns  (logic 0.642ns (10.545%)  route 5.446ns (89.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.222ns = ( 92.222 - 80.000 ) 
    Source Clock Delay      (SCD):    9.428ns = ( 79.428 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    75.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    75.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    77.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.796    79.427    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X62Y34         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.518    79.945 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][20]/Q
                         net (fo=1, routed)           5.446    85.392    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][20]
    SLICE_X62Y35         LUT4 (Prop_lut4_I3_O)        0.124    85.516 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[20]_i_1__0/O
                         net (fo=1, routed)           0.000    85.516    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[17]
    SLICE_X62Y35         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.668    92.222    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y35         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism              0.412    92.634    
                         clock uncertainty           -0.185    92.448    
    SLICE_X62Y35         FDCE (Setup_fdce_C_D)        0.077    92.525    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         92.525    
                         arrival time                         -85.516    
  -------------------------------------------------------------------
                         slack                                  7.010    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        5.741ns  (logic 0.419ns (7.298%)  route 5.322ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.223ns = ( 92.223 - 80.000 ) 
    Source Clock Delay      (SCD):    9.433ns = ( 79.433 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    75.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    75.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    77.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.801    79.432    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/user_clk
    SLICE_X49Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.419    79.851 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/rptr_q_reg[1]/Q
                         net (fo=40, routed)          5.322    85.174    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X51Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.669    92.223    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[1].i_sync/clk_core_BUFG
    SLICE_X51Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.412    92.635    
                         clock uncertainty           -0.185    92.449    
    SLICE_X51Y12         FDCE (Setup_fdce_C_D)       -0.218    92.231    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         92.231    
                         arrival time                         -85.174    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        5.964ns  (logic 0.715ns (11.988%)  route 5.249ns (88.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.226ns = ( 92.226 - 80.000 ) 
    Source Clock Delay      (SCD):    9.434ns = ( 79.434 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    75.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    75.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    77.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.802    79.433    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X68Y39         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y39         FDRE (Prop_fdre_C_Q)         0.419    79.852 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/Q
                         net (fo=1, routed)           5.249    85.102    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][59]
    SLICE_X67Y40         LUT4 (Prop_lut4_I0_O)        0.296    85.398 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[59]_i_1__0/O
                         net (fo=1, routed)           0.000    85.398    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[56]
    SLICE_X67Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.672    92.226    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X67Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism              0.412    92.638    
                         clock uncertainty           -0.185    92.452    
    SLICE_X67Y40         FDCE (Setup_fdce_C_D)        0.031    92.483    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         92.483    
                         arrival time                         -85.398    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.103ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][71]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@80.000ns - clkout1 rise@70.000ns)
  Data Path Delay:        5.947ns  (logic 0.580ns (9.753%)  route 5.367ns (90.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.224ns = ( 92.224 - 80.000 ) 
    Source Clock Delay      (SCD):    9.432ns = ( 79.432 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    75.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    75.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    77.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    77.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.800    79.431    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X47Y13         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.456    79.887 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][71]/Q
                         net (fo=1, routed)           5.367    85.254    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][71]
    SLICE_X49Y13         LUT4 (Prop_lut4_I3_O)        0.124    85.378 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[71]_i_1__0/O
                         net (fo=1, routed)           0.000    85.378    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[68]
    SLICE_X49Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.670    92.224    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X49Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                         clock pessimism              0.412    92.636    
                         clock uncertainty           -0.185    92.450    
    SLICE_X49Y13         FDCE (Setup_fdce_C_D)        0.031    92.481    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         92.481    
                         arrival time                         -85.378    
  -------------------------------------------------------------------
                         slack                                  7.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.518ns (12.351%)  route 3.676ns (87.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.973ns
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.667     8.886    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X60Y37         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.418     9.304 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/Q
                         net (fo=1, routed)           3.676    12.980    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][22]
    SLICE_X59Y36         LUT4 (Prop_lut4_I3_O)        0.100    13.080 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000    13.080    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[19]
    SLICE_X59Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.796    12.973    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism             -0.412    12.562    
                         clock uncertainty            0.185    12.747    
    SLICE_X59Y36         FDCE (Hold_fdce_C_D)         0.269    13.016    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                        -13.016    
                         arrival time                          13.080    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][46]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.467ns (11.119%)  route 3.733ns (88.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.027ns
    Source Clock Delay      (SCD):    8.939ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.720     8.939    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X72Y37         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y37         FDRE (Prop_fdre_C_Q)         0.367     9.306 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][46]/Q
                         net (fo=1, routed)           3.733    13.039    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][46]
    SLICE_X72Y38         LUT4 (Prop_lut4_I3_O)        0.100    13.139 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[46]_i_1__0/O
                         net (fo=1, routed)           0.000    13.139    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[43]
    SLICE_X72Y38         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.850    13.027    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X72Y38         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism             -0.412    12.616    
                         clock uncertainty            0.185    12.801    
    SLICE_X72Y38         FDCE (Hold_fdce_C_D)         0.270    13.071    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                        -13.071    
                         arrival time                          13.139    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.467ns (10.940%)  route 3.802ns (89.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.979ns
    Source Clock Delay      (SCD):    8.891ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.672     8.891    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y40         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y40         FDRE (Prop_fdre_C_Q)         0.367     9.258 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][15]/Q
                         net (fo=1, routed)           3.802    13.060    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][15]
    SLICE_X70Y40         LUT4 (Prop_lut4_I3_O)        0.100    13.160 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000    13.160    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[12]
    SLICE_X70Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.802    12.979    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X70Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism             -0.412    12.568    
                         clock uncertainty            0.185    12.753    
    SLICE_X70Y40         FDCE (Hold_fdce_C_D)         0.330    13.083    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                        -13.083    
                         arrival time                          13.160    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][67]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.578ns (13.564%)  route 3.683ns (86.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    13.028ns
    Source Clock Delay      (SCD):    8.891ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.672     8.891    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X71Y39         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y39         FDRE (Prop_fdre_C_Q)         0.337     9.228 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][67]/Q
                         net (fo=1, routed)           3.683    12.912    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][67]
    SLICE_X72Y39         LUT4 (Prop_lut4_I3_O)        0.241    13.153 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[67]_i_1__0/O
                         net (fo=1, routed)           0.000    13.153    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[64]
    SLICE_X72Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.851    13.028    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X72Y39         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]/C
                         clock pessimism             -0.412    12.617    
                         clock uncertainty            0.185    12.802    
    SLICE_X72Y39         FDCE (Hold_fdce_C_D)         0.270    13.072    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[67]
  -------------------------------------------------------------------
                         required time                        -13.072    
                         arrival time                          13.153    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.467ns (10.877%)  route 3.826ns (89.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.978ns
    Source Clock Delay      (SCD):    8.890ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.671     8.890    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X61Y4          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.367     9.257 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][7]/Q
                         net (fo=1, routed)           3.826    13.084    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][2]
    SLICE_X60Y4          LUT4 (Prop_lut4_I0_O)        0.100    13.184 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[7]_i_1/O
                         net (fo=1, routed)           0.000    13.184    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[2]
    SLICE_X60Y4          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.801    12.978    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X60Y4          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism             -0.412    12.567    
                         clock uncertainty            0.185    12.752    
    SLICE_X60Y4          FDCE (Hold_fdce_C_D)         0.333    13.085    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.085    
                         arrival time                          13.184    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][52]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.518ns (12.246%)  route 3.712ns (87.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.973ns
    Source Clock Delay      (SCD):    8.886ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.667     8.886    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X60Y37         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.418     9.304 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][52]/Q
                         net (fo=1, routed)           3.712    13.016    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][52]
    SLICE_X59Y36         LUT4 (Prop_lut4_I3_O)        0.100    13.116 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[52]_i_1__0/O
                         net (fo=1, routed)           0.000    13.116    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[49]
    SLICE_X59Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.796    12.973    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y36         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]/C
                         clock pessimism             -0.412    12.562    
                         clock uncertainty            0.185    12.747    
    SLICE_X59Y36         FDCE (Hold_fdce_C_D)         0.270    13.017    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[52]
  -------------------------------------------------------------------
                         required time                        -13.017    
                         arrival time                          13.116    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.518ns (12.220%)  route 3.721ns (87.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.977ns
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.668     8.887    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X50Y13         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.418     9.305 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][1]/Q
                         net (fo=1, routed)           3.721    13.026    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][1]
    SLICE_X49Y13         LUT4 (Prop_lut4_I3_O)        0.100    13.126 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    13.126    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[0]
    SLICE_X49Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.800    12.977    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X49Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism             -0.412    12.566    
                         clock uncertainty            0.185    12.751    
    SLICE_X49Y13         FDCE (Hold_fdce_C_D)         0.269    13.020    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.020    
                         arrival time                          13.126    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.467ns (10.979%)  route 3.787ns (89.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.979ns
    Source Clock Delay      (SCD):    8.891ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.672     8.891    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y39         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y39         FDRE (Prop_fdre_C_Q)         0.367     9.258 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/Q
                         net (fo=1, routed)           3.787    13.045    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][31]
    SLICE_X68Y40         LUT4 (Prop_lut4_I3_O)        0.100    13.145 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[31]_i_1__0/O
                         net (fo=1, routed)           0.000    13.145    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[28]
    SLICE_X68Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.802    12.979    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y40         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism             -0.412    12.568    
                         clock uncertainty            0.185    12.753    
    SLICE_X68Y40         FDCE (Hold_fdce_C_D)         0.270    13.023    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                        -13.023    
                         arrival time                          13.145    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.186ns (8.656%)  route 1.963ns (91.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.238ns
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.629     2.917    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X69Y37         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y37         FDRE (Prop_fdre_C_Q)         0.141     3.058 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][16]/Q
                         net (fo=1, routed)           1.963     5.021    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][16]
    SLICE_X68Y37         LUT4 (Prop_lut4_I0_O)        0.045     5.066 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000     5.066    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[13]
    SLICE_X68Y37         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.904     5.238    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y37         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism             -0.578     4.660    
                         clock uncertainty            0.185     4.845    
    SLICE_X68Y37         FDCE (Hold_fdce_C_D)         0.091     4.936    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.936    
                         arrival time                           5.066    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.186ns (8.508%)  route 2.000ns (91.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.237ns
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.628     2.916    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X68Y35         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y35         FDRE (Prop_fdre_C_Q)         0.141     3.057 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/Q
                         net (fo=1, routed)           2.000     5.057    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][34]
    SLICE_X66Y35         LUT4 (Prop_lut4_I0_O)        0.045     5.102 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[34]_i_1__0/O
                         net (fo=1, routed)           0.000     5.102    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[31]
    SLICE_X66Y35         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.903     5.237    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X66Y35         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism             -0.578     4.659    
                         clock uncertainty            0.185     4.844    
    SLICE_X66Y35         FDCE (Hold_fdce_C_D)         0.120     4.964    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -4.964    
                         arrival time                           5.102    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       14.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.413ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        14.040ns  (logic 0.518ns (3.690%)  route 13.522ns (96.310%))
  Logic Levels:           0  
  Clock Path Skew:        8.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.225ns = ( 332.225 - 320.000 ) 
    Source Clock Delay      (SCD):    3.588ns = ( 303.588 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692   301.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   301.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.800   303.588    tap/dtmcs_tck
    SLICE_X34Y31         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.518   304.106 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          13.522   317.628    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X34Y29         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    E3                                                0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   321.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   323.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   323.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705   325.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   325.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918   327.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   327.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535   328.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   328.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625   330.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   330.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.671   332.225    tap/clk_core_BUFG
    SLICE_X34Y29         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000   332.225    
                         clock uncertainty           -0.152   332.073    
    SLICE_X34Y29         FDCE (Setup_fdce_C_D)       -0.031   332.042    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                        332.042    
                         arrival time                        -317.628    
  -------------------------------------------------------------------
                         slack                                 14.413    

Slack (MET) :             16.230ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@320.000ns - tck_dtmcs rise@300.000ns)
  Data Path Delay:        12.022ns  (logic 0.478ns (3.976%)  route 11.544ns (96.024%))
  Logic Levels:           0  
  Clock Path Skew:        8.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.225ns = ( 332.225 - 320.000 ) 
    Source Clock Delay      (SCD):    3.588ns = ( 303.588 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                    300.000   300.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   300.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692   301.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   301.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.800   303.588    tap/dtmcs_tck
    SLICE_X34Y31         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.478   304.066 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          11.544   315.611    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X36Y29         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                    320.000   320.000 r  
    E3                                                0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   321.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   323.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   323.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705   325.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   325.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918   327.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   327.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535   328.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   328.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625   330.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   330.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.671   332.225    tap/clk_core_BUFG
    SLICE_X36Y29         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000   332.225    
                         clock uncertainty           -0.152   332.073    
    SLICE_X36Y29         FDCE (Setup_fdce_C_D)       -0.232   331.841    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                        331.841    
                         arrival time                        -315.611    
  -------------------------------------------------------------------
                         slack                                 16.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 0.385ns (3.824%)  route 9.683ns (96.176%))
  Logic Levels:           0  
  Clock Path Skew:        9.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.975ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672     3.214    tap/dtmcs_tck
    SLICE_X34Y31         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.385     3.599 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           9.683    13.282    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X36Y29         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.798    12.975    tap/clk_core_BUFG
    SLICE_X36Y29         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    12.975    
                         clock uncertainty            0.152    13.128    
    SLICE_X36Y29         FDCE (Hold_fdce_C_D)         0.058    13.186    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.186    
                         arrival time                          13.282    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             1.632ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        11.789ns  (logic 0.418ns (3.546%)  route 11.371ns (96.454%))
  Logic Levels:           0  
  Clock Path Skew:        9.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.975ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672     3.214    tap/dtmcs_tck
    SLICE_X34Y31         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.418     3.632 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          11.371    15.003    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X34Y29         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.798    12.975    tap/clk_core_BUFG
    SLICE_X34Y29         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    12.975    
                         clock uncertainty            0.152    13.128    
    SLICE_X34Y29         FDCE (Hold_fdce_C_D)         0.243    13.371    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.371    
                         arrival time                          15.003    
  -------------------------------------------------------------------
                         slack                                  1.632    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack        8.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.842ns  (logic 0.718ns (38.975%)  route 1.124ns (61.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    12.969ns = ( 92.969 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.792    92.969    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y29         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.419    93.388 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]/Q
                         net (fo=2, routed)           1.124    94.512    tap/dmi_reg_rdata[10]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.299    94.812 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000    94.812    tap/dtmcs[12]_i_1_n_0
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000   103.205    
                         clock uncertainty           -0.152   103.053    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.029   103.082    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        103.082    
                         arrival time                         -94.812    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.716ns  (logic 0.580ns (33.804%)  route 1.136ns (66.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 103.206 - 100.000 ) 
    Source Clock Delay      (SCD):    12.965ns = ( 92.965 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.788    92.965    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X49Y27         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDCE (Prop_fdce_C_Q)         0.456    93.421 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/Q
                         net (fo=2, routed)           1.136    94.557    tap/dmi_reg_rdata[2]
    SLICE_X49Y30         LUT3 (Prop_lut3_I0_O)        0.124    94.681 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000    94.681    tap/dtmcs[4]_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.664   103.206    tap/dtmcs_tck
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000   103.206    
                         clock uncertainty           -0.152   103.054    
    SLICE_X49Y30         FDRE (Setup_fdre_C_D)        0.031   103.085    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        103.085    
                         arrival time                         -94.681    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.499ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.616ns  (logic 0.580ns (35.881%)  route 1.036ns (64.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    12.968ns = ( 92.968 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.791    92.968    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDCE (Prop_fdce_C_Q)         0.456    93.424 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/Q
                         net (fo=1, routed)           1.036    94.461    tap/dmi_reg_rdata[14]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124    94.585 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000    94.585    tap/dtmcs[16]_i_1_n_0
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000   103.205    
                         clock uncertainty           -0.152   103.053    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.031   103.084    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                        103.084    
                         arrival time                         -94.585    
  -------------------------------------------------------------------
                         slack                                  8.499    

Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.628ns  (logic 0.670ns (41.150%)  route 0.958ns (58.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 103.211 - 100.000 ) 
    Source Clock Delay      (SCD):    12.970ns = ( 92.970 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.793    92.970    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X46Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDCE (Prop_fdce_C_Q)         0.518    93.488 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.958    94.446    tap/dmi_reg_rdata[23]
    SLICE_X41Y30         LUT3 (Prop_lut3_I0_O)        0.152    94.598 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000    94.598    tap/dtmcs[25]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.669   103.211    tap/dtmcs_tck
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000   103.211    
                         clock uncertainty           -0.152   103.059    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.075   103.134    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.134    
                         arrival time                         -94.598    
  -------------------------------------------------------------------
                         slack                                  8.535    

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.543ns  (logic 0.606ns (39.286%)  route 0.937ns (60.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 103.206 - 100.000 ) 
    Source Clock Delay      (SCD):    12.970ns = ( 92.970 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.793    92.970    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X47Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDCE (Prop_fdce_C_Q)         0.456    93.426 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[19]/Q
                         net (fo=2, routed)           0.937    94.363    tap/dmi_reg_rdata[19]
    SLICE_X49Y30         LUT3 (Prop_lut3_I0_O)        0.150    94.513 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000    94.513    tap/dtmcs[21]_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.664   103.206    tap/dtmcs_tck
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.000   103.206    
                         clock uncertainty           -0.152   103.054    
    SLICE_X49Y30         FDRE (Setup_fdre_C_D)        0.075   103.129    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        103.129    
                         arrival time                         -94.513    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.636ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.483ns  (logic 0.580ns (39.098%)  route 0.903ns (60.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 103.211 - 100.000 ) 
    Source Clock Delay      (SCD):    12.968ns = ( 92.968 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.791    92.968    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X47Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDCE (Prop_fdce_C_Q)         0.456    93.424 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[8]/Q
                         net (fo=2, routed)           0.903    94.328    tap/dmi_reg_rdata[8]
    SLICE_X41Y30         LUT3 (Prop_lut3_I0_O)        0.124    94.452 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000    94.452    tap/dtmcs[10]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.669   103.211    tap/dtmcs_tck
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.000   103.211    
                         clock uncertainty           -0.152   103.059    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.029   103.088    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                        103.088    
                         arrival time                         -94.452    
  -------------------------------------------------------------------
                         slack                                  8.636    

Slack (MET) :             8.657ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.462ns  (logic 0.642ns (43.917%)  route 0.820ns (56.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    12.966ns = ( 92.966 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.789    92.966    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X50Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.518    93.484 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/Q
                         net (fo=2, routed)           0.820    94.304    tap/dmi_reg_rdata[16]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124    94.428 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000    94.428    tap/dtmcs[18]_i_1_n_0
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000   103.205    
                         clock uncertainty           -0.152   103.053    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.032   103.085    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                        103.085    
                         arrival time                         -94.428    
  -------------------------------------------------------------------
                         slack                                  8.657    

Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.460ns  (logic 0.642ns (43.983%)  route 0.818ns (56.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    12.966ns = ( 92.966 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.789    92.966    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X50Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.518    93.484 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/Q
                         net (fo=2, routed)           0.818    94.302    tap/dmi_reg_rdata[12]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124    94.426 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000    94.426    tap/dtmcs[14]_i_1_n_0
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000   103.205    
                         clock uncertainty           -0.152   103.053    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.031   103.084    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        103.084    
                         arrival time                         -94.426    
  -------------------------------------------------------------------
                         slack                                  8.658    

Slack (MET) :             8.733ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.384ns  (logic 0.580ns (41.900%)  route 0.804ns (58.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 103.206 - 100.000 ) 
    Source Clock Delay      (SCD):    12.968ns = ( 92.968 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.791    92.968    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDCE (Prop_fdce_C_Q)         0.456    93.424 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.804    94.229    tap/dmi_reg_rdata[4]
    SLICE_X49Y30         LUT3 (Prop_lut3_I0_O)        0.124    94.353 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    94.353    tap/dtmcs[6]_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.664   103.206    tap/dtmcs_tck
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   103.206    
                         clock uncertainty           -0.152   103.054    
    SLICE_X49Y30         FDRE (Setup_fdre_C_D)        0.032   103.086    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.086    
                         arrival time                         -94.353    
  -------------------------------------------------------------------
                         slack                                  8.733    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.421ns  (logic 0.605ns (42.583%)  route 0.816ns (57.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 103.206 - 100.000 ) 
    Source Clock Delay      (SCD):    12.971ns = ( 92.971 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    91.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.794    92.971    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.456    93.427 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.816    94.243    tap/dmi_reg_rdata[5]
    SLICE_X49Y30         LUT3 (Prop_lut3_I0_O)        0.149    94.392 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000    94.392    tap/dtmcs[7]_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.664   103.206    tap/dtmcs_tck
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000   103.206    
                         clock uncertainty           -0.152   103.054    
    SLICE_X49Y30         FDRE (Setup_fdre_C_D)        0.075   103.129    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                        103.129    
                         arrival time                         -94.392    
  -------------------------------------------------------------------
                         slack                                  8.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.379ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    4.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.624     4.058    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X47Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDCE (Prop_fdce_C_Q)         0.141     4.199 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[24]/Q
                         net (fo=1, routed)           0.087     4.287    tap/dmi_reg_rdata[24]
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.045     4.332 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000     4.332    tap/dtmcs[26]_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.897     1.681    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000     1.681    
                         clock uncertainty            0.152     1.833    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.120     1.953    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.381ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    4.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.624     4.058    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X39Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     4.199 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/Q
                         net (fo=1, routed)           0.091     4.291    tap/dmi_reg_rdata[0]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.045     4.336 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     4.336    tap/dtmcs[2]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.898     1.682    tap/dtmcs_tck
    SLICE_X38Y30         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000     1.682    
                         clock uncertainty            0.152     1.834    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.121     1.955    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.393ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.620     4.054    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y28         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDCE (Prop_fdce_C_Q)         0.141     4.195 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.086     4.281    tap/dmi_reg_rdata[11]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.048     4.329 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     4.329    tap/dtmcs[13]_i_1_n_0
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.893     1.677    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.677    
                         clock uncertainty            0.152     1.829    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.107     1.936    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           4.329    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.422ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    4.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.624     4.058    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X47Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDCE (Prop_fdce_C_Q)         0.141     4.199 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.140     4.340    tap/dmi_reg_rdata[25]
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.046     4.386 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     4.386    tap/dtmcs[27]_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.897     1.681    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000     1.681    
                         clock uncertainty            0.152     1.833    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.131     1.964    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.439ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.660%)  route 0.148ns (44.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    4.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.624     4.058    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X47Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDCE (Prop_fdce_C_Q)         0.141     4.199 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.148     4.348    tap/dmi_reg_rdata[26]
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.045     4.393 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     4.393    tap/dtmcs[28]_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.897     1.681    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000     1.681    
                         clock uncertainty            0.152     1.833    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.121     1.954    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           4.393    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.446ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.213ns (60.827%)  route 0.137ns (39.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    4.059ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.625     4.059    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X46Y33         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDCE (Prop_fdce_C_Q)         0.164     4.223 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.137     4.361    tap/dmi_reg_rdata[31]
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.049     4.410 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     4.410    tap/dtmcs[33]_i_2_n_0
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.897     1.681    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000     1.681    
                         clock uncertainty            0.152     1.833    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.131     1.964    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           4.410    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.206%)  route 0.161ns (45.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.626     4.060    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X43Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.141     4.201 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[29]/Q
                         net (fo=2, routed)           0.161     4.362    tap/dmi_reg_rdata[29]
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.049     4.411 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     4.411    tap/dtmcs[31]_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.897     1.681    tap/dtmcs_tck
    SLICE_X46Y32         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000     1.681    
                         clock uncertainty            0.152     1.833    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.131     1.964    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.455ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.872%)  route 0.149ns (44.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    4.057ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.623     4.057    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X41Y29         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.141     4.198 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[9]/Q
                         net (fo=2, routed)           0.149     4.348    tap/dmi_reg_rdata[9]
    SLICE_X41Y30         LUT3 (Prop_lut3_I0_O)        0.048     4.396 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     4.396    tap/dtmcs[11]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.898     1.682    tap/dtmcs_tck
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000     1.682    
                         clock uncertainty            0.152     1.834    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.107     1.941    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           4.396    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.463ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.095%)  route 0.155ns (44.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.620     4.054    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X51Y29         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.141     4.195 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[17]/Q
                         net (fo=2, routed)           0.155     4.350    tap/dmi_reg_rdata[17]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.049     4.399 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     4.399    tap/dtmcs[19]_i_1_n_0
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.893     1.677    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000     1.677    
                         clock uncertainty            0.152     1.829    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.107     1.936    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           4.399    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.469ns  (arrival time - required time)
  Source:                 swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.622     4.056    swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.141     4.197 r  swervolf/rvtop/veer/dbg/dmi_rddata_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]/Q
                         net (fo=2, routed)           0.148     4.345    tap/dmi_reg_rdata[18]
    SLICE_X49Y30         LUT3 (Prop_lut3_I0_O)        0.045     4.390 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     4.390    tap/dtmcs[20]_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.895     1.679    tap/dtmcs_tck
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000     1.679    
                         clock uncertainty            0.152     1.831    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.091     1.922    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           4.390    
  -------------------------------------------------------------------
                         slack                                  2.469    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       38.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.979ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        40.198ns  (logic 0.668ns (1.662%)  route 39.530ns (98.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.034ns = ( 92.034 - 80.000 ) 
    Source Clock Delay      (SCD):    12.798ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.621    12.798    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.518    13.316 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        8.278    21.594    clk_gen/rst_core
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.150    21.744 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       31.252    52.996    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X52Y120        FDCE                                         f  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.480    92.034    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X52Y120        FDCE                                         r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[6]/C
                         clock pessimism              0.623    92.657    
                         clock uncertainty           -0.075    92.582    
    SLICE_X52Y120        FDCE (Recov_fdce_C_CLR)     -0.607    91.975    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         91.975    
                         arrival time                         -52.996    
  -------------------------------------------------------------------
                         slack                                 38.979    

Slack (MET) :             39.117ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[30]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        40.060ns  (logic 0.668ns (1.668%)  route 39.392ns (98.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.034ns = ( 92.034 - 80.000 ) 
    Source Clock Delay      (SCD):    12.798ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.621    12.798    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.518    13.316 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        8.278    21.594    clk_gen/rst_core
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.150    21.744 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       31.114    52.858    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X52Y119        FDCE                                         f  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.480    92.034    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X52Y119        FDCE                                         r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C
                         clock pessimism              0.623    92.657    
                         clock uncertainty           -0.075    92.582    
    SLICE_X52Y119        FDCE (Recov_fdce_C_CLR)     -0.607    91.975    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         91.975    
                         arrival time                         -52.858    
  -------------------------------------------------------------------
                         slack                                 39.117    

Slack (MET) :             39.121ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[10]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        40.055ns  (logic 0.668ns (1.668%)  route 39.387ns (98.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.034ns = ( 92.034 - 80.000 ) 
    Source Clock Delay      (SCD):    12.798ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.621    12.798    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.518    13.316 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        8.278    21.594    clk_gen/rst_core
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.150    21.744 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       31.109    52.854    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X53Y119        FDCE                                         f  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.480    92.034    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X53Y119        FDCE                                         r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[10]/C
                         clock pessimism              0.623    92.657    
                         clock uncertainty           -0.075    92.582    
    SLICE_X53Y119        FDCE (Recov_fdce_C_CLR)     -0.607    91.975    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         91.975    
                         arrival time                         -52.854    
  -------------------------------------------------------------------
                         slack                                 39.121    

Slack (MET) :             39.121ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[23]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        40.055ns  (logic 0.668ns (1.668%)  route 39.387ns (98.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.034ns = ( 92.034 - 80.000 ) 
    Source Clock Delay      (SCD):    12.798ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.621    12.798    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.518    13.316 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        8.278    21.594    clk_gen/rst_core
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.150    21.744 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       31.109    52.854    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X53Y119        FDCE                                         f  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.480    92.034    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X53Y119        FDCE                                         r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[23]/C
                         clock pessimism              0.623    92.657    
                         clock uncertainty           -0.075    92.582    
    SLICE_X53Y119        FDCE (Recov_fdce_C_CLR)     -0.607    91.975    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         91.975    
                         arrival time                         -52.854    
  -------------------------------------------------------------------
                         slack                                 39.121    

Slack (MET) :             39.274ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        39.904ns  (logic 0.668ns (1.674%)  route 39.236ns (98.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.035ns = ( 92.035 - 80.000 ) 
    Source Clock Delay      (SCD):    12.798ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.621    12.798    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.518    13.316 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        8.278    21.594    clk_gen/rst_core
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.150    21.744 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       30.958    52.702    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X52Y118        FDCE                                         f  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.481    92.035    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X52Y118        FDCE                                         r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]/C
                         clock pessimism              0.623    92.658    
                         clock uncertainty           -0.075    92.583    
    SLICE_X52Y118        FDCE (Recov_fdce_C_CLR)     -0.607    91.976    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         91.976    
                         arrival time                         -52.702    
  -------------------------------------------------------------------
                         slack                                 39.274    

Slack (MET) :             39.278ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[12]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        39.900ns  (logic 0.668ns (1.674%)  route 39.232ns (98.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.035ns = ( 92.035 - 80.000 ) 
    Source Clock Delay      (SCD):    12.798ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.621    12.798    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.518    13.316 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        8.278    21.594    clk_gen/rst_core
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.150    21.744 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       30.953    52.698    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X53Y118        FDCE                                         f  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.481    92.035    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X53Y118        FDCE                                         r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[12]/C
                         clock pessimism              0.623    92.658    
                         clock uncertainty           -0.075    92.583    
    SLICE_X53Y118        FDCE (Recov_fdce_C_CLR)     -0.607    91.976    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         91.976    
                         arrival time                         -52.698    
  -------------------------------------------------------------------
                         slack                                 39.278    

Slack (MET) :             39.278ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        39.900ns  (logic 0.668ns (1.674%)  route 39.232ns (98.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.035ns = ( 92.035 - 80.000 ) 
    Source Clock Delay      (SCD):    12.798ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.621    12.798    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.518    13.316 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        8.278    21.594    clk_gen/rst_core
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.150    21.744 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       30.953    52.698    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X53Y118        FDCE                                         f  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.481    92.035    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X53Y118        FDCE                                         r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[9]/C
                         clock pessimism              0.623    92.658    
                         clock uncertainty           -0.075    92.583    
    SLICE_X53Y118        FDCE (Recov_fdce_C_CLR)     -0.607    91.976    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         91.976    
                         arrival time                         -52.698    
  -------------------------------------------------------------------
                         slack                                 39.278    

Slack (MET) :             39.380ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[17]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        39.884ns  (logic 0.668ns (1.675%)  route 39.216ns (98.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.035ns = ( 92.035 - 80.000 ) 
    Source Clock Delay      (SCD):    12.798ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.621    12.798    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.518    13.316 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        8.278    21.594    clk_gen/rst_core
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.150    21.744 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       30.937    52.682    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X54Y118        FDCE                                         f  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.481    92.035    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X54Y118        FDCE                                         r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[17]/C
                         clock pessimism              0.623    92.658    
                         clock uncertainty           -0.075    92.583    
    SLICE_X54Y118        FDCE (Recov_fdce_C_CLR)     -0.521    92.062    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         92.062    
                         arrival time                         -52.682    
  -------------------------------------------------------------------
                         slack                                 39.380    

Slack (MET) :             39.423ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        39.763ns  (logic 0.668ns (1.680%)  route 39.095ns (98.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.044ns = ( 92.044 - 80.000 ) 
    Source Clock Delay      (SCD):    12.798ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.621    12.798    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.518    13.316 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        8.278    21.594    clk_gen/rst_core
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.150    21.744 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       30.817    52.562    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y118        FDCE                                         f  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.490    92.044    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y118        FDCE                                         r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[4]/C
                         clock pessimism              0.623    92.667    
                         clock uncertainty           -0.075    92.592    
    SLICE_X48Y118        FDCE (Recov_fdce_C_CLR)     -0.607    91.985    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         91.985    
                         arrival time                         -52.562    
  -------------------------------------------------------------------
                         slack                                 39.423    

Slack (MET) :             39.423ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_core rise@80.000ns - clk_core rise@0.000ns)
  Data Path Delay:        39.763ns  (logic 0.668ns (1.680%)  route 39.095ns (98.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.044ns = ( 92.044 - 80.000 ) 
    Source Clock Delay      (SCD):    12.798ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.621    12.798    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.518    13.316 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        8.278    21.594    clk_gen/rst_core
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.150    21.744 f  clk_gen/dout[31]_i_2__94/O
                         net (fo=6403, routed)       30.817    52.562    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X48Y118        FDCE                                         f  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    85.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    85.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    87.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    87.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535    88.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    88.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    90.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    90.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.490    92.044    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X48Y118        FDCE                                         r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]/C
                         clock pessimism              0.623    92.667    
                         clock uncertainty           -0.075    92.592    
    SLICE_X48Y118        FDCE (Recov_fdce_C_CLR)     -0.607    91.985    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         91.985    
                         arrival time                         -52.562    
  -------------------------------------------------------------------
                         slack                                 39.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[12]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.164ns (9.543%)  route 1.555ns (90.457%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.307ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.560     3.994    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.164     4.158 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        1.555     5.712    swervolf/timer_ptc/rst_core
    SLICE_X71Y41         FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.274     5.024    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     5.080 r  clk_gen/swervolfn_0_30947_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     5.371    swervolfn_0_30947_BUFG_inst_n_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     5.400 r  swervolfn_0_30947_BUFG_inst/O
                         net (fo=32, routed)          0.907     6.307    swervolf/timer_ptc/swervolfn_0_30947_BUFG
    SLICE_X71Y41         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[12]/C
                         clock pessimism             -0.851     5.456    
    SLICE_X71Y41         FDCE (Remov_fdce_C_CLR)     -0.092     5.364    swervolf/timer_ptc/rptc_hrc_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.364    
                         arrival time                           5.712    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[14]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.164ns (9.543%)  route 1.555ns (90.457%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.307ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.560     3.994    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.164     4.158 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        1.555     5.712    swervolf/timer_ptc/rst_core
    SLICE_X71Y41         FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.274     5.024    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     5.080 r  clk_gen/swervolfn_0_30947_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     5.371    swervolfn_0_30947_BUFG_inst_n_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     5.400 r  swervolfn_0_30947_BUFG_inst/O
                         net (fo=32, routed)          0.907     6.307    swervolf/timer_ptc/swervolfn_0_30947_BUFG
    SLICE_X71Y41         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[14]/C
                         clock pessimism             -0.851     5.456    
    SLICE_X71Y41         FDCE (Remov_fdce_C_CLR)     -0.092     5.364    swervolf/timer_ptc/rptc_hrc_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.364    
                         arrival time                           5.712    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[17]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.164ns (9.543%)  route 1.555ns (90.457%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.307ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.560     3.994    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.164     4.158 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        1.555     5.712    swervolf/timer_ptc/rst_core
    SLICE_X71Y41         FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.274     5.024    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     5.080 r  clk_gen/swervolfn_0_30947_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     5.371    swervolfn_0_30947_BUFG_inst_n_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     5.400 r  swervolfn_0_30947_BUFG_inst/O
                         net (fo=32, routed)          0.907     6.307    swervolf/timer_ptc/swervolfn_0_30947_BUFG
    SLICE_X71Y41         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[17]/C
                         clock pessimism             -0.851     5.456    
    SLICE_X71Y41         FDCE (Remov_fdce_C_CLR)     -0.092     5.364    swervolf/timer_ptc/rptc_hrc_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.364    
                         arrival time                           5.712    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[28]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.164ns (9.224%)  route 1.614ns (90.776%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.307ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.560     3.994    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.164     4.158 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        1.614     5.772    swervolf/timer_ptc/rst_core
    SLICE_X71Y42         FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.274     5.024    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     5.080 r  clk_gen/swervolfn_0_30947_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     5.371    swervolfn_0_30947_BUFG_inst_n_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     5.400 r  swervolfn_0_30947_BUFG_inst/O
                         net (fo=32, routed)          0.907     6.307    swervolf/timer_ptc/swervolfn_0_30947_BUFG
    SLICE_X71Y42         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[28]/C
                         clock pessimism             -0.851     5.456    
    SLICE_X71Y42         FDCE (Remov_fdce_C_CLR)     -0.092     5.364    swervolf/timer_ptc/rptc_hrc_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.364    
                         arrival time                           5.772    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[30]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.164ns (9.224%)  route 1.614ns (90.776%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.307ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.560     3.994    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.164     4.158 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        1.614     5.772    swervolf/timer_ptc/rst_core
    SLICE_X71Y42         FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.274     5.024    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     5.080 r  clk_gen/swervolfn_0_30947_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     5.371    swervolfn_0_30947_BUFG_inst_n_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     5.400 r  swervolfn_0_30947_BUFG_inst/O
                         net (fo=32, routed)          0.907     6.307    swervolf/timer_ptc/swervolfn_0_30947_BUFG
    SLICE_X71Y42         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[30]/C
                         clock pessimism             -0.851     5.456    
    SLICE_X71Y42         FDCE (Remov_fdce_C_CLR)     -0.092     5.364    swervolf/timer_ptc/rptc_hrc_reg[30]
  -------------------------------------------------------------------
                         required time                         -5.364    
                         arrival time                           5.772    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[29]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.164ns (22.370%)  route 0.569ns (77.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.560     3.994    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.164     4.158 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        0.569     4.727    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/rst_core
    SLICE_X58Y46         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.905     5.239    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[29]/C
                         clock pessimism             -0.905     4.334    
    SLICE_X58Y46         FDCE (Remov_fdce_C_CLR)     -0.067     4.267    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.267    
                         arrival time                           4.727    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.164ns (22.370%)  route 0.569ns (77.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.560     3.994    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.164     4.158 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        0.569     4.727    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/rst_core
    SLICE_X58Y46         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.905     5.239    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X58Y46         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]/C
                         clock pessimism             -0.905     4.334    
    SLICE_X58Y46         FDCE (Remov_fdce_C_CLR)     -0.067     4.267    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         -4.267    
                         arrival time                           4.727    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[24]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.164ns (8.842%)  route 1.691ns (91.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.308ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.560     3.994    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.164     4.158 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        1.691     5.849    swervolf/timer_ptc/rst_core
    SLICE_X71Y43         FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.274     5.024    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     5.080 r  clk_gen/swervolfn_0_30947_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     5.371    swervolfn_0_30947_BUFG_inst_n_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     5.400 r  swervolfn_0_30947_BUFG_inst/O
                         net (fo=32, routed)          0.908     6.308    swervolf/timer_ptc/swervolfn_0_30947_BUFG
    SLICE_X71Y43         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[24]/C
                         clock pessimism             -0.851     5.457    
    SLICE_X71Y43         FDCE (Remov_fdce_C_CLR)     -0.092     5.365    swervolf/timer_ptc/rptc_hrc_reg[24]
  -------------------------------------------------------------------
                         required time                         -5.365    
                         arrival time                           5.849    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[31]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.164ns (8.842%)  route 1.691ns (91.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.308ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.560     3.994    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.164     4.158 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        1.691     5.849    swervolf/timer_ptc/rst_core
    SLICE_X71Y43         FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.274     5.024    clk_gen/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056     5.080 r  clk_gen/swervolfn_0_30947_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.291     5.371    swervolfn_0_30947_BUFG_inst_n_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     5.400 r  swervolfn_0_30947_BUFG_inst/O
                         net (fo=32, routed)          0.908     6.308    swervolf/timer_ptc/swervolfn_0_30947_BUFG
    SLICE_X71Y43         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[31]/C
                         clock pessimism             -0.851     5.457    
    SLICE_X71Y43         FDCE (Remov_fdce_C_CLR)     -0.092     5.365    swervolf/timer_ptc/rptc_hrc_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.365    
                         arrival time                           5.849    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            swervolf/timer_ptc/rptc_lrc_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.164ns (8.583%)  route 1.747ns (91.417%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.330ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.851ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.560     3.994    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.164     4.158 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2573, routed)        1.747     5.905    swervolf/timer_ptc/rst_core
    SLICE_X77Y38         FDCE                                         f  swervolf/timer_ptc/rptc_lrc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.274     5.024    swervolf/timer_ptc/clk_core
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.056     5.080 r  swervolf/timer_ptc/rptc_lrc[31]_i_4/O
                         net (fo=1, routed)           0.296     5.376    swervolf_n_567
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     5.405 r  rptc_lrc_reg[31]_i_3/O
                         net (fo=32, routed)          0.926     6.330    swervolf/timer_ptc/rptc_lrc_reg[31]_2
    SLICE_X77Y38         FDCE                                         r  swervolf/timer_ptc/rptc_lrc_reg[0]/C
                         clock pessimism             -0.851     5.479    
    SLICE_X77Y38         FDCE (Remov_fdce_C_CLR)     -0.092     5.387    swervolf/timer_ptc/rptc_lrc_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.387    
                         arrival time                           5.905    
  -------------------------------------------------------------------
                         slack                                  0.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[66]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 0.419ns (5.153%)  route 7.712ns (94.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.873ns = ( 18.873 - 10.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.721     9.353    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.419     9.772 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        7.712    17.483    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X58Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.654    18.873    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X58Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[66]/C
                         clock pessimism              0.420    19.293    
                         clock uncertainty           -0.057    19.236    
    SLICE_X58Y25         FDCE (Recov_fdce_C_CLR)     -0.536    18.700    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         18.700    
                         arrival time                         -17.483    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 0.419ns (5.153%)  route 7.712ns (94.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.873ns = ( 18.873 - 10.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.721     9.353    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.419     9.772 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        7.712    17.483    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X58Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.654    18.873    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X58Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]/C
                         clock pessimism              0.420    19.293    
                         clock uncertainty           -0.057    19.236    
    SLICE_X58Y25         FDCE (Recov_fdce_C_CLR)     -0.494    18.742    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -17.483    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[22]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 0.419ns (5.153%)  route 7.712ns (94.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.873ns = ( 18.873 - 10.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.721     9.353    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.419     9.772 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        7.712    17.483    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X58Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.654    18.873    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X58Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[22]/C
                         clock pessimism              0.420    19.293    
                         clock uncertainty           -0.057    19.236    
    SLICE_X58Y25         FDCE (Recov_fdce_C_CLR)     -0.494    18.742    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -17.483    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[50]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 0.419ns (5.153%)  route 7.712ns (94.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.873ns = ( 18.873 - 10.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.721     9.353    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.419     9.772 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        7.712    17.483    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X58Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.654    18.873    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X58Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[50]/C
                         clock pessimism              0.420    19.293    
                         clock uncertainty           -0.057    19.236    
    SLICE_X58Y25         FDCE (Recov_fdce_C_CLR)     -0.494    18.742    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -17.483    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 0.419ns (5.153%)  route 7.712ns (94.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.873ns = ( 18.873 - 10.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.721     9.353    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.419     9.772 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        7.712    17.483    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X58Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.654    18.873    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X58Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]/C
                         clock pessimism              0.420    19.293    
                         clock uncertainty           -0.057    19.236    
    SLICE_X58Y25         FDCE (Recov_fdce_C_CLR)     -0.494    18.742    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -17.483    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[39]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 0.419ns (5.239%)  route 7.579ns (94.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.875ns = ( 18.875 - 10.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.721     9.353    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.419     9.772 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        7.579    17.350    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X58Y26         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.656    18.875    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X58Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[39]/C
                         clock pessimism              0.420    19.295    
                         clock uncertainty           -0.057    19.238    
    SLICE_X58Y26         FDCE (Recov_fdce_C_CLR)     -0.494    18.744    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -17.350    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 0.419ns (5.239%)  route 7.579ns (94.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.875ns = ( 18.875 - 10.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.721     9.353    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.419     9.772 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        7.579    17.350    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X58Y26         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.656    18.875    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X58Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/C
                         clock pessimism              0.420    19.295    
                         clock uncertainty           -0.057    19.238    
    SLICE_X58Y26         FDCE (Recov_fdce_C_CLR)     -0.494    18.744    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -17.350    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 0.419ns (5.411%)  route 7.325ns (94.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.886ns = ( 18.886 - 10.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.721     9.353    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.419     9.772 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        7.325    17.096    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X64Y33         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.667    18.886    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y33         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
                         clock pessimism              0.420    19.306    
                         clock uncertainty           -0.057    19.249    
    SLICE_X64Y33         FDCE (Recov_fdce_C_CLR)     -0.580    18.669    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 0.419ns (5.411%)  route 7.325ns (94.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.886ns = ( 18.886 - 10.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.721     9.353    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.419     9.772 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        7.325    17.096    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X64Y33         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.667    18.886    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y33         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism              0.420    19.306    
                         clock uncertainty           -0.057    19.249    
    SLICE_X64Y33         FDCE (Recov_fdce_C_CLR)     -0.580    18.669    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 0.419ns (5.411%)  route 7.325ns (94.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.886ns = ( 18.886 - 10.000 ) 
    Source Clock Delay      (SCD):    9.353ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.721     9.353    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.419     9.772 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        7.325    17.096    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X64Y33         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.667    18.886    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X64Y33         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism              0.420    19.306    
                         clock uncertainty           -0.057    19.249    
    SLICE_X64Y33         FDCE (Recov_fdce_C_CLR)     -0.580    18.669    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                  1.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.128ns (10.794%)  route 1.058ns (89.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.761ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.600     2.887    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.128     3.015 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.058     4.073    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y27         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.895     3.761    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism             -0.583     3.177    
    SLICE_X68Y27         FDCE (Remov_fdce_C_CLR)     -0.146     3.031    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.031    
                         arrival time                           4.073    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.128ns (10.794%)  route 1.058ns (89.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.761ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.600     2.887    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.128     3.015 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.058     4.073    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y27         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.895     3.761    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism             -0.583     3.177    
    SLICE_X68Y27         FDCE (Remov_fdce_C_CLR)     -0.146     3.031    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.031    
                         arrival time                           4.073    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.128ns (10.794%)  route 1.058ns (89.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.761ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.600     2.887    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.128     3.015 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.058     4.073    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y27         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.895     3.761    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism             -0.583     3.177    
    SLICE_X68Y27         FDCE (Remov_fdce_C_CLR)     -0.146     3.031    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.031    
                         arrival time                           4.073    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.128ns (10.794%)  route 1.058ns (89.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.761ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.600     2.887    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.128     3.015 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.058     4.073    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X68Y27         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.895     3.761    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y27         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism             -0.583     3.177    
    SLICE_X68Y27         FDCE (Remov_fdce_C_CLR)     -0.146     3.031    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.031    
                         arrival time                           4.073    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.325ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[13]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.128ns (8.743%)  route 1.336ns (91.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.600     2.887    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.128     3.015 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.336     4.351    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X61Y23         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.890     3.756    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X61Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[13]/C
                         clock pessimism             -0.583     3.172    
    SLICE_X61Y23         FDCE (Remov_fdce_C_CLR)     -0.146     3.026    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[49]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.128ns (8.743%)  route 1.336ns (91.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.600     2.887    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.128     3.015 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.336     4.351    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X61Y23         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.890     3.756    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X61Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[49]/C
                         clock pessimism             -0.583     3.172    
    SLICE_X61Y23         FDCE (Remov_fdce_C_CLR)     -0.146     3.026    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.128ns (8.743%)  route 1.336ns (91.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.600     2.887    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.128     3.015 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.336     4.351    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X61Y23         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.890     3.756    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X61Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]/C
                         clock pessimism             -0.583     3.172    
    SLICE_X61Y23         FDCE (Remov_fdce_C_CLR)     -0.146     3.026    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.128ns (7.382%)  route 1.606ns (92.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.600     2.887    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.128     3.015 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.606     4.621    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X46Y17         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.897     3.763    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X46Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]/C
                         clock pessimism             -0.583     3.179    
    SLICE_X46Y17         FDCE (Remov_fdce_C_CLR)     -0.121     3.058    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           4.621    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.128ns (7.382%)  route 1.606ns (92.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.600     2.887    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.128     3.015 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.606     4.621    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X46Y17         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.897     3.763    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X46Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/C
                         clock pessimism             -0.583     3.179    
    SLICE_X46Y17         FDCE (Remov_fdce_C_CLR)     -0.121     3.058    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           4.621    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[53]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.128ns (7.382%)  route 1.606ns (92.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.600     2.887    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDPE (Prop_fdpe_C_Q)         0.128     3.015 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1443, routed)        1.606     4.621    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X46Y17         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.897     3.763    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X46Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[53]/C
                         clock pessimism             -0.583     3.179    
    SLICE_X46Y17         FDCE (Remov_fdce_C_CLR)     -0.121     3.058    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           4.621    
  -------------------------------------------------------------------
                         slack                                  1.563    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tck_dtmcs
  To Clock:  clk_core

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.214ns  (logic 2.071ns (18.467%)  route 9.143ns (81.533%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        8.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.223ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.799     3.587    tap/dtmcs_tck
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.105 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           0.884     4.989    tap/dmi_reg_addr[1]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.113 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.098     6.211    tap/dout[30]_i_6__6_n_0
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.363 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          0.764     7.127    tap/dtmcs_r_reg[34]_7
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.325     7.452 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.107     8.559    tap/dtmcs_r_reg[34]_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.891 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.295     9.186    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.310 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           0.873    10.183    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.307 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.151    10.458    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.582 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.848    11.431    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.555 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          3.123    14.678    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2
    SLICE_X43Y32         LUT5 (Prop_lut5_I3_O)        0.124    14.802 r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__368/O
                         net (fo=1, routed)           0.000    14.802    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[0]
    SLICE_X43Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.669    12.223    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X43Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.096ns  (logic 2.071ns (18.665%)  route 9.025ns (81.335%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        8.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.213ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.799     3.587    tap/dtmcs_tck
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.105 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           0.884     4.989    tap/dmi_reg_addr[1]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.113 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.098     6.211    tap/dout[30]_i_6__6_n_0
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.363 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          0.764     7.127    tap/dtmcs_r_reg[34]_7
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.325     7.452 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.107     8.559    tap/dtmcs_r_reg[34]_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.891 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.295     9.186    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.310 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           0.873    10.183    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.307 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.151    10.458    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.582 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.848    11.431    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.555 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          3.005    14.559    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I1_O)        0.124    14.683 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[22]_i_1__78/O
                         net (fo=1, routed)           0.000    14.683    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[22]
    SLICE_X54Y33         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.659    12.213    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X54Y33         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.942ns  (logic 2.071ns (18.926%)  route 8.871ns (81.073%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        8.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.214ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.799     3.587    tap/dtmcs_tck
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.105 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           0.884     4.989    tap/dmi_reg_addr[1]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.113 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.098     6.211    tap/dout[30]_i_6__6_n_0
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.363 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          0.764     7.127    tap/dtmcs_r_reg[34]_7
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.325     7.452 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.107     8.559    tap/dtmcs_r_reg[34]_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.891 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.295     9.186    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.310 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           0.873    10.183    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.307 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.151    10.458    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.582 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.848    11.431    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.555 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.851    14.406    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I1_O)        0.124    14.530 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[27]_i_1__69/O
                         net (fo=1, routed)           0.000    14.530    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[27]
    SLICE_X52Y34         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.660    12.214    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X52Y34         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.841ns  (logic 2.071ns (19.103%)  route 8.770ns (80.897%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        8.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.222ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.799     3.587    tap/dtmcs_tck
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.105 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           0.884     4.989    tap/dmi_reg_addr[1]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.113 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.098     6.211    tap/dout[30]_i_6__6_n_0
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.363 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          0.764     7.127    tap/dtmcs_r_reg[34]_7
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.325     7.452 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.107     8.559    tap/dtmcs_r_reg[34]_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.891 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.295     9.186    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.310 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           0.873    10.183    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.307 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.151    10.458    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.582 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.848    11.431    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.555 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.750    14.305    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I1_O)        0.124    14.429 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[25]_i_1__72/O
                         net (fo=1, routed)           0.000    14.429    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[25]
    SLICE_X49Y33         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.668    12.222    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X49Y33         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.836ns  (logic 2.071ns (19.112%)  route 8.765ns (80.887%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        8.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.215ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.799     3.587    tap/dtmcs_tck
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.105 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           0.884     4.989    tap/dmi_reg_addr[1]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.113 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.098     6.211    tap/dout[30]_i_6__6_n_0
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.363 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          0.764     7.127    tap/dtmcs_r_reg[34]_7
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.325     7.452 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.107     8.559    tap/dtmcs_r_reg[34]_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.891 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.295     9.186    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.310 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           0.873    10.183    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.307 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.151    10.458    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.582 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.848    11.431    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.555 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.745    14.299    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X52Y35         LUT6 (Prop_lut6_I1_O)        0.124    14.423 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[21]_i_1__79/O
                         net (fo=1, routed)           0.000    14.423    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[21]
    SLICE_X52Y35         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.661    12.215    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X52Y35         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.830ns  (logic 2.071ns (19.123%)  route 8.759ns (80.877%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        8.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.209ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.799     3.587    tap/dtmcs_tck
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.105 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           0.884     4.989    tap/dmi_reg_addr[1]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.113 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.098     6.211    tap/dout[30]_i_6__6_n_0
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.363 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          0.764     7.127    tap/dtmcs_r_reg[34]_7
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.325     7.452 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.107     8.559    tap/dtmcs_r_reg[34]_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.891 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.295     9.186    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.310 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           0.873    10.183    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.307 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.151    10.458    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.582 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.848    11.431    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.555 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.739    14.293    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.417 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[4]_i_1__98/O
                         net (fo=1, routed)           0.000    14.417    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[4]
    SLICE_X53Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.655    12.209    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X53Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[4]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.828ns  (logic 2.071ns (19.126%)  route 8.757ns (80.874%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        8.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.209ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.799     3.587    tap/dtmcs_tck
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.105 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           0.884     4.989    tap/dmi_reg_addr[1]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.113 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.098     6.211    tap/dout[30]_i_6__6_n_0
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.363 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          0.764     7.127    tap/dtmcs_r_reg[34]_7
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.325     7.452 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.107     8.559    tap/dtmcs_r_reg[34]_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.891 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.295     9.186    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.310 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           0.873    10.183    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.307 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.151    10.458    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.582 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.848    11.431    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.555 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.737    14.291    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.415 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[14]_i_1__81/O
                         net (fo=1, routed)           0.000    14.415    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[14]
    SLICE_X53Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.655    12.209    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X53Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.767ns  (logic 2.071ns (19.234%)  route 8.696ns (80.766%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        8.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.221ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.799     3.587    tap/dtmcs_tck
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.105 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           0.884     4.989    tap/dmi_reg_addr[1]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.113 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.098     6.211    tap/dout[30]_i_6__6_n_0
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.363 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          0.764     7.127    tap/dtmcs_r_reg[34]_7
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.325     7.452 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.107     8.559    tap/dtmcs_r_reg[34]_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.891 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.295     9.186    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.310 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           0.873    10.183    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.307 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.151    10.458    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.582 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.848    11.431    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.555 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.676    14.231    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2
    SLICE_X51Y34         LUT5 (Prop_lut5_I3_O)        0.124    14.355 r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[7]_i_1__89/O
                         net (fo=1, routed)           0.000    14.355    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[7]
    SLICE_X51Y34         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.667    12.221    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X51Y34         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.726ns  (logic 2.071ns (19.309%)  route 8.655ns (80.691%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        8.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.217ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.799     3.587    tap/dtmcs_tck
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.105 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           0.884     4.989    tap/dmi_reg_addr[1]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.113 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.098     6.211    tap/dout[30]_i_6__6_n_0
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.363 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          0.764     7.127    tap/dtmcs_r_reg[34]_7
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.325     7.452 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.107     8.559    tap/dtmcs_r_reg[34]_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.891 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.295     9.186    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.310 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           0.873    10.183    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.307 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.151    10.458    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.582 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.848    11.431    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.555 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.634    14.189    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.124    14.313 r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout[16]_i_1__83/O
                         net (fo=1, routed)           0.000    14.313    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/din0[16]
    SLICE_X50Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.663    12.217    swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X50Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[16]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.678ns  (logic 2.071ns (19.394%)  route 8.607ns (80.606%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        8.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.210ns
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.799     3.587    tap/dtmcs_tck
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     4.105 f  tap/dtmcs_r_reg[35]/Q
                         net (fo=9, routed)           0.884     4.989    tap/dmi_reg_addr[1]
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.113 f  tap/dout[30]_i_6__6/O
                         net (fo=2, routed)           1.098     6.211    tap/dout[30]_i_6__6_n_0
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.152     6.363 f  tap/dout[30]_i_3__21/O
                         net (fo=33, routed)          0.764     7.127    tap/dtmcs_r_reg[34]_7
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.325     7.452 f  tap/dout[31]_i_4__48/O
                         net (fo=34, routed)          1.107     8.559    tap/dtmcs_r_reg[34]_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.891 f  tap/dout[0]_i_3__30/O
                         net (fo=1, routed)           0.295     9.186    swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout_reg[0]_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I0_O)        0.124     9.310 f  swervolf/rvtop/veer/dbg/sbcs_error_reg/genblock.dffs/dout[0]_i_2__106/O
                         net (fo=2, routed)           0.873    10.183    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout_reg[0]_4
    SLICE_X49Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.307 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12/O
                         net (fo=1, routed)           0.151    10.458    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_5__12_n_0
    SLICE_X49Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.582 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_3__25/O
                         net (fo=5, routed)           0.848    11.431    swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__105_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.555 r  swervolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[31]_i_3__55/O
                         net (fo=64, routed)          2.587    14.142    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2
    SLICE_X52Y31         LUT5 (Prop_lut5_I1_O)        0.124    14.266 r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[11]_i_1__87/O
                         net (fo=1, routed)           0.000    14.266    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[11]
    SLICE_X52Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.656    12.210    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X52Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/dtmcs_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.298%)  route 0.163ns (46.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.624     1.299    tap/dtmcs_tck
    SLICE_X48Y32         FDRE                                         r  tap/dtmcs_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.440 r  tap/dtmcs_r_reg[27]/Q
                         net (fo=7, routed)           0.163     1.603    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_1[25]
    SLICE_X49Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.648 r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout[25]_i_1__73/O
                         net (fo=1, routed)           0.000     1.648    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/din0[25]
    SLICE_X49Y33         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.898     5.232    swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X49Y33         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbdata0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.780%)  route 0.213ns (60.220%))
  Logic Levels:           0  
  Clock Path Skew:        3.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.227ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.624     1.299    tap/dtmcs_tck
    SLICE_X49Y32         FDRE                                         r  tap/dtmcs_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141     1.440 r  tap/dtmcs_r_reg[21]/Q
                         net (fo=7, routed)           0.213     1.654    swervolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/dout_reg[31][4]
    SLICE_X50Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.893     5.227    swervolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/clk_core_BUFG
    SLICE_X50Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/dout_reg[4]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.755%)  route 0.147ns (41.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.233ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.626     1.301    tap/dtmcs_tck
    SLICE_X42Y32         FDRE                                         r  tap/dtmcs_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.465 r  tap/dtmcs_r_reg[33]/Q
                         net (fo=9, routed)           0.147     1.612    swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[31]
    SLICE_X41Y31         LUT5 (Prop_lut5_I3_O)        0.045     1.657 r  swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__82/O
                         net (fo=1, routed)           0.000     1.657    swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/din0[31]
    SLICE_X41Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.899     5.233    swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X41Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_data1_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.485%)  route 0.175ns (48.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.627     1.302    tap/dtmcs_tck
    SLICE_X37Y30         FDRE                                         r  tap/dtmcs_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.443 r  tap/dtmcs_r_reg[2]/Q
                         net (fo=8, routed)           0.175     1.618    tap/Q[0]
    SLICE_X36Y29         LUT5 (Prop_lut5_I3_O)        0.045     1.663 r  tap/dout[0]_i_1__567/O
                         net (fo=1, routed)           0.000     1.663    swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y29         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.898     5.232    swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/clk_core_BUFG
    SLICE_X36Y29         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcontrol_dmactive_ff/genblock.dffs/dout_reg[0]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.222%)  route 0.192ns (50.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.226ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.621     1.296    tap/dtmcs_tck
    SLICE_X49Y29         FDRE                                         r  tap/dtmcs_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141     1.437 r  tap/dtmcs_r_reg[14]/Q
                         net (fo=8, routed)           0.192     1.629    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[12]
    SLICE_X46Y27         LUT5 (Prop_lut5_I1_O)        0.045     1.674 r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout[12]_i_1__88/O
                         net (fo=1, routed)           0.000     1.674    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/din0[12]
    SLICE_X46Y27         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.892     5.226    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X46Y27         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[12]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.689%)  route 0.243ns (63.311%))
  Logic Levels:           0  
  Clock Path Skew:        3.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.234ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.624     1.299    tap/dtmcs_tck
    SLICE_X48Y32         FDRE                                         r  tap/dtmcs_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.440 r  tap/dtmcs_r_reg[29]/Q
                         net (fo=7, routed)           0.243     1.684    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]_11[8]
    SLICE_X44Y33         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.900     5.234    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X44Y33         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[11]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.627%)  route 0.221ns (57.373%))
  Logic Levels:           0  
  Clock Path Skew:        3.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.624     1.299    tap/dtmcs_tck
    SLICE_X42Y30         FDRE                                         r  tap/dtmcs_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.463 r  tap/dtmcs_r_reg[24]/Q
                         net (fo=7, routed)           0.221     1.684    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[15]_11[4]
    SLICE_X42Y29         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.896     5.230    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X42Y29         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[6]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.677%)  route 0.204ns (52.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.233ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.624     1.299    tap/dtmcs_tck
    SLICE_X48Y32         FDRE                                         r  tap/dtmcs_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.440 f  tap/dtmcs_r_reg[28]/Q
                         net (fo=8, routed)           0.204     1.644    tap/Q[26]
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.689 r  tap/dout[2]_i_1__122/O
                         net (fo=1, routed)           0.000     1.689    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]_24
    SLICE_X44Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.899     5.233    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X44Y32         FDCE                                         r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[2]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.376%)  route 0.183ns (46.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.626     1.301    tap/dtmcs_tck
    SLICE_X42Y32         FDRE                                         r  tap/dtmcs_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.465 r  tap/dtmcs_r_reg[33]/Q
                         net (fo=9, routed)           0.183     1.648    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]_0[31]
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.045     1.693 r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__79/O
                         net (fo=1, routed)           0.000     1.693    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/din0[31]
    SLICE_X44Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.898     5.232    swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X44Y31         FDCE                                         r  swervolf/rvtop/veer/dbg/dbg_sbaddress0_reg/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C

Slack:                    inf
  Source:                 tap/dtmcs_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            swervolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.166%)  route 0.270ns (67.834%))
  Logic Levels:           0  
  Clock Path Skew:        3.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.227ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.621     1.296    tap/dtmcs_tck
    SLICE_X49Y29         FDRE                                         r  tap/dtmcs_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.128     1.424 r  tap/dtmcs_r_reg[19]/Q
                         net (fo=7, routed)           0.270     1.694    swervolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/dout_reg[31][2]
    SLICE_X50Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.893     5.227    swervolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/clk_core_BUFG
    SLICE_X50Y30         FDCE                                         r  swervolf/rvtop/veer/dbg/sbcs_misc_reg/genblock.dffs/dout_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 0.124ns (2.941%)  route 4.092ns (97.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.152     3.152    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X78Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.276 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.940     4.216    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X89Y66         FDPE                                         f  ddr2/ldc/FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.602     8.822    ddr2/ldc/iodelay_clk
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_1/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 0.124ns (2.941%)  route 4.092ns (97.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.152     3.152    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X78Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.276 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.940     4.216    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X89Y66         FDPE                                         f  ddr2/ldc/FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.602     8.822    ddr2/ldc/iodelay_clk
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.796ns  (logic 0.045ns (2.505%)  route 1.751ns (97.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.344     1.344    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X78Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.389 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.407     1.796    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X89Y66         FDPE                                         f  ddr2/ldc/FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.870     3.736    ddr2/ldc/iodelay_clk
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_1/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.796ns  (logic 0.045ns (2.505%)  route 1.751ns (97.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.344     1.344    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X78Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.389 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.407     1.796    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X89Y66         FDPE                                         f  ddr2/ldc/FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.870     3.736    ddr2/ldc/iodelay_clk
    SLICE_X89Y66         FDPE                                         r  ddr2/ldc/FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_2/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.881ns  (logic 0.124ns (3.195%)  route 3.757ns (96.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.152     3.152    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X78Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.276 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.605     3.881    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X82Y65         FDPE                                         f  ddr2/ldc/FDPE_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.601     8.821    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_2/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_3/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.881ns  (logic 0.124ns (3.195%)  route 3.757ns (96.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.152     3.152    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X78Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.276 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.605     3.881    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X82Y65         FDPE                                         f  ddr2/ldc/FDPE_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.601     8.821    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_2/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.659ns  (logic 0.045ns (2.713%)  route 1.614ns (97.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.344     1.344    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X78Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.389 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.270     1.659    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X82Y65         FDPE                                         f  ddr2/ldc/FDPE_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.870     3.736    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_2/C

Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            ddr2/ldc/FDPE_3/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.659ns  (logic 0.045ns (2.713%)  route 1.614ns (97.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  ddr2/ldc/PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.344     1.344    ddr2/ldc/PLLE2_ADV_n_8
    SLICE_X78Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.389 f  ddr2/ldc/FDPE_i_1/O
                         net (fo=4, routed)           0.270     1.659    ddr2/ldc/xilinxasyncresetsynchronizerimpl0
    SLICE_X82Y65         FDPE                                         f  ddr2/ldc/FDPE_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.870     3.736    ddr2/ldc/BUFG_1_0
    SLICE_X82Y65         FDPE                                         r  ddr2/ldc/FDPE_3/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1
  To Clock:  clkout1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.928ns
    Source Clock Delay      (SCD):    9.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.836     9.468    ddr2/ldc/BUFG_1_0
    SLICE_X80Y26         FDRE                                         r  ddr2/ldc/regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y26         FDRE (Prop_fdre_C_Q)         0.518     9.986 r  ddr2/ldc/regs0_reg/Q
                         net (fo=1, routed)           0.190    10.175    ddr2/ldc/regs0
    SLICE_X80Y26         FDRE                                         r  ddr2/ldc/regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.709     8.928    ddr2/ldc/BUFG_1_0
    SLICE_X80Y26         FDRE                                         r  ddr2/ldc/regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.641     2.929    ddr2/ldc/BUFG_1_0
    SLICE_X80Y26         FDRE                                         r  ddr2/ldc/regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y26         FDRE (Prop_fdre_C_Q)         0.164     3.093 r  ddr2/ldc/regs0_reg/Q
                         net (fo=1, routed)           0.056     3.149    ddr2/ldc/regs0
    SLICE_X80Y26         FDRE                                         r  ddr2/ldc/regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.914     3.780    ddr2/ldc/BUFG_1_0
    SLICE_X80Y26         FDRE                                         r  ddr2/ldc/regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_core
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.227ns  (logic 4.872ns (36.835%)  route 8.355ns (63.165%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.800    12.977    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X64Y37         FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.456    13.433 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/Q
                         net (fo=17, routed)          1.430    14.863    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.124    14.987 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000    14.987    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10_n_0
    SLICE_X58Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    15.196 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.319    16.516    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[0]
    SLICE_X58Y43         LUT4 (Prop_lut4_I2_O)        0.326    16.842 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.606    22.447    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.757    26.205 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    26.205    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/uart16550_0/regs/mcr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.703ns  (logic 4.273ns (33.640%)  route 8.430ns (66.360%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.810    12.987    swervolf/uart16550_0/regs/clk_core_BUFG
    SLICE_X39Y6          FDCE                                         r  swervolf/uart16550_0/regs/mcr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.419    13.406 r  swervolf/uart16550_0/regs/mcr_reg[4]/Q
                         net (fo=11, routed)          1.139    14.545    swervolf/uart16550_0/regs/transmitter/o_uart_tx_0[0]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.299    14.844 r  swervolf/uart16550_0/regs/transmitter/o_uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           7.291    22.135    o_uart_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    25.690 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    25.690    o_uart_tx
    D4                                                                r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.311ns  (logic 4.579ns (37.196%)  route 7.732ns (62.804%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.800    12.977    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X64Y37         FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.456    13.433 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/Q
                         net (fo=17, routed)          1.430    14.863    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.124    14.987 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000    14.987    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10_n_0
    SLICE_X58Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    15.196 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.319    16.516    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[0]
    SLICE_X58Y43         LUT4 (Prop_lut4_I1_O)        0.297    16.813 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.982    21.795    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    25.288 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    25.288    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/Digits_Reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.064ns  (logic 5.081ns (42.121%)  route 6.982ns (57.879%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.798    12.975    swervolf/syscon/clk_core_BUFG
    SLICE_X58Y38         FDRE                                         r  swervolf/syscon/Digits_Reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.478    13.453 r  swervolf/syscon/Digits_Reg_reg[21]/Q
                         net (fo=1, routed)           1.031    14.484    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[21]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.298    14.782 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    14.782    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    14.999 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.486    16.485    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X58Y43         LUT4 (Prop_lut4_I0_O)        0.327    16.812 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.466    21.278    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.761    25.039 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    25.039    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/Digits_Reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.607ns  (logic 5.056ns (43.558%)  route 6.551ns (56.442%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.798    12.975    swervolf/syscon/clk_core_BUFG
    SLICE_X58Y38         FDRE                                         r  swervolf/syscon/Digits_Reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.478    13.453 f  swervolf/syscon/Digits_Reg_reg[21]/Q
                         net (fo=1, routed)           1.031    14.484    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[21]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.298    14.782 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    14.782    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    14.999 f  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.496    16.495    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X58Y43         LUT4 (Prop_lut4_I1_O)        0.325    16.820 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.025    20.844    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.738    24.582 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    24.582    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/spi2/ss_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            o_accel_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.970ns  (logic 4.180ns (38.108%)  route 6.789ns (61.892%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.804    12.981    swervolf/spi2/clk_core_BUFG
    SLICE_X70Y43         FDRE                                         r  swervolf/spi2/ss_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y43         FDRE (Prop_fdre_C_Q)         0.518    13.499 f  swervolf/spi2/ss_r_reg[0]/Q
                         net (fo=3, routed)           0.984    14.483    swervolf/spi2/ss_r
    SLICE_X68Y46         LUT1 (Prop_lut1_I0_O)        0.124    14.607 r  swervolf/spi2/o_accel_cs_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.805    20.413    o_accel_cs_n_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    23.951 r  o_accel_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000    23.951    o_accel_cs_n
    D15                                                               r  o_accel_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.797ns  (logic 4.647ns (43.037%)  route 6.150ns (56.963%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.800    12.977    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X64Y37         FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.456    13.433 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[15]/Q
                         net (fo=17, routed)          1.430    14.863    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[0]
    SLICE_X58Y38         LUT6 (Prop_lut6_I4_O)        0.124    14.987 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000    14.987    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_10_n_0
    SLICE_X58Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    15.196 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.338    16.535    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[0]
    SLICE_X58Y43         LUT4 (Prop_lut4_I3_O)        0.297    16.832 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.382    20.214    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    23.774 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    23.774    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.771ns  (logic 4.368ns (40.554%)  route 6.403ns (59.446%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.801    12.978    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/clk_core_BUFG
    SLICE_X64Y38         FDCE                                         r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.456    13.434 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/counter_q_reg[17]/Q
                         net (fo=13, routed)          1.431    14.866    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/sel0[2]
    SLICE_X58Y38         LUT4 (Prop_lut4_I0_O)        0.153    15.019 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.972    19.990    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.759    23.749 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.749    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/Digits_Reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.754ns  (logic 4.869ns (45.278%)  route 5.884ns (54.722%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.798    12.975    swervolf/syscon/clk_core_BUFG
    SLICE_X58Y38         FDRE                                         r  swervolf/syscon/Digits_Reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.478    13.453 r  swervolf/syscon/Digits_Reg_reg[21]/Q
                         net (fo=1, routed)           1.031    14.484    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[21]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.298    14.782 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    14.782    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    14.999 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.496    16.495    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X58Y43         LUT4 (Prop_lut4_I3_O)        0.299    16.794 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.358    20.152    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    23.729 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    23.729    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/syscon/Digits_Reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.720ns  (logic 4.847ns (45.220%)  route 5.872ns (54.780%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.704    11.081    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.798    12.975    swervolf/syscon/clk_core_BUFG
    SLICE_X58Y38         FDRE                                         r  swervolf/syscon/Digits_Reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.478    13.453 r  swervolf/syscon/Digits_Reg_reg[21]/Q
                         net (fo=1, routed)           1.031    14.484    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_2_0[21]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.298    14.782 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    14.782    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_13_n_0
    SLICE_X63Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    14.999 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.486    16.485    swervolf/syscon/SegDispl_Ctr/counter20/i_counter/Select_Digits/IN_DATA__27[1]
    SLICE_X58Y43         LUT4 (Prop_lut4_I3_O)        0.299    16.784 r  swervolf/syscon/SegDispl_Ctr/counter20/i_counter/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.356    20.140    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    23.695 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    23.695    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swervolf/gpio_module/ext_pad_o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.303ns (76.848%)  route 0.392ns (23.152%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.605     4.039    swervolf/gpio_module/clk_core_BUFG
    SLICE_X85Y51         FDCE                                         r  swervolf/gpio_module/ext_pad_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDCE (Prop_fdce_C_Q)         0.141     4.180 r  swervolf/gpio_module/ext_pad_o_reg[24]/Q
                         net (fo=1, routed)           0.392     4.572    i_sw_IOBUF[8]_inst/I
    T8                   OBUFT (Prop_obuft_I_O)       1.162     5.734 r  i_sw_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.734    i_sw[8]
    T8                                                                r  i_sw[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/ext_pad_o_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.311ns (77.292%)  route 0.385ns (22.708%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.605     4.039    swervolf/gpio_module/clk_core_BUFG
    SLICE_X84Y51         FDCE                                         r  swervolf/gpio_module/ext_pad_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y51         FDCE (Prop_fdce_C_Q)         0.164     4.203 r  swervolf/gpio_module/ext_pad_o_reg[25]/Q
                         net (fo=1, routed)           0.385     4.588    i_sw_IOBUF[9]_inst/I
    U8                   OBUFT (Prop_obuft_I_O)       1.147     5.734 r  i_sw_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.734    i_sw[9]
    U8                                                                r  i_sw[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/ext_pad_o_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.386ns (62.912%)  route 0.817ns (37.088%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.604     4.038    swervolf/gpio_module/clk_core_BUFG
    SLICE_X84Y53         FDCE                                         r  swervolf/gpio_module/ext_pad_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDCE (Prop_fdce_C_Q)         0.164     4.202 r  swervolf/gpio_module/ext_pad_o_reg[28]/Q
                         net (fo=1, routed)           0.817     5.019    i_sw_IOBUF[12]_inst/I
    H6                   OBUFT (Prop_obuft_I_O)       1.222     6.241 r  i_sw_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.241    i_sw[12]
    H6                                                                r  i_sw[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 0.988ns (38.659%)  route 1.568ns (61.341%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.567     4.001    swervolf/gpio_module/clk_core_BUFG
    SLICE_X66Y50         FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDPE (Prop_fdpe_C_Q)         0.164     4.165 r  swervolf/gpio_module/rgpio_oe_reg[31]/Q
                         net (fo=2, routed)           1.568     5.732    i_sw_IOBUF[15]_inst/T
    V10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.556 r  i_sw_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.556    i_sw[15]
    V10                                                               r  i_sw[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/ext_pad_o_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.397ns (54.558%)  route 1.163ns (45.442%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.567     4.001    swervolf/gpio_module/clk_core_BUFG
    SLICE_X70Y50         FDCE                                         r  swervolf/gpio_module/ext_pad_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDCE (Prop_fdce_C_Q)         0.164     4.165 r  swervolf/gpio_module/ext_pad_o_reg[19]/Q
                         net (fo=1, routed)           1.163     5.328    i_sw_IOBUF[3]_inst/I
    R15                  OBUFT (Prop_obuft_I_O)       1.233     6.561 r  i_sw_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.561    i_sw[3]
    R15                                                               r  i_sw[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 0.988ns (38.473%)  route 1.580ns (61.527%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.567     4.001    swervolf/gpio_module/clk_core_BUFG
    SLICE_X66Y50         FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDPE (Prop_fdpe_C_Q)         0.164     4.165 r  swervolf/gpio_module/rgpio_oe_reg[27]/Q
                         net (fo=2, routed)           1.580     5.745    i_sw_IOBUF[11]_inst/T
    T13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.569 r  i_sw_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.569    i_sw[11]
    T13                                                               r  i_sw[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.653ns  (logic 0.965ns (36.370%)  route 1.688ns (63.630%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.567     4.001    swervolf/gpio_module/clk_core_BUFG
    SLICE_X68Y50         FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y50         FDPE (Prop_fdpe_C_Q)         0.141     4.142 r  swervolf/gpio_module/rgpio_oe_reg[30]/Q
                         net (fo=2, routed)           1.688     5.830    i_sw_IOBUF[14]_inst/T
    U11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.654 r  i_sw_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.654    i_sw[14]
    U11                                                               r  i_sw[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[26]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 0.988ns (36.445%)  route 1.723ns (63.555%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.567     4.001    swervolf/gpio_module/clk_core_BUFG
    SLICE_X66Y50         FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDPE (Prop_fdpe_C_Q)         0.164     4.165 r  swervolf/gpio_module/rgpio_oe_reg[26]/Q
                         net (fo=2, routed)           1.723     5.888    i_sw_IOBUF[10]_inst/T
    R16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.712 r  i_sw_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.712    i_sw[10]
    R16                                                               r  i_sw[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            o_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.396ns (51.217%)  route 1.329ns (48.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.567     4.001    clk_core_BUFG
    SLICE_X71Y50         FDRE                                         r  o_led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDRE (Prop_fdre_C_Q)         0.141     4.142 r  o_led_reg[13]/Q
                         net (fo=1, routed)           1.329     5.471    o_led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     6.726 r  o_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.726    o_led[13]
    V14                                                               r  o_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 swervolf/gpio_module/rgpio_oe_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_sw[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 0.988ns (36.175%)  route 1.743ns (63.825%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.510     3.408    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.633     4.067    swervolf/gpio_module/clk_core_BUFG
    SLICE_X66Y48         FDPE                                         r  swervolf/gpio_module/rgpio_oe_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDPE (Prop_fdpe_C_Q)         0.164     4.231 r  swervolf/gpio_module/rgpio_oe_reg[16]/Q
                         net (fo=2, routed)           1.743     5.975    i_sw_IOBUF[0]_inst/T
    J15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.799 r  i_sw_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.799    i_sw[0]
    J15                                                               r  i_sw[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    10.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.523 f  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    12.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.631 f  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.657    14.289    clk_gen/user_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    14.377 f  clk_gen/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    14.391    clk_gen/clkfb
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.561     2.848    clk_gen/user_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     2.903    clk_gen/clkfb
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKOUT0
                            (clock source 'clkout0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     7.935    ddr2/ldc/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.023 f  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.035    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.131 f  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.408    11.540    ddr2/ldc/iodelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  ddr2/ldc/IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKOUT0
                            (clock source 'clkout0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.505     2.792    ddr2/ldc/iodelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  ddr2/ldc/IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.536ns  (logic 3.921ns (52.032%)  route 3.615ns (47.968%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.850     9.482    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.456     9.938 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          3.614    13.551    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    14.653 r  ddr2/ldc/OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001    14.654    ddr2/ldc/IOBUF_14/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.017 r  ddr2/ldc/IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000    17.017    ddram_dq[14]
    V1                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.534ns  (logic 3.921ns (52.047%)  route 3.613ns (47.953%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.850     9.482    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.456     9.938 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          3.612    13.549    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    14.651 r  ddr2/ldc/OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001    14.652    ddr2/ldc/IOBUF_11/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.015 r  ddr2/ldc/IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000    17.015    ddram_dq[11]
    U4                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.394ns  (logic 3.921ns (53.033%)  route 3.473ns (46.967%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.850     9.482    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.456     9.938 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          3.472    13.409    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y83         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    14.511 r  ddr2/ldc/OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001    14.512    ddr2/ldc/IOBUF_9/T
    U3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.875 r  ddr2/ldc/IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000    16.875    ddram_dq[9]
    U3                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 3.921ns (55.301%)  route 3.169ns (44.699%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.850     9.482    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.456     9.938 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          3.168    13.106    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    14.208 r  ddr2/ldc/OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001    14.209    ddr2/ldc/IOBUF_10/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.572 r  ddr2/ldc/IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    16.572    ddram_dq[10]
    V5                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 3.921ns (56.496%)  route 3.019ns (43.504%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.850     9.482    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.456     9.938 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          3.018    12.956    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    14.058 r  ddr2/ldc/OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001    14.059    ddr2/ldc/IOBUF_12/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.422 r  ddr2/ldc/IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    16.422    ddram_dq[12]
    V4                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.937ns  (logic 3.921ns (56.522%)  route 3.016ns (43.478%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.850     9.482    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.456     9.938 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          3.015    12.953    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    14.055 r  ddr2/ldc/OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001    14.056    ddr2/ldc/IOBUF_8/T
    T5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.419 r  ddr2/ldc/IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000    16.419    ddram_dq[8]
    T5                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 3.921ns (57.763%)  route 2.867ns (42.237%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.850     9.482    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.456     9.938 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.866    12.804    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    13.906 r  ddr2/ldc/OSERDESE2_43/TQ
                         net (fo=1, routed)           0.001    13.907    ddr2/ldc/IOBUF_15/T
    T3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.270 r  ddr2/ldc/IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000    16.270    ddram_dq[15]
    T3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.626ns  (logic 3.921ns (59.179%)  route 2.705ns (40.821%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.850     9.482    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.456     9.938 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          2.704    12.641    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y75         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    13.743 r  ddr2/ldc/OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001    13.744    ddr2/ldc/IOBUF_13/T
    T4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    16.107 r  ddr2/ldc/IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000    16.107    ddram_dq[13]
    T4                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.340ns  (logic 4.056ns (63.978%)  route 2.284ns (36.022%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.850     9.482    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.419     9.901 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           2.283    12.183    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.274    13.457 r  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    13.458    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    15.821 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    15.821    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 4.055ns (63.972%)  route 2.284ns (36.028%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.850     9.482    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.419     9.901 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           2.283    12.183    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.274    13.457 r  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    13.458    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    15.820 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    15.820    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.412ns  (logic 0.708ns (50.136%)  route 0.704ns (49.864%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.650     2.938    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.141     3.079 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.703     3.782    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y52         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.132 f  ddr2/ldc/OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     4.133    ddr2/ldc/IOBUF_2/T
    R8                   OBUFT (TriStatE_obuft_T_O)
                                                      0.217     4.350 r  ddr2/ldc/IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.350    ddram_dq[2]
    R8                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.427ns  (logic 0.723ns (50.659%)  route 0.704ns (49.341%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.650     2.938    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.141     3.079 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.703     3.782    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y54         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.132 f  ddr2/ldc/OSERDESE2_28/TQ
                         net (fo=1, routed)           0.001     4.133    ddr2/ldc/IOBUF/T
    R7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     4.365 r  ddr2/ldc/IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.365    ddram_dq[0]
    R7                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.438ns  (logic 0.764ns (53.083%)  route 0.675ns (46.917%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.650     2.938    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.128     3.066 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           0.674     3.740    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     4.143 f  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001     4.144    ddr2/ldc/IOBUFDS/OBUFTDS/T
    V9                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.233     4.376 r  ddr2/ldc/IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.376    ddram_dqs_n[0]
    V9                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.440ns  (logic 0.765ns (53.146%)  route 0.675ns (46.854%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.650     2.938    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.128     3.066 f  ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=2, routed)           0.674     3.740    ddr2/ldc/a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.403     4.143 f  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001     4.144    ddr2/ldc/IOBUFDS/OBUFTDS/T
    U9                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     4.378 r  ddr2/ldc/IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.378    ddram_dqs_p[0]
    U9                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.497ns  (logic 0.723ns (48.309%)  route 0.774ns (51.691%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.650     2.938    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.141     3.079 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.773     3.851    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y56         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.201 f  ddr2/ldc/OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     4.202    ddr2/ldc/IOBUF_3/T
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     4.434 r  ddr2/ldc/IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.434    ddram_dq[3]
    U7                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.546ns  (logic 0.726ns (46.995%)  route 0.819ns (53.005%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.650     2.938    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.141     3.079 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.818     3.897    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y55         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.247 f  ddr2/ldc/OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     4.248    ddr2/ldc/IOBUF_6/T
    U6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.235     4.484 r  ddr2/ldc/IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.484    ddram_dq[6]
    U6                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.622ns  (logic 0.723ns (44.589%)  route 0.899ns (55.411%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.650     2.938    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.141     3.079 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.898     3.977    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y59         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.327 f  ddr2/ldc/OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     4.328    ddr2/ldc/IOBUF_1/T
    V6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     4.560 r  ddr2/ldc/IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.560    ddram_dq[1]
    V6                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 0.705ns (41.589%)  route 0.990ns (58.411%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.650     2.938    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.141     3.079 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          0.989     4.068    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y61         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.418 f  ddr2/ldc/OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     4.419    ddr2/ldc/IOBUF_7/T
    R5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.214     4.633 r  ddr2/ldc/IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.633    ddram_dq[7]
    R5                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 0.729ns (41.073%)  route 1.046ns (58.927%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.650     2.938    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.141     3.079 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          1.045     4.124    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y60         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.474 f  ddr2/ldc/OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     4.475    ddr2/ldc/IOBUF_4/T
    V7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.238     4.713 r  ddr2/ldc/IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.713    ddram_dq[4]
    V7                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 0.714ns (39.238%)  route 1.106ns (60.762%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.650     2.938    ddr2/ldc/BUFG_1_0
    SLICE_X81Y37         FDRE                                         r  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_fdre_C_Q)         0.141     3.079 f  ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline_reg/Q
                         net (fo=16, routed)          1.105     4.184    ddr2/ldc/a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline
    OLOGIC_X1Y62         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.534 f  ddr2/ldc/OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     4.535    ddr2/ldc/IOBUF_5/T
    R6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.223     4.759 r  ddr2/ldc/IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.759    ddram_dq[5]
    R6                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.736     9.367    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y52         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y52         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.919 r  ddr2/ldc/OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     9.920    ddr2/ldc/IOBUF_2/T
    R8                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.283 r  ddr2/ldc/IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    12.283    ddram_dq[2]
    R8                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_28/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.735     9.366    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y54         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_28/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y54         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.918 r  ddr2/ldc/OSERDESE2_28/TQ
                         net (fo=1, routed)           0.001     9.919    ddr2/ldc/IOBUF/T
    R7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.282 r  ddr2/ldc/IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    12.282    ddram_dq[0]
    R7                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.734     9.365    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y56         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y56         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.917 r  ddr2/ldc/OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     9.918    ddr2/ldc/IOBUF_3/T
    U7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.281 r  ddr2/ldc/IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    12.281    ddram_dq[3]
    U7                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.734     9.365    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y55         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y55         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.917 r  ddr2/ldc/OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     9.918    ddr2/ldc/IOBUF_6/T
    U6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.281 r  ddr2/ldc/IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    12.281    ddram_dq[6]
    U6                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.733     9.364    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y59         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.916 r  ddr2/ldc/OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     9.917    ddr2/ldc/IOBUF_1/T
    V6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.280 r  ddr2/ldc/IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    12.280    ddram_dq[1]
    V6                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.733     9.364    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y60         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y60         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.916 r  ddr2/ldc/OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     9.917    ddr2/ldc/IOBUF_4/T
    V7                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.280 r  ddr2/ldc/IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    12.280    ddram_dq[4]
    V7                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.733     9.364    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y62         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y62         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.916 r  ddr2/ldc/OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     9.917    ddr2/ldc/IOBUF_5/T
    R6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.280 r  ddr2/ldc/IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    12.280    ddram_dq[5]
    R6                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.733     9.364    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y61         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y61         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.916 r  ddr2/ldc/OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     9.917    ddr2/ldc/IOBUF_7/T
    R5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.280 r  ddr2/ldc/IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    12.280    ddram_dq[7]
    R5                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.730     9.361    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y85         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.913 r  ddr2/ldc/OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     9.914    ddr2/ldc/IOBUF_14/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.277 r  ddr2/ldc/IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000    12.277    ddram_dq[14]
    V1                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.729     9.360    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y84         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.912 r  ddr2/ldc/OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001     9.913    ddr2/ldc/IOBUF_11/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.276 r  ddr2/ldc/IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000    12.276    ddram_dq[11]
    U4                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.406ns (99.754%)  route 0.001ns (0.246%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.596     2.883    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y61         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y61         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.075 f  ddr2/ldc/OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     3.076    ddr2/ldc/IOBUF_7/T
    R5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.214     3.290 r  ddr2/ldc/IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     3.290    ddram_dq[7]
    R5                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.589     2.876    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y75         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y75         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.068 f  ddr2/ldc/OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001     3.069    ddr2/ldc/IOBUF_13/T
    T4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     3.294 r  ddr2/ldc/IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     3.294    ddram_dq[13]
    T4                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.598     2.885    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y52         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y52         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.077 f  ddr2/ldc/OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     3.078    ddr2/ldc/IOBUF_2/T
    R8                   OBUFT (TriStatE_obuft_T_O)
                                                      0.217     3.295 r  ddr2/ldc/IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.295    ddram_dq[2]
    R8                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_43/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.590     2.877    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y77         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_43/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.069 f  ddr2/ldc/OSERDESE2_43/TQ
                         net (fo=1, routed)           0.001     3.070    ddr2/ldc/IOBUF_15/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     3.295 r  ddr2/ldc/IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     3.295    ddram_dq[15]
    T3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.422ns (99.763%)  route 0.001ns (0.237%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.589     2.876    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y76         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.068 f  ddr2/ldc/OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     3.069    ddr2/ldc/IOBUF_8/T
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.230     3.299 r  ddr2/ldc/IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000     3.299    ddram_dq[8]
    T5                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.415ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.596     2.883    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y62         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y62         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.075 f  ddr2/ldc/OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     3.076    ddr2/ldc/IOBUF_5/T
    R6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.223     3.300 r  ddr2/ldc/IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     3.300    ddram_dq[5]
    R6                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.424ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.596     2.883    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y56         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y56         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.075 f  ddr2/ldc/OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     3.076    ddr2/ldc/IOBUF_3/T
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     3.308 r  ddr2/ldc/IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     3.308    ddram_dq[3]
    U7                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.424ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.596     2.883    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y59         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y59         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.075 f  ddr2/ldc/OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     3.076    ddr2/ldc/IOBUF_1/T
    V6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     3.309 r  ddr2/ldc/IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.309    ddram_dq[1]
    V6                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_28/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.424ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.597     2.884    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y54         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_28/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y54         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.076 f  ddr2/ldc/OSERDESE2_28/TQ
                         net (fo=1, routed)           0.001     3.077    ddr2/ldc/IOBUF/T
    R7                   OBUFT (TriStatE_obuft_T_O)
                                                      0.232     3.309 r  ddr2/ldc/IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     3.309    ddram_dq[0]
    R7                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_38/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.431ns (99.768%)  route 0.001ns (0.232%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.591     2.878    ddr2/ldc/BUFG_2_0
    OLOGIC_X1Y80         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_38/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.070 f  ddr2/ldc/OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001     3.071    ddr2/ldc/IOBUF_10/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.239     3.310 r  ddr2/ldc/IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000     3.310    ddram_dq[10]
    V5                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     6.685    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.773 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012     8.785    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.881 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.734    10.615    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.167 r  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001    11.168    ddr2/ldc/IOBUFDS/OBUFTDS/T
    U9                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    13.531 r  ddr2/ldc/IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    13.531    ddram_dqs_p[0]
    U9                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     6.685    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.773 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012     8.785    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.881 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.734    10.615    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.167 r  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001    11.168    ddr2/ldc/IOBUFDS/OBUFTDS/T
    V9                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    13.530 r  ddr2/ldc/IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    13.530    ddram_dqs_n[0]
    V9                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     6.685    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.773 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012     8.785    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.881 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.727    10.608    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.160 r  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    11.161    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    13.524 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    13.524    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.732 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.756    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.852 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     6.685    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.773 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012     8.785    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     8.881 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           1.727    10.608    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.160 r  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    11.161    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    13.523 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    13.523    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.426ns (99.765%)  route 0.001ns (0.234%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     2.799    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.849 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     3.512    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.538 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.593     4.130    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.322 f  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.323    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     4.557 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.557    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.426ns (99.766%)  route 0.001ns (0.234%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     2.799    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.849 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     3.512    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.538 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.593     4.130    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.322 f  ddr2/ldc/OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.323    ddr2/ldc/IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     4.557 r  ddr2/ldc/IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.557    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.425ns (99.765%)  route 0.001ns (0.235%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     2.799    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.849 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     3.512    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.538 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.596     4.133    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.325 f  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001     4.326    ddr2/ldc/IOBUFDS/OBUFTDS/T
    V9                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.233     4.559 r  ddr2/ldc/IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.559    ddram_dqs_n[0]
    V9                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr2/ldc/OSERDESE2_24/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clkout3  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.426ns (99.766%)  route 0.001ns (0.234%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    1.250     1.250 r  
    E3                                                0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.144    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.170 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     2.799    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.849 r  ddr2/ldc/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     3.512    ddr2/ldc/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.538 r  ddr2/ldc/BUFG_3/O
                         net (fo=2, routed)           0.596     4.133    ddr2/ldc/sys2x_dqs_clk
    OLOGIC_X1Y58         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_24/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.325 f  ddr2/ldc/OSERDESE2_24/TQ
                         net (fo=2, routed)           0.001     4.326    ddr2/ldc/IOBUFDS/OBUFTDS/T
    U9                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.234     4.561 r  ddr2/ldc/IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.561    ddram_dqs_p[0]
    U9                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  subfragments_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKFBOUT
                            (clock source 'subfragments_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock subfragments_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    10.435    ddr2/ldc/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.523 f  ddr2/ldc/PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    10.537    ddr2/ldc/subfragments_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  ddr2/ldc/PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr2/ldc/PLLE2_ADV/CLKFBOUT
                            (clock source 'subfragments_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock subfragments_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     1.604    ddr2/ldc/subfragments_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  ddr2/ldc/PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_core

Max Delay         15490 Endpoints
Min Delay         15490 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        45.811ns  (logic 13.840ns (30.211%)  route 31.971ns (69.789%))
  Logic Levels:           49  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=4 LUT4=5 LUT5=6 LUT6=17)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.423     5.064    swervolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     5.188    swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.721 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.838    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.072    swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.311 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/O[2]
                         net (fo=1, routed)           0.580     6.891    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[7]_i_2__0__0[2]
    SLICE_X13Y121        LUT5 (Prop_lut5_I0_O)        0.301     7.192 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[6]_i_4__5/O
                         net (fo=2, routed)           2.458     9.650    swervolf/rvtop/veer/exu/i_mul_n_6
    SLICE_X13Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.774 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    11.171    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.295 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    13.063    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    13.215 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    13.651    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    13.977 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    14.744    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.251 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.251    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.365 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.365    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.479 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.479    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.593 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.593    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.707 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.707    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    17.299    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    17.602 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.602    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.172 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    18.719    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    19.032 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    19.848    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    19.964 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    22.123    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    22.451 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    22.839    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    22.963 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    23.405    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    23.529 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    24.377    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    24.497 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    25.542    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    25.869 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    26.314    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    26.438 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    27.244    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    27.368 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    28.207    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    28.324 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    29.896    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    30.227 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    30.660    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    30.784 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    32.266    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    32.419 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    32.740    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    33.067 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    33.673    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    33.797 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    34.518    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    34.642 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    35.438    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    35.562 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    36.579    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    36.703 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    37.301    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.124    37.425 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_1__573/O
                         net (fo=4, routed)           0.316    37.741    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[2]_14[0]
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.124    37.865 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[2]_i_2__1/O
                         net (fo=23, routed)          1.877    39.742    swervolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout_reg[1]_2
    SLICE_X33Y8          LUT5 (Prop_lut5_I1_O)        0.124    39.866 r  swervolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.ecc_dat0_ff/genblock.genblock.dff/genblock.dffs/dout[0]_i_1__38/O
                         net (fo=103, routed)         0.838    40.703    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[1]_5
    SLICE_X27Y4          LUT3 (Prop_lut3_I0_O)        0.124    40.827 r  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[1]_i_4__41/O
                         net (fo=1, routed)           0.000    40.827    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/S[1]
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.377 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    41.377    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[1]_i_1__1_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.616 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/ram_core_reg_0_i_49__0/O[2]
                         net (fo=6, routed)           0.955    42.572    swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/p_2_in[3]
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.302    42.874 r  swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_8__26/O
                         net (fo=1, routed)           0.000    42.874    swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout[0]_i_8__26_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.424 f  swervolf/rvtop/mem/iccm.iccm/r1_address/genblock.dffs/dout_reg[0]_i_3__1/CO[3]
                         net (fo=4, routed)           0.767    44.191    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_90[0]
    SLICE_X21Y2          LUT6 (Prop_lut6_I5_O)        0.124    44.315 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__590/O
                         net (fo=2, routed)           0.669    44.984    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/sel_red1_0
    SLICE_X20Y2          LUT4 (Prop_lut4_I2_O)        0.124    45.108 f  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_3__106/O
                         net (fo=1, routed)           0.579    45.687    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_3__106_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I1_O)        0.124    45.811 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_1__588/O
                         net (fo=1, routed)           0.000    45.811    swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]_2
    SLICE_X26Y1          FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.686    12.240    swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/clk_core_BUFG
    SLICE_X26Y1          FDCE                                         r  swervolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        45.458ns  (logic 13.285ns (29.225%)  route 32.173ns (70.775%))
  Logic Levels:           47  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=2 LUT4=6 LUT5=7 LUT6=18)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.423     5.064    swervolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     5.188    swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.721 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.838    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.072    swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.311 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/O[2]
                         net (fo=1, routed)           0.580     6.891    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[7]_i_2__0__0[2]
    SLICE_X13Y121        LUT5 (Prop_lut5_I0_O)        0.301     7.192 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[6]_i_4__5/O
                         net (fo=2, routed)           2.458     9.650    swervolf/rvtop/veer/exu/i_mul_n_6
    SLICE_X13Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.774 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    11.171    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.295 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    13.063    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    13.215 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    13.651    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    13.977 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    14.744    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.251 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.251    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.365 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.365    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.479 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.479    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.593 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.593    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.707 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.707    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    17.299    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    17.602 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.602    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.172 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    18.719    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    19.032 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    19.848    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    19.964 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    22.123    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    22.451 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    22.839    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    22.963 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    23.405    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    23.529 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    24.377    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    24.497 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    25.542    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    25.869 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    26.314    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    26.438 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    27.244    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    27.368 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    28.207    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    28.324 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    29.896    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    30.227 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    30.660    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    30.784 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    32.266    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    32.419 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    32.740    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    33.067 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    33.673    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    33.797 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    34.518    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    34.642 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    35.438    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    35.562 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    36.579    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    36.703 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    37.301    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    37.417 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    38.044    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    38.366 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    39.286    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    39.638 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    40.248    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    40.588 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    40.987    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    41.315 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    41.796    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    41.920 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    42.525    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    43.150    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    43.274 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.887    44.162    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    44.286 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__19/O
                         net (fo=32, routed)          1.172    45.458    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en
    SLICE_X33Y77         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.503    12.057    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X33Y77         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[27]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        45.458ns  (logic 13.285ns (29.225%)  route 32.173ns (70.775%))
  Logic Levels:           47  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=2 LUT4=6 LUT5=7 LUT6=18)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.423     5.064    swervolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     5.188    swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.721 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.838    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.072    swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.311 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/O[2]
                         net (fo=1, routed)           0.580     6.891    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[7]_i_2__0__0[2]
    SLICE_X13Y121        LUT5 (Prop_lut5_I0_O)        0.301     7.192 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[6]_i_4__5/O
                         net (fo=2, routed)           2.458     9.650    swervolf/rvtop/veer/exu/i_mul_n_6
    SLICE_X13Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.774 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    11.171    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.295 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    13.063    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    13.215 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    13.651    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    13.977 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    14.744    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.251 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.251    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.365 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.365    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.479 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.479    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.593 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.593    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.707 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.707    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    17.299    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    17.602 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.602    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.172 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    18.719    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    19.032 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    19.848    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    19.964 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    22.123    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    22.451 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    22.839    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    22.963 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    23.405    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    23.529 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    24.377    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    24.497 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    25.542    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    25.869 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    26.314    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    26.438 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    27.244    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    27.368 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    28.207    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    28.324 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    29.896    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    30.227 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    30.660    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    30.784 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    32.266    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    32.419 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    32.740    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    33.067 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    33.673    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    33.797 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    34.518    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    34.642 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    35.438    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    35.562 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    36.579    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    36.703 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    37.301    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    37.417 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    38.044    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    38.366 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    39.286    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    39.638 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    40.248    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    40.588 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    40.987    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    41.315 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    41.796    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    41.920 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    42.525    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    43.150    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    43.274 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.887    44.162    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    44.286 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__19/O
                         net (fo=32, routed)          1.172    45.458    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en
    SLICE_X33Y77         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.503    12.057    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X33Y77         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[30]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        45.458ns  (logic 13.285ns (29.225%)  route 32.173ns (70.775%))
  Logic Levels:           47  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=2 LUT4=6 LUT5=7 LUT6=18)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.423     5.064    swervolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     5.188    swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.721 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.838    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.072    swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.311 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/O[2]
                         net (fo=1, routed)           0.580     6.891    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[7]_i_2__0__0[2]
    SLICE_X13Y121        LUT5 (Prop_lut5_I0_O)        0.301     7.192 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[6]_i_4__5/O
                         net (fo=2, routed)           2.458     9.650    swervolf/rvtop/veer/exu/i_mul_n_6
    SLICE_X13Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.774 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    11.171    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.295 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    13.063    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    13.215 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    13.651    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    13.977 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    14.744    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.251 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.251    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.365 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.365    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.479 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.479    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.593 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.593    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.707 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.707    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    17.299    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    17.602 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.602    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.172 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    18.719    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    19.032 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    19.848    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    19.964 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    22.123    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    22.451 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    22.839    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    22.963 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    23.405    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    23.529 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    24.377    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    24.497 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    25.542    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    25.869 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    26.314    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    26.438 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    27.244    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    27.368 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    28.207    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    28.324 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    29.896    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    30.227 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    30.660    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    30.784 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    32.266    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    32.419 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    32.740    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    33.067 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    33.673    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    33.797 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    34.518    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    34.642 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    35.438    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    35.562 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    36.579    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    36.703 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    37.301    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    37.417 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    38.044    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    38.366 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    39.286    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    39.638 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    40.248    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    40.588 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    40.987    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    41.315 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    41.796    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    41.920 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    42.525    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    43.150    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    43.274 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.887    44.162    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    44.286 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__19/O
                         net (fo=32, routed)          1.172    45.458    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en
    SLICE_X33Y77         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.503    12.057    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X33Y77         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[31]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        45.428ns  (logic 13.285ns (29.244%)  route 32.143ns (70.756%))
  Logic Levels:           47  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=2 LUT4=6 LUT5=7 LUT6=18)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.423     5.064    swervolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     5.188    swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.721 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.838    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.072    swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.311 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/O[2]
                         net (fo=1, routed)           0.580     6.891    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[7]_i_2__0__0[2]
    SLICE_X13Y121        LUT5 (Prop_lut5_I0_O)        0.301     7.192 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[6]_i_4__5/O
                         net (fo=2, routed)           2.458     9.650    swervolf/rvtop/veer/exu/i_mul_n_6
    SLICE_X13Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.774 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    11.171    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.295 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    13.063    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    13.215 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    13.651    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    13.977 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    14.744    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.251 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.251    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.365 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.365    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.479 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.479    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.593 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.593    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.707 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.707    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    17.299    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    17.602 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.602    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.172 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    18.719    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    19.032 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    19.848    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    19.964 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    22.123    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    22.451 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    22.839    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    22.963 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    23.405    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    23.529 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    24.377    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    24.497 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    25.542    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    25.869 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    26.314    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    26.438 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    27.244    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    27.368 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    28.207    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    28.324 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    29.896    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    30.227 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    30.660    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    30.784 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    32.266    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    32.419 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    32.740    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    33.067 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    33.673    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    33.797 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    34.518    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    34.642 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    35.438    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    35.562 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    36.579    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    36.703 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    37.301    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    37.417 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    38.044    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    38.366 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    39.286    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    39.638 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    40.248    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    40.588 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    40.987    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    41.315 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    41.796    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    41.920 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    42.525    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    43.150    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    43.274 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.887    44.162    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    44.286 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__19/O
                         net (fo=32, routed)          1.142    45.428    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en
    SLICE_X35Y76         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.501    12.055    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X35Y76         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[21]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        45.428ns  (logic 13.285ns (29.244%)  route 32.143ns (70.756%))
  Logic Levels:           47  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=2 LUT4=6 LUT5=7 LUT6=18)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.423     5.064    swervolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     5.188    swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.721 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.838    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.072    swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.311 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/O[2]
                         net (fo=1, routed)           0.580     6.891    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[7]_i_2__0__0[2]
    SLICE_X13Y121        LUT5 (Prop_lut5_I0_O)        0.301     7.192 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[6]_i_4__5/O
                         net (fo=2, routed)           2.458     9.650    swervolf/rvtop/veer/exu/i_mul_n_6
    SLICE_X13Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.774 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    11.171    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.295 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    13.063    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    13.215 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    13.651    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    13.977 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    14.744    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.251 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.251    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.365 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.365    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.479 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.479    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.593 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.593    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.707 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.707    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    17.299    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    17.602 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.602    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.172 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    18.719    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    19.032 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    19.848    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    19.964 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    22.123    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    22.451 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    22.839    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    22.963 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    23.405    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    23.529 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    24.377    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    24.497 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    25.542    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    25.869 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    26.314    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    26.438 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    27.244    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    27.368 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    28.207    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    28.324 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    29.896    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    30.227 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    30.660    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    30.784 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    32.266    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    32.419 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    32.740    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    33.067 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    33.673    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    33.797 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    34.518    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    34.642 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    35.438    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    35.562 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    36.579    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    36.703 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    37.301    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    37.417 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    38.044    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    38.366 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    39.286    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    39.638 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    40.248    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    40.588 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    40.987    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    41.315 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    41.796    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    41.920 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    42.525    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    43.150    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    43.274 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.887    44.162    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    44.286 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__19/O
                         net (fo=32, routed)          1.142    45.428    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en
    SLICE_X35Y76         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.501    12.055    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X35Y76         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[26]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        45.402ns  (logic 13.285ns (29.261%)  route 32.117ns (70.739%))
  Logic Levels:           47  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=2 LUT4=6 LUT5=7 LUT6=18)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.423     5.064    swervolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     5.188    swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.721 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.838    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.072    swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.311 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/O[2]
                         net (fo=1, routed)           0.580     6.891    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[7]_i_2__0__0[2]
    SLICE_X13Y121        LUT5 (Prop_lut5_I0_O)        0.301     7.192 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[6]_i_4__5/O
                         net (fo=2, routed)           2.458     9.650    swervolf/rvtop/veer/exu/i_mul_n_6
    SLICE_X13Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.774 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    11.171    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.295 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    13.063    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    13.215 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    13.651    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    13.977 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    14.744    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.251 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.251    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.365 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.365    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.479 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.479    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.593 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.593    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.707 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.707    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    17.299    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    17.602 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.602    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.172 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    18.719    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    19.032 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    19.848    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    19.964 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    22.123    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    22.451 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    22.839    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    22.963 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    23.405    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    23.529 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    24.377    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    24.497 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    25.542    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    25.869 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    26.314    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    26.438 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    27.244    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    27.368 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    28.207    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    28.324 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    29.896    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    30.227 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    30.660    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    30.784 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    32.266    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    32.419 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    32.740    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    33.067 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    33.673    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    33.797 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    34.518    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    34.642 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    35.438    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    35.562 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    36.579    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    36.703 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    37.301    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    37.417 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    38.044    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    38.366 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    39.286    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    39.638 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    40.248    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    40.588 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    40.987    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    41.315 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    41.796    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    41.920 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    42.525    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    43.150    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    43.274 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.887    44.162    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    44.286 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__19/O
                         net (fo=32, routed)          1.116    45.402    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en
    SLICE_X32Y75         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.500    12.054    swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X32Y75         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5h_ff/genblock.genblock.dff/genblock.dffs/dout_reg[18]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/dout_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        45.399ns  (logic 13.285ns (29.263%)  route 32.114ns (70.737%))
  Logic Levels:           47  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=2 LUT4=6 LUT5=7 LUT6=18)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.423     5.064    swervolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     5.188    swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.721 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.838    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.072    swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.311 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/O[2]
                         net (fo=1, routed)           0.580     6.891    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[7]_i_2__0__0[2]
    SLICE_X13Y121        LUT5 (Prop_lut5_I0_O)        0.301     7.192 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[6]_i_4__5/O
                         net (fo=2, routed)           2.458     9.650    swervolf/rvtop/veer/exu/i_mul_n_6
    SLICE_X13Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.774 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    11.171    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.295 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    13.063    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    13.215 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    13.651    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    13.977 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    14.744    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.251 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.251    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.365 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.365    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.479 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.479    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.593 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.593    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.707 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.707    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    17.299    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    17.602 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.602    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.172 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    18.719    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    19.032 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    19.848    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    19.964 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    22.123    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    22.451 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    22.839    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    22.963 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    23.405    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    23.529 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    24.377    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    24.497 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    25.542    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    25.869 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    26.314    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    26.438 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    27.244    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    27.368 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    28.207    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    28.324 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    29.896    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    30.227 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    30.660    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    30.784 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    32.266    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    32.419 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    32.740    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    33.067 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    33.673    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    33.797 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    34.518    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    34.642 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    35.438    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    35.562 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    36.579    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    36.703 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    37.301    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    37.417 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    38.044    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    38.366 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    39.286    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    39.638 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    40.248    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    40.588 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    40.987    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    41.315 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    41.796    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    41.920 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    42.525    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    43.150    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    43.274 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.891    44.166    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    44.290 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__20/O
                         net (fo=32, routed)          1.110    45.399    swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/mhpmc5_wr_en
    SLICE_X34Y70         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/dout_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.505    12.059    swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y70         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/dout_reg[25]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/dout_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        45.399ns  (logic 13.285ns (29.263%)  route 32.114ns (70.737%))
  Logic Levels:           47  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=2 LUT4=6 LUT5=7 LUT6=18)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.423     5.064    swervolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     5.188    swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.721 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.838    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.072    swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.311 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/O[2]
                         net (fo=1, routed)           0.580     6.891    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[7]_i_2__0__0[2]
    SLICE_X13Y121        LUT5 (Prop_lut5_I0_O)        0.301     7.192 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[6]_i_4__5/O
                         net (fo=2, routed)           2.458     9.650    swervolf/rvtop/veer/exu/i_mul_n_6
    SLICE_X13Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.774 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    11.171    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.295 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    13.063    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    13.215 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    13.651    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    13.977 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    14.744    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.251 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.251    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.365 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.365    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.479 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.479    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.593 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.593    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.707 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.707    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    17.299    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    17.602 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.602    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.172 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    18.719    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    19.032 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    19.848    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    19.964 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    22.123    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    22.451 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    22.839    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    22.963 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    23.405    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    23.529 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    24.377    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    24.497 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    25.542    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    25.869 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    26.314    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    26.438 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    27.244    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    27.368 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    28.207    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    28.324 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    29.896    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    30.227 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    30.660    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    30.784 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    32.266    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    32.419 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    32.740    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    33.067 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    33.673    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    33.797 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    34.518    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    34.642 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    35.438    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    35.562 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    36.579    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    36.703 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    37.301    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    37.417 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    38.044    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    38.366 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    39.286    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    39.638 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    40.248    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    40.588 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    40.987    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    41.315 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    41.796    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    41.920 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    42.525    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    43.150    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    43.274 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.891    44.166    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    44.290 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__20/O
                         net (fo=32, routed)          1.110    45.399    swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/mhpmc5_wr_en
    SLICE_X34Y70         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/dout_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.505    12.059    swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y70         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/dout_reg[28]/C

Slack:                    inf
  Source:                 swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                            (internal pin)
  Destination:            swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/dout_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        45.399ns  (logic 13.285ns (29.263%)  route 32.114ns (70.737%))
  Logic Levels:           47  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=2 LUT4=6 LUT5=7 LUT6=18)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    swervolf/rvtop/veer/exu/i_mul/prod_x0__1_n_37
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      3.639     3.641 r  swervolf/rvtop/veer/exu/i_mul/prod_x0__2/P[4]
                         net (fo=2, routed)           1.423     5.064    swervolf/rvtop/veer/exu/i_mul/p_1_in[21]
    SLICE_X12Y114        LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2/O
                         net (fo=1, routed)           0.000     5.188    swervolf/rvtop/veer/exu/i_mul/dout[23]_i_16__2_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.721 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    swervolf/rvtop/veer/exu/i_mul/dout_reg[23]_i_7__0_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.838 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.838    swervolf/rvtop/veer/exu/i_mul/dout_reg[27]_i_8_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.955 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    swervolf/rvtop/veer/exu/i_mul/dout_reg[31]_i_7_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.072 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.072    swervolf/rvtop/veer/exu/i_mul/dout_reg[3]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.311 r  swervolf/rvtop/veer/exu/i_mul/dout_reg[7]_i_8/O[2]
                         net (fo=1, routed)           0.580     6.891    swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[7]_i_2__0__0[2]
    SLICE_X13Y121        LUT5 (Prop_lut5_I0_O)        0.301     7.192 r  swervolf/rvtop/veer/exu/i_mul/i_bitmanip_ff/genblock.genblock.dff/genblock.dffs/dout[6]_i_4__5/O
                         net (fo=2, routed)           2.458     9.650    swervolf/rvtop/veer/exu/i_mul_n_6
    SLICE_X13Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.774 r  swervolf/rvtop/veer/exu/dout[6]_i_2__0/O
                         net (fo=4, routed)           1.397    11.171    swervolf/rvtop/veer/exu/dout_reg[31]_0[5]
    SLICE_X37Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.295 r  swervolf/rvtop/veer/exu/dout[6]_i_1__1/O
                         net (fo=23, routed)          1.768    13.063    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i0_rs1_d_0[6]
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.152    13.215 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2/O
                         net (fo=1, routed)           0.436    13.651    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_13__2_n_0
    SLICE_X59Y79         LUT5 (Prop_lut5_I4_O)        0.326    13.977 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout[10]_i_5__4/O
                         net (fo=2, routed)           0.767    14.744    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/exu/i_alu/p_1_in[9]
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.251 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.251    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[10]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.365 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.365    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[14]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.479 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.479    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[18]_i_3__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.593 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.593    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[22]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.707 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.707    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[26]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___294_i_1/O[1]
                         net (fo=4, routed)           1.258    17.299    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1_1[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.303    17.602 r  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0/O
                         net (fo=1, routed)           0.000    17.602    swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_4__0_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    18.172 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_2__1/CO[2]
                         net (fo=1, routed)           0.546    18.719    swervolf/rvtop/veer/ifu/aln/bundle1ff/exu/i_alu/target_mispredict0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.313    19.032 f  swervolf/rvtop/veer/ifu/aln/bundle1ff/i___0_i_1__1/O
                         net (fo=4, routed)           0.816    19.848    swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[5]_11
    SLICE_X62Y88         LUT5 (Prop_lut5_I2_O)        0.116    19.964 f  swervolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i__i_1__1/O
                         net (fo=134, routed)         2.160    22.123    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/exu_flush_final
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.328    22.451 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout[6]_i_2__0/O
                         net (fo=5, routed)           0.388    22.839    swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/dout_reg[7]_1
    SLICE_X49Y58         LUT4 (Prop_lut4_I0_O)        0.124    22.963 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/i___132_i_1/O
                         net (fo=2, routed)           0.442    23.405    swervolf/rvtop/veer/ifu/mem_ctl_n_189
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    23.529 r  swervolf/rvtop/veer/ifu/i___132/O
                         net (fo=39, routed)          0.848    24.377    swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_2
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.120    24.497 r  swervolf/rvtop/veer/ifu/mem_ctl/wr_flop[7].byp_data_valid_ff/i___124_i_5/O
                         net (fo=1, routed)           1.045    25.542    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.327    25.869 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_reg_acc_ff/dffs/genblock.dffs/i___124_i_2/O
                         net (fo=1, routed)           0.445    26.314    swervolf/rvtop/veer/ifu/mem_ctl_n_191
    SLICE_X58Y54         LUT6 (Prop_lut6_I4_O)        0.124    26.438 f  swervolf/rvtop/veer/ifu/i___124/O
                         net (fo=2, routed)           0.806    27.244    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout_reg[6]_1
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.124    27.368 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[1]_i_3__1/O
                         net (fo=36, routed)          0.839    28.207    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[16]_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.117    28.324 r  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[28]_i_2/O
                         net (fo=50, routed)          1.572    29.896    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[18]
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.331    30.227 f  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.433    30.660    swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_9__11_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I0_O)        0.124    30.784 r  swervolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout[1]_i_5__29/O
                         net (fo=1, routed)           1.483    32.266    swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout_reg[1]
    SLICE_X44Y53         LUT3 (Prop_lut3_I2_O)        0.153    32.419 f  swervolf/rvtop/veer/ifu/mem_ctl/ifu_iccm_acc_ff/dffs/genblock.dffs/dout[1]_i_2__100/O
                         net (fo=2, routed)           0.321    32.740    swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/ic_rd_data[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.327    33.067 f  swervolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/dout[0]_i_3__2/O
                         net (fo=2, routed)           0.606    33.673    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[0]_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.124    33.797 r  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i___3_i_1/O
                         net (fo=4, routed)           0.721    34.518    swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/dout_reg[9]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    34.642 f  swervolf/rvtop/veer/ifu/mem_ctl/err_stop_state_ff/genblock.dffs/i__i_6/O
                         net (fo=3, routed)           0.796    35.438    swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_2__1
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.124    35.562 f  swervolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/dout[0]_i_3__16/O
                         net (fo=1, routed)           1.018    36.579    swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_86
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.124    36.703 r  swervolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout[0]_i_2__1/O
                         net (fo=2, routed)           0.597    37.301    swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/iccm_ready
    SLICE_X30Y50         LUT4 (Prop_lut4_I2_O)        0.116    37.417 f  swervolf/rvtop/veer/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout[0]_i_2__199/O
                         net (fo=10, routed)          0.628    38.044    swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_48__2
    SLICE_X28Y49         LUT4 (Prop_lut4_I3_O)        0.322    38.366 r  swervolf/rvtop/veer/dma_ctrl/RdPtr_dff/genblock.dffs/dout[31]_i_50__6/O
                         net (fo=4, routed)           0.919    39.286    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dma_pmu_any_read
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.352    39.638 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76/O
                         net (fo=1, routed)           0.610    40.248    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_76_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I4_O)        0.340    40.588 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0/O
                         net (fo=1, routed)           0.399    40.987    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_56__0_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.328    41.315 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.481    41.796    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_35_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    41.920 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1/O
                         net (fo=1, routed)           0.605    42.525    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_19__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1/O
                         net (fo=1, routed)           0.502    43.150    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_11__1_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I2_O)        0.124    43.274 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0/O
                         net (fo=2, routed)           0.891    44.166    swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_6__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    44.290 r  swervolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/dout[31]_i_1__20/O
                         net (fo=32, routed)          1.110    45.399    swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/mhpmc5_wr_en
    SLICE_X34Y70         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/dout_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.535     8.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.625    10.463    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.554 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       1.505    12.059    swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/clk_core_BUFG
    SLICE_X34Y70         FDCE                                         r  swervolf/rvtop/veer/dec/tlu/mhpmc5_ff/genblock.genblock.dff/genblock.dffs/dout_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_sw[9]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.196ns (32.761%)  route 0.402ns (67.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  i_sw[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[9]_inst/IO
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  i_sw_IOBUF[9]_inst/IBUF/O
                         net (fo=1, routed)           0.402     0.598    swervolf/gpio_module/sync_reg[31]_0[9]
    SLICE_X85Y51         FDCE                                         r  swervolf/gpio_module/sync_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.877     5.211    swervolf/gpio_module/clk_core_BUFG
    SLICE_X85Y51         FDCE                                         r  swervolf/gpio_module/sync_reg[25]/C

Slack:                    inf
  Source:                 i_sw[8]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.211ns (33.322%)  route 0.422ns (66.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  i_sw[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[8]_inst/IO
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  i_sw_IOBUF[8]_inst/IBUF/O
                         net (fo=1, routed)           0.422     0.632    swervolf/gpio_module/sync_reg[31]_0[8]
    SLICE_X84Y53         FDCE                                         r  swervolf/gpio_module/sync_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.876     5.210    swervolf/gpio_module/clk_core_BUFG
    SLICE_X84Y53         FDCE                                         r  swervolf/gpio_module/sync_reg[24]/C

Slack:                    inf
  Source:                 i_sw[12]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.235ns (18.618%)  route 1.025ns (81.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  i_sw[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[12]_inst/IO
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i_sw_IOBUF[12]_inst/IBUF/O
                         net (fo=1, routed)           1.025     1.260    swervolf/gpio_module/sync_reg[31]_0[12]
    SLICE_X82Y54         FDCE                                         r  swervolf/gpio_module/sync_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.876     5.210    swervolf/gpio_module/clk_core_BUFG
    SLICE_X82Y54         FDCE                                         r  swervolf/gpio_module/sync_reg[28]/C

Slack:                    inf
  Source:                 clk_gen/PLLE2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            clk_gen/locked_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.000ns (0.000%)  route 1.325ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     0.000 r  clk_gen/PLLE2_BASE_inst/LOCKED
                         net (fo=1, routed)           1.325     1.325    clk_gen/locked
    SLICE_X58Y65         FDRE                                         r  clk_gen/locked_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.829     5.163    clk_gen/clk_core_BUFG
    SLICE_X58Y65         FDRE                                         r  clk_gen/locked_r_reg/C

Slack:                    inf
  Source:                 i_sw[6]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.262ns (17.768%)  route 1.212ns (82.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_sw[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[6]_inst/IO
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  i_sw_IOBUF[6]_inst/IBUF/O
                         net (fo=1, routed)           1.212     1.474    swervolf/gpio_module/sync_reg[31]_0[6]
    SLICE_X68Y64         FDCE                                         r  swervolf/gpio_module/sync_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.833     5.167    swervolf/gpio_module/clk_core_BUFG
    SLICE_X68Y64         FDCE                                         r  swervolf/gpio_module/sync_reg[22]/C

Slack:                    inf
  Source:                 i_sw[13]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.291ns (17.478%)  route 1.373ns (82.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  i_sw[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[13]_inst/IO
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  i_sw_IOBUF[13]_inst/IBUF/O
                         net (fo=1, routed)           1.373     1.664    swervolf/gpio_module/sync_reg[31]_0[13]
    SLICE_X73Y56         FDCE                                         r  swervolf/gpio_module/sync_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.865     5.199    swervolf/gpio_module/clk_core_BUFG
    SLICE_X73Y56         FDCE                                         r  swervolf/gpio_module/sync_reg[29]/C

Slack:                    inf
  Source:                 i_sw[4]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.260ns (14.976%)  route 1.478ns (85.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  i_sw[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[4]_inst/IO
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_sw_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           1.478     1.738    swervolf/gpio_module/sync_reg[31]_0[4]
    SLICE_X64Y54         FDCE                                         r  swervolf/gpio_module/sync_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.838     5.172    swervolf/gpio_module/clk_core_BUFG
    SLICE_X64Y54         FDCE                                         r  swervolf/gpio_module/sync_reg[20]/C

Slack:                    inf
  Source:                 i_sw[11]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.270ns (15.467%)  route 1.474ns (84.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_sw[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[11]_inst/IO
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  i_sw_IOBUF[11]_inst/IBUF/O
                         net (fo=1, routed)           1.474     1.744    swervolf/gpio_module/sync_reg[31]_0[11]
    SLICE_X78Y54         FDCE                                         r  swervolf/gpio_module/sync_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.870     5.204    swervolf/gpio_module/clk_core_BUFG
    SLICE_X78Y54         FDCE                                         r  swervolf/gpio_module/sync_reg[27]/C

Slack:                    inf
  Source:                 i_sw[14]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.277ns (15.538%)  route 1.508ns (84.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  i_sw[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[14]_inst/IO
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  i_sw_IOBUF[14]_inst/IBUF/O
                         net (fo=1, routed)           1.508     1.786    swervolf/gpio_module/sync_reg[31]_0[14]
    SLICE_X73Y51         FDCE                                         r  swervolf/gpio_module/sync_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.866     5.200    swervolf/gpio_module/clk_core_BUFG
    SLICE_X73Y51         FDCE                                         r  swervolf/gpio_module/sync_reg[30]/C

Slack:                    inf
  Source:                 i_sw[15]
                            (input port)
  Destination:            swervolf/gpio_module/sync_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.833ns  (logic 0.292ns (15.906%)  route 1.541ns (84.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  i_sw[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    i_sw_IOBUF[15]_inst/IO
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  i_sw_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           1.541     1.833    swervolf/gpio_module/sync_reg[31]_0[15]
    SLICE_X80Y53         FDCE                                         r  swervolf/gpio_module/sync_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.556     4.305    clk_core
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=12986, routed)       0.872     5.206    swervolf/gpio_module/clk_core_BUFG
    SLICE_X80Y53         FDCE                                         r  swervolf/gpio_module/sync_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            ddr2/serial_rx_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.500ns  (logic 1.490ns (27.083%)  route 4.011ns (72.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        8.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  i_uart_rx_IBUF_inst/O
                         net (fo=2, routed)           4.011     5.500    ddr2/serial_rx
    SLICE_X80Y26         FDRE                                         r  ddr2/serial_rx_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        1.709     8.928    ddr2/user_clk
    SLICE_X80Y26         FDRE                                         r  ddr2/serial_rx_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            ddr2/serial_rx_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.257ns (13.700%)  route 1.622ns (86.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_uart_rx_IBUF_inst/O
                         net (fo=2, routed)           1.622     1.879    ddr2/serial_rx
    SLICE_X80Y26         FDRE                                         r  ddr2/serial_rx_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3124, routed)        0.914     3.780    ddr2/user_clk
    SLICE_X80Y26         FDRE                                         r  ddr2/serial_rx_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.796ns = ( 11.296 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_12/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  ddr2/ldc/IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.929    ddr2/ldc/a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  ddr2/ldc/IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.744    ddr2/ldc/a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y79         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.577    11.296    ddr2/ldc/CLKB0
    ILOGIC_X1Y79         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.802ns = ( 11.302 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_11/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  ddr2/ldc/IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.928    ddr2/ldc/a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  ddr2/ldc/IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.743    ddr2/ldc/a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y84         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.583    11.302    ddr2/ldc/CLKB0
    ILOGIC_X1Y84         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.802ns = ( 11.302 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_9/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  ddr2/ldc/IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.923    ddr2/ldc/a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  ddr2/ldc/IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.738    ddr2/ldc/a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y83         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.583    11.302    ddr2/ldc/CLKB0
    ILOGIC_X1Y83         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.803ns = ( 11.303 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_14/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  ddr2/ldc/IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.921    ddr2/ldc/a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  ddr2/ldc/IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.736    ddr2/ldc/a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y85         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.584    11.303    ddr2/ldc/CLKB0
    ILOGIC_X1Y85         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.796ns = ( 11.296 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_10/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  ddr2/ldc/IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.918    ddr2/ldc/a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  ddr2/ldc/IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.733    ddr2/ldc/a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y80         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.577    11.296    ddr2/ldc/CLKB0
    ILOGIC_X1Y80         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.732ns  (logic 1.732ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 11.306 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_4/IO
    V7                   IBUF (Prop_ibuf_I_O)         0.917     0.917 r  ddr2/ldc/IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.917    ddr2/ldc/a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.732 r  ddr2/ldc/IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     1.732    ddr2/ldc/a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y60         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.587    11.306    ddr2/ldc/CLKB0
    ILOGIC_X1Y60         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.729ns  (logic 1.729ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 11.306 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_6/IO
    U6                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  ddr2/ldc/IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.914    ddr2/ldc/a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.729 r  ddr2/ldc/IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     1.729    ddr2/ldc/a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.587    11.306    ddr2/ldc/CLKB0
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 11.306 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_1/IO
    V6                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  ddr2/ldc/IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.911    ddr2/ldc/a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  ddr2/ldc/IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     1.726    ddr2/ldc/a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.587    11.306    ddr2/ldc/CLKB0
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.807ns = ( 11.307 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF/IO
    R7                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  ddr2/ldc/IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.911    ddr2/ldc/a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  ddr2/ldc/IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     1.726    ddr2/ldc/a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.588    11.307    ddr2/ldc/CLKB0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 11.306 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_3/IO
    U7                   IBUF (Prop_ibuf_I_O)         0.911     0.911 r  ddr2/ldc/IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.911    ddr2/ldc/a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.726 r  ddr2/ldc/IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     1.726    ddr2/ldc/a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.627    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.710 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918     9.628    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.719 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          1.587    11.306    ddr2/ldc/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.601ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R5                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_7/IO
    R5                   IBUF (Prop_ibuf_I_O)         0.358     0.358 r  ddr2/ldc/IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.358    ddr2/ldc/a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.601 r  ddr2/ldc/IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.601    ddr2/ldc/a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y61         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y61         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.604ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 6.239 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_2/IO
    R8                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  ddr2/ldc/IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.361    ddr2/ldc/a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.604 r  ddr2/ldc/IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.604    ddr2/ldc/a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y52         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.873     6.239    ddr2/ldc/CLKB0
    ILOGIC_X1Y52         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.610ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_5/IO
    R6                   IBUF (Prop_ibuf_I_O)         0.367     0.367 r  ddr2/ldc/IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.367    ddr2/ldc/a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.610 r  ddr2/ldc/IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.610    ddr2/ldc/a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y62         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y62         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 6.228 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_13/IO
    T4                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  ddr2/ldc/IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.368    ddr2/ldc/a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  ddr2/ldc/IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.611    ddr2/ldc/a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y75         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.862     6.228    ddr2/ldc/CLKB0
    ILOGIC_X1Y75         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 6.229 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_15/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  ddr2/ldc/IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.369    ddr2/ldc/a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  ddr2/ldc/IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.612    ddr2/ldc/a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y77         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.863     6.229    ddr2/ldc/CLKB0
    ILOGIC_X1Y77         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.616ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 6.228 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_8/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.373     0.373 r  ddr2/ldc/IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.373    ddr2/ldc/a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.616 r  ddr2/ldc/IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     0.616    ddr2/ldc/a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y76         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.862     6.228    ddr2/ldc/CLKB0
    ILOGIC_X1Y76         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.618ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_3/IO
    U7                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  ddr2/ldc/IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.375    ddr2/ldc/a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.618 r  ddr2/ldc/IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.618    ddr2/ldc/a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.619ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.738ns = ( 6.238 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF/IO
    R7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  ddr2/ldc/IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.376    ddr2/ldc/a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.619 r  ddr2/ldc/IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.619    ddr2/ldc/a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.872     6.238    ddr2/ldc/CLKB0
    ILOGIC_X1Y54         ISERDESE2                                    r  ddr2/ldc/ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.619ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_1/IO
    V6                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  ddr2/ldc/IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.376    ddr2/ldc/a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.619 r  ddr2/ldc/IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.619    ddr2/ldc/a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y59         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ddr2/ldc/ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.622ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 6.237 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ddr2/ldc/IOBUF_6/IO
    U6                   IBUF (Prop_ibuf_I_O)         0.379     0.379 r  ddr2/ldc/IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.379    ddr2/ldc/a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.622 r  ddr2/ldc/IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.622    ddr2/ldc/a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 fall edge)    2.500     2.500 f  
    E3                                                0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     2.938 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     3.636    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.665 f  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     4.568    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     4.621 f  ddr2/ldc/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     5.337    ddr2/ldc/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.366 f  ddr2/ldc/BUFG_2/O
                         net (fo=73, routed)          0.871     6.237    ddr2/ldc/CLKB0
    ILOGIC_X1Y55         ISERDESE2                                    r  ddr2/ldc/ISERDESE2_6/CLKB  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ddr2/ldc/FD/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.208ns  (logic 1.631ns (50.848%)  route 1.577ns (49.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.577     3.084    ddr2/ldc/rstn_IBUF
    SLICE_X0Y148         LUT1 (Prop_lut1_I0_O)        0.124     3.208 r  ddr2/ldc/FD_i_1/O
                         net (fo=1, routed)           0.000     3.208    ddr2/ldc/FD_i_1_n_0
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.590     5.012    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ddr2/ldc/FD/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.320ns (34.393%)  route 0.610ns (65.607%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.610     0.884    ddr2/ldc/rstn_IBUF
    SLICE_X0Y148         LUT1 (Prop_lut1_I0_O)        0.045     0.929 r  ddr2/ldc/FD_i_1/O
                         net (fo=1, routed)           0.000     0.929    ddr2/ldc/FD_i_1_n_0
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.872     2.037    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y148         FDRE                                         r  ddr2/ldc/FD/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_dmi

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 0.152ns (4.129%)  route 3.529ns (95.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.670     1.670    tap/dmi_capture
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.152     1.822 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.859     3.681    tap/dmi_0
    SLICE_X7Y111         FDRE                                         r  tap/dmi_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.587     3.137    tap/dmi_tck
    SLICE_X7Y111         FDRE                                         r  tap/dmi_reg[11]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 0.152ns (4.129%)  route 3.529ns (95.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.670     1.670    tap/dmi_capture
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.152     1.822 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.859     3.681    tap/dmi_0
    SLICE_X7Y111         FDRE                                         r  tap/dmi_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.587     3.137    tap/dmi_tck
    SLICE_X7Y111         FDRE                                         r  tap/dmi_reg[12]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 0.152ns (4.129%)  route 3.529ns (95.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.670     1.670    tap/dmi_capture
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.152     1.822 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.859     3.681    tap/dmi_0
    SLICE_X7Y111         FDRE                                         r  tap/dmi_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.587     3.137    tap/dmi_tck
    SLICE_X7Y111         FDRE                                         r  tap/dmi_reg[24]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.541ns  (logic 0.152ns (4.293%)  route 3.389ns (95.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.670     1.670    tap/dmi_capture
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.152     1.822 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.719     3.541    tap/dmi_0
    SLICE_X4Y110         FDSE                                         r  tap/dmi_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.588     3.138    tap/dmi_tck
    SLICE_X4Y110         FDSE                                         r  tap/dmi_reg[4]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.541ns  (logic 0.152ns (4.293%)  route 3.389ns (95.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.670     1.670    tap/dmi_capture
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.152     1.822 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.719     3.541    tap/dmi_0
    SLICE_X4Y110         FDSE                                         r  tap/dmi_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.588     3.138    tap/dmi_tck
    SLICE_X4Y110         FDSE                                         r  tap/dmi_reg[5]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.541ns  (logic 0.152ns (4.293%)  route 3.389ns (95.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.670     1.670    tap/dmi_capture
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.152     1.822 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.719     3.541    tap/dmi_0
    SLICE_X4Y110         FDSE                                         r  tap/dmi_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.588     3.138    tap/dmi_tck
    SLICE_X4Y110         FDSE                                         r  tap/dmi_reg[6]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.492ns  (logic 0.152ns (4.353%)  route 3.340ns (95.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.670     1.670    tap/dmi_capture
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.152     1.822 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.670     3.492    tap/dmi_0
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.587     3.137    tap/dmi_tck
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[16]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.492ns  (logic 0.152ns (4.353%)  route 3.340ns (95.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.670     1.670    tap/dmi_capture
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.152     1.822 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.670     3.492    tap/dmi_0
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.587     3.137    tap/dmi_tck
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[17]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.492ns  (logic 0.152ns (4.353%)  route 3.340ns (95.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.670     1.670    tap/dmi_capture
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.152     1.822 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.670     3.492    tap/dmi_0
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.587     3.137    tap/dmi_tck
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[1]/C

Slack:                    inf
  Source:                 tap/tap_dmi/CAPTURE
                            (internal pin)
  Destination:            tap/dmi_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.492ns  (logic 0.152ns (4.353%)  route 3.340ns (95.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/CAPTURE
                         net (fo=3, routed)           1.670     1.670    tap/dmi_capture
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.152     1.822 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          1.670     3.492    tap/dmi_0
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459     1.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.587     3.137    tap/dmi_tck
    SLICE_X6Y111         FDRE                                         r  tap/dmi_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dmi/TDI
                            (internal pin)
  Destination:            tap/dmi_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.000ns (0.000%)  route 0.888ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TDI
                         net (fo=1, routed)           0.888     0.888    tap/dmi_tdi
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.045ns (3.922%)  route 1.102ns (96.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.565     0.565    tap/dmi_sel
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.045     0.610 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.537     1.147    tap/dmi[31]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[25]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.045ns (3.922%)  route 1.102ns (96.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.565     0.565    tap/dmi_sel
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.045     0.610 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.537     1.147    tap/dmi[31]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[26]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.045ns (3.922%)  route 1.102ns (96.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.565     0.565    tap/dmi_sel
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.045     0.610 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.537     1.147    tap/dmi[31]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[27]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.045ns (3.922%)  route 1.102ns (96.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.565     0.565    tap/dmi_sel
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.045     0.610 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.537     1.147    tap/dmi[31]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[28]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.045ns (3.922%)  route 1.102ns (96.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.565     0.565    tap/dmi_sel
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.045     0.610 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.537     1.147    tap/dmi[31]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[29]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.045ns (3.922%)  route 1.102ns (96.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.565     0.565    tap/dmi_sel
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.045     0.610 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.537     1.147    tap/dmi[31]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[30]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.045ns (3.922%)  route 1.102ns (96.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.565     0.565    tap/dmi_sel
    SLICE_X10Y92         LUT3 (Prop_lut3_I2_O)        0.045     0.610 r  tap/dmi[31]_i_1/O
                         net (fo=28, routed)          0.537     1.147    tap/dmi[31]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[31]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.048ns (4.158%)  route 1.106ns (95.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.565     0.565    tap/dmi_sel
    SLICE_X10Y92         LUT3 (Prop_lut3_I0_O)        0.048     0.613 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.541     1.154    tap/dmi_0
    SLICE_X6Y110         FDSE                                         r  tap/dmi_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X6Y110         FDSE                                         r  tap/dmi_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dmi/SEL
                            (internal pin)
  Destination:            tap/dmi_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.048ns (4.158%)  route 1.106ns (95.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/SEL
                         net (fo=3, routed)           0.565     0.565    tap/dmi_sel
    SLICE_X10Y92         LUT3 (Prop_lut3_I0_O)        0.048     0.613 r  tap/dmi[31]_i_2/O
                         net (fo=32, routed)          0.541     1.154    tap/dmi_0
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.867     1.661    tap/dmi_tck
    SLICE_X7Y110         FDRE                                         r  tap/dmi_reg[25]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_dtmcs

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.152ns (3.291%)  route 4.466ns (96.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.310     3.310    tap/dtmcs_capture
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.152     3.462 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.156     4.618    tap/dtmcs_2
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663     3.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[12]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.152ns (3.291%)  route 4.466ns (96.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.310     3.310    tap/dtmcs_capture
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.152     3.462 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.156     4.618    tap/dtmcs_2
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663     3.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[13]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.152ns (3.291%)  route 4.466ns (96.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.310     3.310    tap/dtmcs_capture
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.152     3.462 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.156     4.618    tap/dtmcs_2
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663     3.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[14]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.152ns (3.291%)  route 4.466ns (96.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.310     3.310    tap/dtmcs_capture
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.152     3.462 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.156     4.618    tap/dtmcs_2
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663     3.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[15]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.152ns (3.291%)  route 4.466ns (96.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.310     3.310    tap/dtmcs_capture
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.152     3.462 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.156     4.618    tap/dtmcs_2
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663     3.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[16]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.152ns (3.291%)  route 4.466ns (96.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.310     3.310    tap/dtmcs_capture
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.152     3.462 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.156     4.618    tap/dtmcs_2
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663     3.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[17]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.152ns (3.291%)  route 4.466ns (96.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.310     3.310    tap/dtmcs_capture
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.152     3.462 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.156     4.618    tap/dtmcs_2
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663     3.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[18]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.152ns (3.291%)  route 4.466ns (96.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.310     3.310    tap/dtmcs_capture
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.152     3.462 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.156     4.618    tap/dtmcs_2
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663     3.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[19]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.475ns  (logic 0.152ns (3.396%)  route 4.323ns (96.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.310     3.310    tap/dtmcs_capture
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.152     3.462 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.013     4.475    tap/dtmcs_2
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.664     3.206    tap/dtmcs_tck
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[20]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.475ns  (logic 0.152ns (3.396%)  route 4.323ns (96.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          3.310     3.310    tap/dtmcs_capture
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.152     3.462 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          1.013     4.475    tap/dtmcs_2
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.664     3.206    tap/dtmcs_tck
    SLICE_X49Y30         FDRE                                         r  tap/dtmcs_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.043ns (3.863%)  route 1.070ns (96.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           1.070     1.070    tap/dtmcs_update
    SLICE_X34Y31         LUT3 (Prop_lut3_I1_O)        0.043     1.113 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.113    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.900     1.684    tap/dtmcs_tck
    SLICE_X34Y31         FDRE                                         r  tap/dtmcs_r_reg[1]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/UPDATE
                            (internal pin)
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.045ns (4.035%)  route 1.070ns (95.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/UPDATE
                         net (fo=3, routed)           1.070     1.070    tap/dtmcs_update
    SLICE_X34Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.115 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.115    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X34Y31         FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.900     1.684    tap/dtmcs_tck
    SLICE_X34Y31         FDRE                                         r  tap/dtmcs_r_reg[0]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/TDI
                            (internal pin)
  Destination:            tap/dtmcs_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.000ns (0.000%)  route 1.120ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TDI
                         net (fo=1, routed)           1.120     1.120    tap/dtmcs_tdi
    SLICE_X32Y31         FDRE                                         r  tap/dtmcs_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.901     1.685    tap/dtmcs_tck
    SLICE_X32Y31         FDRE                                         r  tap/dtmcs_reg[40]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.042ns (3.488%)  route 1.162ns (96.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          1.162     1.162    tap/dtmcs_capture
    SLICE_X41Y30         LUT3 (Prop_lut3_I1_O)        0.042     1.204 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     1.204    tap/dtmcs[9]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.898     1.682    tap/dtmcs_tck
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[9]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.045ns (3.728%)  route 1.162ns (96.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          1.162     1.162    tap/dtmcs_capture
    SLICE_X41Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.207 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     1.207    tap/dtmcs[8]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.898     1.682    tap/dtmcs_tck
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[8]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/SHIFT
                            (internal pin)
  Destination:            tap/dtmcs_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.046ns (3.700%)  route 1.197ns (96.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/SHIFT
                         net (fo=1, routed)           1.122     1.122    tap/dtmcs_shift
    SLICE_X32Y31         LUT3 (Prop_lut3_I1_O)        0.046     1.168 r  tap/dtmcs[33]_i_1/O
                         net (fo=41, routed)          0.075     1.243    tap/dtmcs_2
    SLICE_X32Y31         FDRE                                         r  tap/dtmcs_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.901     1.685    tap/dtmcs_tck
    SLICE_X32Y31         FDRE                                         r  tap/dtmcs_reg[40]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.044ns (3.470%)  route 1.224ns (96.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          1.224     1.224    tap/dtmcs_capture
    SLICE_X41Y30         LUT3 (Prop_lut3_I1_O)        0.044     1.268 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     1.268    tap/dtmcs[11]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.898     1.682    tap/dtmcs_tck
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[11]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.045ns (3.548%)  route 1.223ns (96.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          1.223     1.223    tap/dtmcs_capture
    SLICE_X41Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.268 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     1.268    tap/dtmcs[24]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.898     1.682    tap/dtmcs_tck
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[24]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.045ns (3.548%)  route 1.223ns (96.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          1.223     1.223    tap/dtmcs_capture
    SLICE_X41Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.268 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     1.268    tap/dtmcs[25]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.898     1.682    tap/dtmcs_tck
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[25]/C

Slack:                    inf
  Source:                 tap/tap_dtmcs/CAPTURE
                            (internal pin)
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.045ns (3.546%)  route 1.224ns (96.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/CAPTURE
                         net (fo=34, routed)          1.224     1.224    tap/dtmcs_capture
    SLICE_X41Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.269 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000     1.269    tap/dtmcs[10]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.898     1.682    tap/dtmcs_tck
    SLICE_X41Y30         FDRE                                         r  tap/dtmcs_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck_idcode

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_idcode/CAPTURE
                            (internal pin)
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.095ns  (logic 0.124ns (11.324%)  route 0.971ns (88.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/CAPTURE
                         net (fo=1, routed)           0.971     0.971    tap/idcode_capture
    SLICE_X28Y80         LUT3 (Prop_lut3_I0_O)        0.124     1.095 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.095    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.899     0.899    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap/tap_idcode/SEL
                            (internal pin)
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.045ns (12.076%)  route 0.328ns (87.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/SEL
                         net (fo=1, routed)           0.328     0.328    tap/idcode_sel
    SLICE_X28Y80         LUT3 (Prop_lut3_I1_O)        0.045     0.373 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.373    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.476     0.476    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C





