
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549814 heartbeat IPC: 3.92186 cumulative IPC: 3.92186 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242317 heartbeat IPC: 3.71402 cumulative IPC: 3.81511 (Simulation time: 0 hr 0 min 28 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005841 heartbeat IPC: 3.61857 cumulative IPC: 3.74726 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005841 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 50476673 heartbeat IPC: 0.235456 cumulative IPC: 0.235456 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 93214372 heartbeat IPC: 0.233985 cumulative IPC: 0.234718 (Simulation time: 0 hr 1 min 54 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 136608492 heartbeat IPC: 0.230446 cumulative IPC: 0.233277 (Simulation time: 0 hr 2 min 32 sec) 
Finished CPU 0 instructions: 30000004 cycles: 128602652 cumulative IPC: 0.233277 (Simulation time: 0 hr 2 min 32 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.233277 instructions: 30000004 cycles: 128602652
cpu0_DTLB TOTAL     ACCESS:    7886778  HIT:    6309047  MISS:    1577731
cpu0_DTLB LOAD      ACCESS:    7780163  HIT:    6202432  MISS:    1577731
cpu0_DTLB RFO       ACCESS:     106615  HIT:     106615  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74725 cycles
cpu0_ITLB TOTAL     ACCESS:    3249514  HIT:    3249514  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3249514  HIT:    3249514  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577731  HIT:    1575393  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577731  HIT:    1575393  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.2 cycles
cpu0_L1D TOTAL     ACCESS:    7177455  HIT:    4790416  MISS:    2387039
cpu0_L1D LOAD      ACCESS:    6318560  HIT:    3933700  MISS:    2384860
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:     749625  HIT:     749625  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        159  MISS:       2179
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 54.9713 cycles
cpu0_L2C TOTAL     ACCESS:    6201533  HIT:    2177378  MISS:    4024155
cpu0_L2C LOAD      ACCESS:    2384778  HIT:     747555  MISS:    1637223
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    3814579  HIT:    1427753  MISS:    2386826
cpu0_L2C TRANSLATION ACCESS:       2176  HIT:       2070  MISS:        106
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 25.9368 cycles
LLC TOTAL     ACCESS:    4024160  HIT:    2174980  MISS:    1849180
LLC LOAD      ACCESS:    1637205  HIT:    1427429  MISS:     209776
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2386849  HIT:     747445  MISS:    1639404
LLC TRANSLATION ACCESS:        106  HIT:        106  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 37.8493 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1052  ROW_BUFFER_MISS:     208678
 DBUS AVG_CONGESTED_CYCLE:    4.00367
 WQ ROW_BUFFER_HIT:       6464  ROW_BUFFER_MISS:    1437606  FULL:      95958


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6319
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

