Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov 12 20:17:59 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_RECIEVE_timing_summary_routed.rpt -pb TOP_RECIEVE_timing_summary_routed.pb -rpx TOP_RECIEVE_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_RECIEVE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line92/clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.162        0.000                      0                   92        0.196        0.000                      0                   92        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.162        0.000                      0                   92        0.196        0.000                      0                   92        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 nolabel_line92/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.828ns (21.736%)  route 2.981ns (78.264%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.723     5.326    nolabel_line92/CLK
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  nolabel_line92/counter_reg[1]/Q
                         net (fo=2, routed)           0.819     6.601    nolabel_line92/counter[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.725 r  nolabel_line92/counter[26]_i_8/O
                         net (fo=1, routed)           0.811     7.536    nolabel_line92/counter[26]_i_8_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.660 r  nolabel_line92/counter[26]_i_3/O
                         net (fo=27, routed)          1.351     9.011    nolabel_line92/counter[26]_i_3_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.124     9.135 r  nolabel_line92/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.135    nolabel_line92/counter_0[6]
    SLICE_X0Y92          FDRE                                         r  nolabel_line92/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604    15.027    nolabel_line92/CLK
    SLICE_X0Y92          FDRE                                         r  nolabel_line92/counter_reg[6]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.031    15.297    nolabel_line92/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 nolabel_line92/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.858ns (22.347%)  route 2.981ns (77.653%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.723     5.326    nolabel_line92/CLK
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  nolabel_line92/counter_reg[1]/Q
                         net (fo=2, routed)           0.819     6.601    nolabel_line92/counter[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.725 r  nolabel_line92/counter[26]_i_8/O
                         net (fo=1, routed)           0.811     7.536    nolabel_line92/counter[26]_i_8_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.660 r  nolabel_line92/counter[26]_i_3/O
                         net (fo=27, routed)          1.351     9.011    nolabel_line92/counter[26]_i_3_n_0
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.154     9.165 r  nolabel_line92/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.165    nolabel_line92/counter_0[8]
    SLICE_X0Y92          FDRE                                         r  nolabel_line92/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604    15.027    nolabel_line92/CLK
    SLICE_X0Y92          FDRE                                         r  nolabel_line92/counter_reg[8]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.075    15.341    nolabel_line92/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 nolabel_line92/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.828ns (21.992%)  route 2.937ns (78.008%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.723     5.326    nolabel_line92/CLK
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  nolabel_line92/counter_reg[1]/Q
                         net (fo=2, routed)           0.819     6.601    nolabel_line92/counter[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.725 r  nolabel_line92/counter[26]_i_8/O
                         net (fo=1, routed)           0.811     7.536    nolabel_line92/counter[26]_i_8_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.660 r  nolabel_line92/counter[26]_i_3/O
                         net (fo=27, routed)          1.307     8.967    nolabel_line92/counter[26]_i_3_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     9.091 r  nolabel_line92/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.091    nolabel_line92/counter_0[1]
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.603    15.026    nolabel_line92/CLK
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[1]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.029    15.319    nolabel_line92/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 nolabel_line92/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 2.319ns (61.289%)  route 1.465ns (38.711%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    nolabel_line92/CLK
    SLICE_X2Y92          FDRE                                         r  nolabel_line92/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  nolabel_line92/counter_reg[9]/Q
                         net (fo=2, routed)           0.818     6.623    nolabel_line92/counter[9]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     7.456 r  nolabel_line92/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.456    nolabel_line92/counter_reg[12]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  nolabel_line92/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    nolabel_line92/counter_reg[16]_i_2_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  nolabel_line92/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    nolabel_line92/counter_reg[20]_i_2_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.798 r  nolabel_line92/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.798    nolabel_line92/counter_reg[24]_i_2_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.132 r  nolabel_line92/counter_reg[26]_i_6/O[1]
                         net (fo=1, routed)           0.647     8.778    nolabel_line92/counter_reg[26]_i_6_n_6
    SLICE_X0Y95          LUT4 (Prop_lut4_I3_O)        0.332     9.110 r  nolabel_line92/counter[26]_i_2/O
                         net (fo=1, routed)           0.000     9.110    nolabel_line92/counter_0[26]
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.605    15.028    nolabel_line92/CLK
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.075    15.342    nolabel_line92/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 nolabel_line92/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 2.062ns (55.261%)  route 1.669ns (44.739%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    nolabel_line92/CLK
    SLICE_X2Y92          FDRE                                         r  nolabel_line92/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  nolabel_line92/counter_reg[9]/Q
                         net (fo=2, routed)           0.818     6.623    nolabel_line92/counter[9]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     7.456 r  nolabel_line92/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.456    nolabel_line92/counter_reg[12]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  nolabel_line92/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    nolabel_line92/counter_reg[16]_i_2_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.904 r  nolabel_line92/counter_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.851     8.755    nolabel_line92/counter_reg[20]_i_2_n_6
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.303     9.058 r  nolabel_line92/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.058    nolabel_line92/counter_0[18]
    SLICE_X0Y94          FDRE                                         r  nolabel_line92/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.605    15.028    nolabel_line92/CLK
    SLICE_X0Y94          FDRE                                         r  nolabel_line92/counter_reg[18]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)        0.031    15.298    nolabel_line92/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 nolabel_line92/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 2.176ns (58.374%)  route 1.552ns (41.626%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    nolabel_line92/CLK
    SLICE_X2Y92          FDRE                                         r  nolabel_line92/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  nolabel_line92/counter_reg[9]/Q
                         net (fo=2, routed)           0.818     6.623    nolabel_line92/counter[9]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     7.456 r  nolabel_line92/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.456    nolabel_line92/counter_reg[12]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  nolabel_line92/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    nolabel_line92/counter_reg[16]_i_2_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  nolabel_line92/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    nolabel_line92/counter_reg[20]_i_2_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.018 r  nolabel_line92/counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.734     8.751    nolabel_line92/counter_reg[24]_i_2_n_6
    SLICE_X0Y95          LUT4 (Prop_lut4_I3_O)        0.303     9.054 r  nolabel_line92/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.054    nolabel_line92/counter_0[22]
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.605    15.028    nolabel_line92/CLK
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[22]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.031    15.298    nolabel_line92/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 nolabel_line92/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.856ns (22.568%)  route 2.937ns (77.432%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.723     5.326    nolabel_line92/CLK
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  nolabel_line92/counter_reg[1]/Q
                         net (fo=2, routed)           0.819     6.601    nolabel_line92/counter[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.725 r  nolabel_line92/counter[26]_i_8/O
                         net (fo=1, routed)           0.811     7.536    nolabel_line92/counter[26]_i_8_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.660 r  nolabel_line92/counter[26]_i_3/O
                         net (fo=27, routed)          1.307     8.967    nolabel_line92/counter[26]_i_3_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.152     9.119 r  nolabel_line92/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.119    nolabel_line92/counter_0[3]
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.603    15.026    nolabel_line92/CLK
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[3]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.075    15.365    nolabel_line92/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 nolabel_line92/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.948ns (53.083%)  route 1.722ns (46.917%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    nolabel_line92/CLK
    SLICE_X2Y92          FDRE                                         r  nolabel_line92/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  nolabel_line92/counter_reg[9]/Q
                         net (fo=2, routed)           0.818     6.623    nolabel_line92/counter[9]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     7.456 r  nolabel_line92/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.456    nolabel_line92/counter_reg[12]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.790 r  nolabel_line92/counter_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.904     8.693    nolabel_line92/counter_reg[16]_i_2_n_6
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.303     8.996 r  nolabel_line92/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.996    nolabel_line92/counter_0[14]
    SLICE_X0Y93          FDRE                                         r  nolabel_line92/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.605    15.028    nolabel_line92/CLK
    SLICE_X0Y93          FDRE                                         r  nolabel_line92/counter_reg[14]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_D)        0.031    15.298    nolabel_line92/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 nolabel_line92/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 2.186ns (59.632%)  route 1.480ns (40.368%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    nolabel_line92/CLK
    SLICE_X2Y92          FDRE                                         r  nolabel_line92/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  nolabel_line92/counter_reg[9]/Q
                         net (fo=2, routed)           0.818     6.623    nolabel_line92/counter[9]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     7.456 r  nolabel_line92/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.456    nolabel_line92/counter_reg[12]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  nolabel_line92/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    nolabel_line92/counter_reg[16]_i_2_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.684 r  nolabel_line92/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.684    nolabel_line92/counter_reg[20]_i_2_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.997 r  nolabel_line92/counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.662     8.659    nolabel_line92/counter_reg[24]_i_2_n_4
    SLICE_X0Y95          LUT4 (Prop_lut4_I3_O)        0.334     8.993 r  nolabel_line92/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.993    nolabel_line92/counter_0[24]
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.605    15.028    nolabel_line92/CLK
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[24]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.075    15.342    nolabel_line92/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 nolabel_line92/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.956%)  route 2.779ns (77.044%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.723     5.326    nolabel_line92/CLK
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  nolabel_line92/counter_reg[1]/Q
                         net (fo=2, routed)           0.819     6.601    nolabel_line92/counter[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.725 r  nolabel_line92/counter[26]_i_8/O
                         net (fo=1, routed)           0.811     7.536    nolabel_line92/counter[26]_i_8_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.660 r  nolabel_line92/counter[26]_i_3/O
                         net (fo=27, routed)          1.149     8.809    nolabel_line92/counter[26]_i_3_n_0
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.933 r  nolabel_line92/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.933    nolabel_line92/counter_0[2]
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.603    15.026    nolabel_line92/CLK
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[2]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.031    15.321    nolabel_line92/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  6.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/rx_sync_inst/CLK
    SLICE_X6Y93          FDRE                                         r  uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.148     1.670 r  uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.071     1.742    uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X6Y93          LUT3 (Prop_lut3_I0_O)        0.098     1.840 r  uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.874     2.039    uart_rx_blk/rx_sync_inst/CLK
    SLICE_X6Y93          FDRE                                         r  uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121     1.643    uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 baud8_tick_blk/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud8_tick_blk/acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.602     1.521    baud8_tick_blk/CLK
    SLICE_X4Y91          FDRE                                         r  baud8_tick_blk/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  baud8_tick_blk/acc_reg[5]/Q
                         net (fo=2, routed)           0.070     1.732    baud8_tick_blk/acc[5]
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.859 r  baud8_tick_blk/acc_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    baud8_tick_blk/p_1_in[6]
    SLICE_X4Y91          FDRE                                         r  baud8_tick_blk/acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.873     2.038    baud8_tick_blk/CLK
    SLICE_X4Y91          FDRE                                         r  baud8_tick_blk/acc_reg[6]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    baud8_tick_blk/acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 uart_rx_blk/rx_sync_inst/stable_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/rx_data_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.380%)  route 0.182ns (52.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/rx_sync_inst/CLK
    SLICE_X6Y93          FDRE                                         r  uart_rx_blk/rx_sync_inst/stable_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  uart_rx_blk/rx_sync_inst/stable_out_reg/Q
                         net (fo=5, routed)           0.182     1.868    uart_rx_blk/rx_bit
    SLICE_X3Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.876     2.041    uart_rx_blk/CLK
    SLICE_X3Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[7]_lopt_replica/C
                         clock pessimism             -0.479     1.561    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.073     1.634    uart_rx_blk/rx_data_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_rx_blk/rx_sync_inst/stable_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.380%)  route 0.182ns (52.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/rx_sync_inst/CLK
    SLICE_X6Y93          FDRE                                         r  uart_rx_blk/rx_sync_inst/stable_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  uart_rx_blk/rx_sync_inst/stable_out_reg/Q
                         net (fo=5, routed)           0.182     1.868    uart_rx_blk/rx_bit
    SLICE_X3Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.876     2.041    uart_rx_blk/CLK
    SLICE_X3Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[7]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.071     1.632    uart_rx_blk/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 baud8_tick_blk/acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud8_tick_blk/acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    baud8_tick_blk/CLK
    SLICE_X4Y93          FDRE                                         r  baud8_tick_blk/acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  baud8_tick_blk/acc_reg[11]/Q
                         net (fo=2, routed)           0.076     1.740    baud8_tick_blk/acc[11]
    SLICE_X4Y93          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.864 r  baud8_tick_blk/acc_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.864    baud8_tick_blk/p_1_in[12]
    SLICE_X4Y93          FDRE                                         r  baud8_tick_blk/acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.874     2.039    baud8_tick_blk/CLK
    SLICE_X4Y93          FDRE                                         r  baud8_tick_blk/acc_reg[12]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.105     1.627    baud8_tick_blk/acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart_rx_blk/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.782%)  route 0.117ns (32.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/CLK
    SLICE_X6Y94          FDRE                                         r  uart_rx_blk/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.148     1.670 f  uart_rx_blk/FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.117     1.787    uart_rx_blk/rx_sync_inst/state__0[2]
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.098     1.885 r  uart_rx_blk/rx_sync_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.885    uart_rx_blk/rx_sync_inst_n_2
    SLICE_X6Y94          FDRE                                         r  uart_rx_blk/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.874     2.039    uart_rx_blk/CLK
    SLICE_X6Y94          FDRE                                         r  uart_rx_blk/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.121     1.643    uart_rx_blk/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 uart_rx_blk/spacing_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.575%)  route 0.125ns (35.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/CLK
    SLICE_X5Y95          FDRE                                         r  uart_rx_blk/spacing_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  uart_rx_blk/spacing_counter_reg[1]/Q
                         net (fo=5, routed)           0.125     1.775    uart_rx_blk/spacing_counter[1]
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.099     1.874 r  uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.874    uart_rx_blk/spacing_counter_next[2]
    SLICE_X5Y94          FDRE                                         r  uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.874     2.039    uart_rx_blk/CLK
    SLICE_X5Y94          FDRE                                         r  uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.091     1.629    uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 uart_rx_blk/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.246ns (67.410%)  route 0.119ns (32.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/CLK
    SLICE_X6Y94          FDRE                                         r  uart_rx_blk/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.148     1.670 f  uart_rx_blk/FSM_sequential_state_reg[2]/Q
                         net (fo=8, routed)           0.119     1.789    uart_rx_blk/rx_sync_inst/state__0[2]
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.098     1.887 r  uart_rx_blk/rx_sync_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    uart_rx_blk/rx_sync_inst_n_1
    SLICE_X6Y94          FDRE                                         r  uart_rx_blk/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.874     2.039    uart_rx_blk/CLK
    SLICE_X6Y94          FDRE                                         r  uart_rx_blk/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120     1.642    uart_rx_blk/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uart_rx_blk/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_blk/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.840%)  route 0.181ns (56.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/CLK
    SLICE_X1Y92          FDRE                                         r  uart_rx_blk/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_rx_blk/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.181     1.844    uart_rx_blk/LED_OBUF[2]
    SLICE_X2Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.876     2.041    uart_rx_blk/CLK
    SLICE_X2Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[1]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.059     1.597    uart_rx_blk/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 baud8_tick_blk/acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud8_tick_blk/acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.602     1.521    baud8_tick_blk/CLK
    SLICE_X4Y91          FDRE                                         r  baud8_tick_blk/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  baud8_tick_blk/acc_reg[4]/Q
                         net (fo=2, routed)           0.069     1.731    baud8_tick_blk/acc[4]
    SLICE_X4Y91          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.877 r  baud8_tick_blk/acc_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    baud8_tick_blk/p_1_in[5]
    SLICE_X4Y91          FDRE                                         r  baud8_tick_blk/acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.873     2.038    baud8_tick_blk/CLK
    SLICE_X4Y91          FDRE                                         r  baud8_tick_blk/acc_reg[5]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    baud8_tick_blk/acc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     baud8_tick_blk/acc_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     baud8_tick_blk/acc_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     baud8_tick_blk/acc_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     baud8_tick_blk/acc_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     baud8_tick_blk/acc_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     baud8_tick_blk/acc_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     baud8_tick_blk/acc_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     baud8_tick_blk/acc_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     baud8_tick_blk/acc_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     baud8_tick_blk/acc_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     baud8_tick_blk/acc_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     baud8_tick_blk/acc_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     baud8_tick_blk/acc_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     baud8_tick_blk/acc_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line92/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.489ns  (logic 4.804ns (50.630%)  route 4.685ns (49.370%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[0]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line92/p_reg[0]/Q
                         net (fo=15, routed)          0.729     1.247    nolabel_line92/p[0]
    SLICE_X2Y91          LUT5 (Prop_lut5_I3_O)        0.148     1.395 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.827     2.222    nolabel_line92/sel0[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.358     2.580 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.129     5.709    sevenSeg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780     9.489 r  sevenSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.489    sevenSeg[6]
    T10                                                               r  sevenSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.365ns  (logic 4.098ns (43.752%)  route 5.268ns (56.248%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[2]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line92/p_reg[2]/Q
                         net (fo=13, routed)          0.860     1.316    nolabel_line92/p[2]
    SLICE_X3Y91          LUT3 (Prop_lut3_I0_O)        0.124     1.440 r  nolabel_line92/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.408     5.848    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.365 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.365    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.290ns  (logic 4.517ns (48.616%)  route 4.774ns (51.384%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[2]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line92/p_reg[2]/Q
                         net (fo=13, routed)          1.167     1.623    nolabel_line92/p[2]
    SLICE_X2Y91          LUT5 (Prop_lut5_I0_O)        0.152     1.775 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.125     2.900    nolabel_line92/sel0[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.348     3.248 r  nolabel_line92/sevenSeg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.482     5.730    sevenSeg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.290 r  sevenSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.290    sevenSeg[1]
    T11                                                               r  sevenSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 4.511ns (48.817%)  route 4.730ns (51.183%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[2]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line92/p_reg[2]/Q
                         net (fo=13, routed)          1.167     1.623    nolabel_line92/p[2]
    SLICE_X2Y91          LUT5 (Prop_lut5_I0_O)        0.152     1.775 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.437     2.212    nolabel_line92/sel0[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.348     2.560 r  nolabel_line92/sevenSeg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.126     5.686    sevenSeg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.241 r  sevenSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.241    sevenSeg[5]
    R10                                                               r  sevenSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.047ns  (logic 4.685ns (51.787%)  route 4.362ns (48.213%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[2]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line92/p_reg[2]/Q
                         net (fo=13, routed)          1.167     1.623    nolabel_line92/p[2]
    SLICE_X2Y91          LUT5 (Prop_lut5_I0_O)        0.152     1.775 f  nolabel_line92/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.117     2.892    nolabel_line92/sel0[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.376     3.268 r  nolabel_line92/sevenSeg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.078     5.346    sevenSeg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701     9.047 r  sevenSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.047    sevenSeg[4]
    K16                                                               r  sevenSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.924ns  (logic 4.490ns (50.306%)  route 4.435ns (49.694%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[2]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line92/p_reg[2]/Q
                         net (fo=13, routed)          1.167     1.623    nolabel_line92/p[2]
    SLICE_X2Y91          LUT5 (Prop_lut5_I0_O)        0.152     1.775 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.117     2.892    nolabel_line92/sel0[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.348     3.240 r  nolabel_line92/sevenSeg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.151     5.391    sevenSeg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.924 r  sevenSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.924    sevenSeg[2]
    P15                                                               r  sevenSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 4.721ns (54.185%)  route 3.992ns (45.815%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[2]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line92/p_reg[2]/Q
                         net (fo=13, routed)          1.167     1.623    nolabel_line92/p[2]
    SLICE_X2Y91          LUT5 (Prop_lut5_I0_O)        0.152     1.775 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.125     2.900    nolabel_line92/sel0[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.374     3.274 r  nolabel_line92/sevenSeg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.700     4.974    sevenSeg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739     8.713 r  sevenSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.713    sevenSeg[0]
    L18                                                               r  sevenSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.484ns  (logic 4.506ns (53.116%)  route 3.978ns (46.884%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[2]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line92/p_reg[2]/Q
                         net (fo=13, routed)          1.167     1.623    nolabel_line92/p[2]
    SLICE_X2Y91          LUT5 (Prop_lut5_I0_O)        0.152     1.775 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.432     2.207    nolabel_line92/sel0[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.348     2.555 r  nolabel_line92/sevenSeg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.378     4.934    sevenSeg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.484 r  sevenSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.484    sevenSeg[3]
    K13                                                               r  sevenSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.041ns  (logic 4.195ns (52.176%)  route 3.845ns (47.824%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[0]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line92/p_reg[0]/Q
                         net (fo=15, routed)          0.874     1.392    nolabel_line92/p[0]
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.124     1.516 r  nolabel_line92/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.972     4.487    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.041 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.041    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.849ns  (logic 4.154ns (52.927%)  route 3.695ns (47.073%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[2]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line92/p_reg[2]/Q
                         net (fo=13, routed)          0.858     1.314    nolabel_line92/p[2]
    SLICE_X3Y91          LUT3 (Prop_lut3_I2_O)        0.124     1.438 r  nolabel_line92/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.837     4.275    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.849 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.849    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line92/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line92/p_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[0]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  nolabel_line92/p_reg[0]/Q
                         net (fo=15, routed)          0.175     0.339    nolabel_line92/p[0]
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  nolabel_line92/p[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    nolabel_line92/p[0]_i_1_n_0
    SLICE_X2Y90          FDCE                                         r  nolabel_line92/p_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line92/p_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.186ns (30.861%)  route 0.417ns (69.139%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[1]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line92/p_reg[1]/Q
                         net (fo=14, routed)          0.154     0.295    nolabel_line92/p[1]
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.045     0.340 r  nolabel_line92/p[1]_i_1/O
                         net (fo=1, routed)           0.263     0.603    nolabel_line92/p[1]_i_1_n_0
    SLICE_X1Y91          FDCE                                         r  nolabel_line92/p_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line92/p_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.186ns (26.716%)  route 0.510ns (73.284%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[2]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line92/p_reg[2]/Q
                         net (fo=13, routed)          0.243     0.384    nolabel_line92/p[2]
    SLICE_X3Y91          LUT3 (Prop_lut3_I2_O)        0.045     0.429 r  nolabel_line92/p[2]_i_1/O
                         net (fo=1, routed)           0.268     0.696    nolabel_line92/p[2]_i_1_n_0
    SLICE_X1Y91          FDCE                                         r  nolabel_line92/p_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/p_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 0.320ns (16.178%)  route 1.656ns (83.822%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.430    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.475 f  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          0.500     1.975    nolabel_line92/reset0
    SLICE_X1Y91          FDCE                                         f  nolabel_line92/p_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/p_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 0.320ns (16.178%)  route 1.656ns (83.822%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.430    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.475 f  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          0.500     1.975    nolabel_line92/reset0
    SLICE_X1Y91          FDCE                                         f  nolabel_line92/p_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.422ns (68.585%)  route 0.652ns (31.415%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[2]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line92/p_reg[2]/Q
                         net (fo=13, routed)          0.157     0.298    nolabel_line92/p[2]
    SLICE_X2Y91          LUT3 (Prop_lut3_I2_O)        0.045     0.343 r  nolabel_line92/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.495     0.838    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.074 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.074    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/p_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 0.320ns (15.277%)  route 1.772ns (84.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.430    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.475 f  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          0.617     2.092    nolabel_line92/reset0
    SLICE_X2Y90          FDCE                                         f  nolabel_line92/p_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.500ns (70.168%)  route 0.638ns (29.832%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[1]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line92/p_reg[1]/Q
                         net (fo=14, routed)          0.145     0.286    nolabel_line92/p[1]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.049     0.335 r  nolabel_line92/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.493     0.828    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.310     2.138 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.138    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.509ns (70.101%)  route 0.643ns (29.899%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[1]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line92/p_reg[1]/Q
                         net (fo=14, routed)          0.154     0.295    nolabel_line92/p[1]
    SLICE_X2Y91          LUT3 (Prop_lut3_I2_O)        0.049     0.344 r  nolabel_line92/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.490     0.833    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.319     2.152 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.152    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line92/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.439ns (63.014%)  route 0.844ns (36.986%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  nolabel_line92/p_reg[1]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line92/p_reg[1]/Q
                         net (fo=14, routed)          0.234     0.375    nolabel_line92/p[1]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.045     0.420 r  nolabel_line92/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.611     1.030    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     2.283 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.283    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.867ns  (logic 4.513ns (45.737%)  route 5.354ns (54.263%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    uart_rx_blk/CLK
    SLICE_X3Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=3, routed)           1.572     7.354    nolabel_line92/LED_OBUF[6]
    SLICE_X2Y91          LUT5 (Prop_lut5_I2_O)        0.124     7.478 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.654     8.132    nolabel_line92/sel0[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.153     8.285 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.129    11.414    sevenSeg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780    15.194 r  sevenSeg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.194    sevenSeg[6]
    T10                                                               r  sevenSeg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.611ns  (logic 4.259ns (44.318%)  route 5.352ns (55.682%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    uart_rx_blk/CLK
    SLICE_X3Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=3, routed)           1.572     7.354    nolabel_line92/LED_OBUF[6]
    SLICE_X2Y91          LUT5 (Prop_lut5_I2_O)        0.124     7.478 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.654     8.132    nolabel_line92/sel0[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.256 r  nolabel_line92/sevenSeg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.126    11.382    sevenSeg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.938 r  sevenSeg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.938    sevenSeg[5]
    R10                                                               r  sevenSeg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.327ns  (logic 4.265ns (45.724%)  route 5.062ns (54.276%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    uart_rx_blk/CLK
    SLICE_X3Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=3, routed)           1.572     7.354    nolabel_line92/LED_OBUF[6]
    SLICE_X2Y91          LUT5 (Prop_lut5_I2_O)        0.124     7.478 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.009     8.487    nolabel_line92/sel0[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.611 r  nolabel_line92/sevenSeg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.482    11.093    sevenSeg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.654 r  sevenSeg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.654    sevenSeg[1]
    T11                                                               r  sevenSeg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.094ns  (logic 4.433ns (48.748%)  route 4.661ns (51.252%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    uart_rx_blk/CLK
    SLICE_X3Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=3, routed)           1.572     7.354    nolabel_line92/LED_OBUF[6]
    SLICE_X2Y91          LUT5 (Prop_lut5_I2_O)        0.124     7.478 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.012     8.490    nolabel_line92/sel0[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.152     8.642 r  nolabel_line92/sevenSeg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.078    10.719    sevenSeg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701    14.421 r  sevenSeg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.421    sevenSeg[4]
    K16                                                               r  sevenSeg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.971ns  (logic 4.238ns (47.234%)  route 4.734ns (52.766%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    uart_rx_blk/CLK
    SLICE_X3Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=3, routed)           1.572     7.354    nolabel_line92/LED_OBUF[6]
    SLICE_X2Y91          LUT5 (Prop_lut5_I2_O)        0.124     7.478 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.012     8.490    nolabel_line92/sel0[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.124     8.614 r  nolabel_line92/sevenSeg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.151    10.765    sevenSeg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.298 r  sevenSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.298    sevenSeg[2]
    P15                                                               r  sevenSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.789ns  (logic 4.254ns (48.403%)  route 4.535ns (51.597%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    uart_rx_blk/CLK
    SLICE_X3Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=3, routed)           1.572     7.354    nolabel_line92/LED_OBUF[6]
    SLICE_X2Y91          LUT5 (Prop_lut5_I2_O)        0.124     7.478 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.585     8.063    nolabel_line92/sel0[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     8.187 r  nolabel_line92/sevenSeg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.378    10.566    sevenSeg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.116 r  sevenSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.116    sevenSeg[3]
    K13                                                               r  sevenSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.752ns  (logic 4.471ns (51.090%)  route 4.280ns (48.910%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    uart_rx_blk/CLK
    SLICE_X3Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=3, routed)           1.572     7.354    nolabel_line92/LED_OBUF[6]
    SLICE_X2Y91          LUT5 (Prop_lut5_I2_O)        0.124     7.478 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.009     8.487    nolabel_line92/sel0[2]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.152     8.639 r  nolabel_line92/sevenSeg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.700    10.339    sevenSeg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    14.079 r  sevenSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.079    sevenSeg[0]
    L18                                                               r  sevenSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.739ns  (logic 4.073ns (60.441%)  route 2.666ns (39.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    uart_rx_blk/CLK
    SLICE_X2Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  uart_rx_blk/rx_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.666     8.511    lopt_6
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.066 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.066    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.711ns  (logic 4.149ns (61.823%)  route 2.562ns (38.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    uart_rx_blk/CLK
    SLICE_X3Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  uart_rx_blk/rx_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.562     8.308    lopt_7
    U16                  OBUF (Prop_obuf_I_O)         3.730    12.038 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.038    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.627ns  (logic 4.070ns (61.413%)  route 2.557ns (38.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.724     5.327    uart_rx_blk/CLK
    SLICE_X2Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  uart_rx_blk/rx_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.557     8.402    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.954 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.954    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.393ns (79.734%)  route 0.354ns (20.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/CLK
    SLICE_X1Y90          FDRE                                         r  uart_rx_blk/rx_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_rx_blk/rx_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.354     2.017    lopt_4
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.270 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.270    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.392ns (79.278%)  route 0.364ns (20.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/CLK
    SLICE_X1Y90          FDRE                                         r  uart_rx_blk/rx_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_rx_blk/rx_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.364     2.027    lopt_3
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.278 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.278    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.377ns (73.383%)  route 0.500ns (26.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/CLK
    SLICE_X1Y92          FDRE                                         r  uart_rx_blk/rx_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_rx_blk/rx_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.500     2.163    lopt_1
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.399 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.399    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.362ns (69.332%)  route 0.603ns (30.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/CLK
    SLICE_X1Y92          FDRE                                         r  uart_rx_blk/rx_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_rx_blk/rx_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.603     2.266    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.487 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.487    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.394ns (69.576%)  route 0.610ns (30.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.604     1.523    uart_rx_blk/CLK
    SLICE_X1Y94          FDRE                                         r  uart_rx_blk/rx_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_rx_blk/rx_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.610     2.274    lopt_2
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.527 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.527    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.416ns (66.140%)  route 0.725ns (33.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/CLK
    SLICE_X2Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  uart_rx_blk/rx_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.725     2.411    lopt_5
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.664 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.664    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.437ns (66.121%)  route 0.736ns (33.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/CLK
    SLICE_X3Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  uart_rx_blk/rx_data_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.736     2.387    lopt_7
    U16                  OBUF (Prop_obuf_I_O)         1.309     3.695 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.695    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.420ns (65.198%)  route 0.758ns (34.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/CLK
    SLICE_X2Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  uart_rx_blk/rx_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.758     2.444    lopt_6
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.700 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.700    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.620ns (69.340%)  route 0.716ns (30.660%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/CLK
    SLICE_X2Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=3, routed)           0.094     1.781    nolabel_line92/LED_OBUF[1]
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.048     1.829 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.274     2.103    nolabel_line92/sel0[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.108     2.211 r  nolabel_line92/sevenSeg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.559    sevenSeg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     3.859 r  sevenSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.859    sevenSeg[0]
    L18                                                               r  sevenSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.558ns (64.365%)  route 0.863ns (35.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.603     1.522    uart_rx_blk/CLK
    SLICE_X3Y91          FDRE                                         r  uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.091     1.754    nolabel_line92/LED_OBUF[0]
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.048     1.802 r  nolabel_line92/sevenSeg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.163     1.965    nolabel_line92/sel0[0]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.118     2.083 r  nolabel_line92/sevenSeg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.608     2.692    sevenSeg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.943 r  sevenSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.943    sevenSeg[3]
    K13                                                               r  sevenSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/clock_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.257ns  (logic 1.631ns (26.068%)  route 4.626ns (73.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.810     4.317    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.441 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          1.816     6.257    nolabel_line92/reset0
    SLICE_X2Y92          FDRE                                         r  nolabel_line92/clock_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604     5.027    nolabel_line92/CLK
    SLICE_X2Y92          FDRE                                         r  nolabel_line92/clock_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.257ns  (logic 1.631ns (26.068%)  route 4.626ns (73.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.810     4.317    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.441 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          1.816     6.257    nolabel_line92/reset0
    SLICE_X2Y92          FDRE                                         r  nolabel_line92/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604     5.027    nolabel_line92/CLK
    SLICE_X2Y92          FDRE                                         r  nolabel_line92/counter_reg[11]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.257ns  (logic 1.631ns (26.068%)  route 4.626ns (73.932%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.810     4.317    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.441 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          1.816     6.257    nolabel_line92/reset0
    SLICE_X2Y92          FDRE                                         r  nolabel_line92/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604     5.027    nolabel_line92/CLK
    SLICE_X2Y92          FDRE                                         r  nolabel_line92/counter_reg[9]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.975ns  (logic 1.490ns (24.933%)  route 4.485ns (75.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           4.485     5.975    uart_rx_blk/rx_sync_inst/D[0]
    SLICE_X6Y95          FDRE                                         r  uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.603     5.026    uart_rx_blk/rx_sync_inst/CLK
    SLICE_X6Y95          FDRE                                         r  uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.849ns  (logic 1.631ns (27.885%)  route 4.218ns (72.115%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.810     4.317    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.441 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          1.408     5.849    nolabel_line92/reset0
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.603     5.026    nolabel_line92/CLK
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.849ns  (logic 1.631ns (27.885%)  route 4.218ns (72.115%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.810     4.317    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.441 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          1.408     5.849    nolabel_line92/reset0
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.603     5.026    nolabel_line92/CLK
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.849ns  (logic 1.631ns (27.885%)  route 4.218ns (72.115%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.810     4.317    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.441 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          1.408     5.849    nolabel_line92/reset0
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.603     5.026    nolabel_line92/CLK
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.849ns  (logic 1.631ns (27.885%)  route 4.218ns (72.115%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.810     4.317    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.441 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          1.408     5.849    nolabel_line92/reset0
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.603     5.026    nolabel_line92/CLK
    SLICE_X0Y90          FDRE                                         r  nolabel_line92/counter_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.548ns  (logic 1.631ns (29.401%)  route 3.916ns (70.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.810     4.317    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.441 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          1.107     5.548    nolabel_line92/reset0
    SLICE_X0Y92          FDRE                                         r  nolabel_line92/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604     5.027    nolabel_line92/CLK
    SLICE_X0Y92          FDRE                                         r  nolabel_line92/counter_reg[10]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.548ns  (logic 1.631ns (29.401%)  route 3.916ns (70.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.810     4.317    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.441 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          1.107     5.548    nolabel_line92/reset0
    SLICE_X0Y92          FDRE                                         r  nolabel_line92/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604     5.027    nolabel_line92/CLK
    SLICE_X0Y92          FDRE                                         r  nolabel_line92/counter_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.320ns (18.635%)  route 1.395ns (81.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.430    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          0.240     1.715    nolabel_line92/reset0
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.877     2.042    nolabel_line92/CLK
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[21]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.320ns (18.635%)  route 1.395ns (81.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.430    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          0.240     1.715    nolabel_line92/reset0
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.877     2.042    nolabel_line92/CLK
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[22]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.320ns (18.635%)  route 1.395ns (81.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.430    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          0.240     1.715    nolabel_line92/reset0
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.877     2.042    nolabel_line92/CLK
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[23]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.320ns (18.635%)  route 1.395ns (81.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.430    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          0.240     1.715    nolabel_line92/reset0
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.877     2.042    nolabel_line92/CLK
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[24]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.320ns (18.635%)  route 1.395ns (81.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.430    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          0.240     1.715    nolabel_line92/reset0
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.877     2.042    nolabel_line92/CLK
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[25]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.320ns (18.635%)  route 1.395ns (81.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.430    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          0.240     1.715    nolabel_line92/reset0
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.877     2.042    nolabel_line92/CLK
    SLICE_X0Y95          FDRE                                         r  nolabel_line92/counter_reg[26]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.320ns (18.023%)  route 1.454ns (81.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.430    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          0.298     1.773    nolabel_line92/reset0
    SLICE_X2Y95          FDRE                                         r  nolabel_line92/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.877     2.042    nolabel_line92/CLK
    SLICE_X2Y95          FDRE                                         r  nolabel_line92/counter_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.320ns (17.868%)  route 1.469ns (82.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.430    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          0.313     1.789    nolabel_line92/reset0
    SLICE_X0Y94          FDRE                                         r  nolabel_line92/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.877     2.042    nolabel_line92/CLK
    SLICE_X0Y94          FDRE                                         r  nolabel_line92/counter_reg[17]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.320ns (17.868%)  route 1.469ns (82.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.430    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          0.313     1.789    nolabel_line92/reset0
    SLICE_X0Y94          FDRE                                         r  nolabel_line92/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.877     2.042    nolabel_line92/CLK
    SLICE_X0Y94          FDRE                                         r  nolabel_line92/counter_reg[18]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line92/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.320ns (17.868%)  route 1.469ns (82.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.430    nolabel_line92/CPU_RESETN_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  nolabel_line92/counter[26]_i_1/O
                         net (fo=31, routed)          0.313     1.789    nolabel_line92/reset0
    SLICE_X0Y94          FDRE                                         r  nolabel_line92/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.877     2.042    nolabel_line92/CLK
    SLICE_X0Y94          FDRE                                         r  nolabel_line92/counter_reg[19]/C





