*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  1 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980416 heartbeat IPC: 3.35524 cumulative IPC: 3.35524 (Simulation time: 0 hr 0 min 25 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362367 heartbeat IPC: 2.95687 cumulative IPC: 3.14348 (Simulation time: 0 hr 0 min 59 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126949 (Simulation time: 0 hr 1 min 16 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 25662005 heartbeat IPC: 0.518144 cumulative IPC: 0.285143 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 61709515 heartbeat IPC: 0.277412 cumulative IPC: 0.279942 (Simulation time: 0 hr 2 min 43 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 97187684 heartbeat IPC: 0.281864 cumulative IPC: 0.280707 (Simulation time: 0 hr 3 min 30 sec) 
Finished CPU 0 instructions: 25000000 cycles: 89060753 cumulative IPC: 0.280707 (Simulation time: 0 hr 3 min 30 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.280707 instructions: 25000000 cycles: 89060753
cpu0_DTLB TOTAL     ACCESS:    6313243  HIT:    5875664  MISS:     437579
cpu0_DTLB LOAD      ACCESS:    5888489  HIT:    5608350  MISS:     280139
cpu0_DTLB RFO       ACCESS:     424754  HIT:     267314  MISS:     157440
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3414 cycles
cpu0_ITLB TOTAL     ACCESS:    2383392  HIT:    2383392  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383392  HIT:    2383392  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10712  HIT:      10712  MISS:          0
cpu0_L1I LOAD      ACCESS:      10712  HIT:      10712  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437579  HIT:     432149  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280139  HIT:     275455  MISS:       4684
cpu0_STLB RFO       ACCESS:     157440  HIT:     156694  MISS:        746
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 181.522 cycles
cpu0_L1D TOTAL     ACCESS:    6193949  HIT:    4951767  MISS:    1242182
cpu0_L1D LOAD      ACCESS:    5558462  HIT:    4432668  MISS:    1125794
cpu0_L1D RFO       ACCESS:     630085  HIT:     515647  MISS:     114438
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5402  HIT:       3452  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 123.782 cycles
cpu0_L2C TOTAL     ACCESS:    1891864  HIT:     853833  MISS:    1038031
cpu0_L2C LOAD      ACCESS:    1125788  HIT:     188132  MISS:     937656
cpu0_L2C RFO       ACCESS:     114432  HIT:      78744  MISS:      35688
cpu0_L2C PREFETCH  ACCESS:     301625  HIT:     238419  MISS:      63206
cpu0_L2C WRITEBACK ACCESS:     348069  HIT:     347054  MISS:       1015
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1484  MISS:        466
cpu0_L2C PREFETCH  REQUESTED:     403084  ISSUED:     310658  USEFUL:      35434  USELESS:      27751
cpu0_L2C AVERAGE MISS LATENCY: 140.849 cycles
LLC TOTAL     ACCESS:    1271301  HIT:     669004  MISS:     602297
LLC LOAD      ACCESS:     937656  HIT:     384018  MISS:     553638
LLC RFO       ACCESS:      35688  HIT:      10059  MISS:      25629
LLC PREFETCH  ACCESS:      63312  HIT:      42013  MISS:      21299
LLC WRITEBACK ACCESS:     234179  HIT:     232655  MISS:       1524
LLC TRANSLATION ACCESS:        466  HIT:        259  MISS:        207
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 206.726 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      46496  ROW_BUFFER_MISS:     553963
 DBUS AVG_CONGESTED_CYCLE:    3.95021
 WQ ROW_BUFFER_HIT:      43423  ROW_BUFFER_MISS:     160129  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.2044
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
