Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat Oct 25 22:26:10 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/7_3_timing_sa0.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 114 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.995        0.000                      0                19186        0.017        0.000                      0                19186        2.225        0.000                       0                 18885  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.995        0.000                      0                19186        0.017        0.000                      0                19186        2.225        0.000                       0                 18885  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 denselayer2/output_data_reg[23][6]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer3/INPUT_SIZE_rows[23].OUTPUT_SIZE_cols[13].sa/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.433ns (14.773%)  route 2.498ns (85.227%))
  Logic Levels:           4  (CARRY8=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 7.213 - 5.000 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.824ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.747ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.541     0.541 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.855    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.883 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=18909, routed)       1.753     2.636    denselayer2/CLK
    SLICE_X137Y281       FDCE                                         r  denselayer2/output_data_reg[23][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y281       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     2.702 f  denselayer2/output_data_reg[23][6]/Q
                         net (fo=17, routed)          0.353     3.055    relulayer2/data_out_reg[6]_5[6]
    SLICE_X136Y276       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.134     3.189 r  relulayer2/data_out[4]_i_1__50/O
                         net (fo=111, routed)         1.946     5.135    denselayer2/dense3_input_data[8][3]
    SLICE_X128Y240       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.031     5.166 r  denselayer2/data_out0_carry_i_3__31/O
                         net (fo=2, routed)           0.157     5.323    denselayer2/output_data_reg[23][5]_3[1]
    SLICE_X128Y241       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.081     5.404 r  denselayer2/data_out0_carry_i_8__99/O
                         net (fo=1, routed)           0.017     5.421    denselayer3/INPUT_SIZE_rows[23].OUTPUT_SIZE_cols[13].sa/data_out_reg[10]_0[4]
    SLICE_X128Y241       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.121     5.542 r  denselayer3/INPUT_SIZE_rows[23].OUTPUT_SIZE_cols[13].sa/data_out0_carry/O[7]
                         net (fo=1, routed)           0.025     5.567    denselayer3/INPUT_SIZE_rows[23].OUTPUT_SIZE_cols[13].sa/data_out0_carry_n_8
    SLICE_X128Y241       FDRE                                         r  denselayer3/INPUT_SIZE_rows[23].OUTPUT_SIZE_cols[13].sa/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AV14                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.337     5.337 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.337    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.337 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     5.616    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.640 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=18909, routed)       1.573     7.213    denselayer3/INPUT_SIZE_rows[23].OUTPUT_SIZE_cols[13].sa/CLK
    SLICE_X128Y241       FDRE                                         r  denselayer3/INPUT_SIZE_rows[23].OUTPUT_SIZE_cols[13].sa/data_out_reg[10]/C
                         clock pessimism              0.362     7.575    
                         clock uncertainty           -0.035     7.540    
    SLICE_X128Y241       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.023     7.563    denselayer3/INPUT_SIZE_rows[23].OUTPUT_SIZE_cols[13].sa/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.563    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  1.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 denselayer3/output_data_reg[10][0]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer4/INPUT_SIZE_rows[10].OUTPUT_SIZE_cols[0].sa/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.054ns (33.540%)  route 0.107ns (66.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Net Delay (Source):      1.103ns (routing 0.510ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.568ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.241     0.241 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.241    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.241 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.385    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.402 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=18909, routed)       1.103     1.505    denselayer3/CLK
    SLICE_X145Y264       FDCE                                         r  denselayer3/output_data_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y264       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.544 r  denselayer3/output_data_reg[10][0]/Q
                         net (fo=6, routed)           0.086     1.630    denselayer3/INPUT_SIZE_rows[10].OUTPUT_SIZE_cols[0].sa/Q[0]
    SLICE_X146Y263       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     1.645 r  denselayer3/INPUT_SIZE_rows[10].OUTPUT_SIZE_cols[0].sa/data_out[5]_i_1__255/O
                         net (fo=1, routed)           0.021     1.666    denselayer4/INPUT_SIZE_rows[10].OUTPUT_SIZE_cols[0].sa/data_out_reg[5]_2
    SLICE_X146Y263       FDRE                                         r  denselayer4/INPUT_SIZE_rows[10].OUTPUT_SIZE_cols[0].sa/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.427     0.427 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.427    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.427 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.608    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.627 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=18909, routed)       1.297     1.924    denselayer4/INPUT_SIZE_rows[10].OUTPUT_SIZE_cols[0].sa/CLK
    SLICE_X146Y263       FDRE                                         r  denselayer4/INPUT_SIZE_rows[10].OUTPUT_SIZE_cols[0].sa/data_out_reg[5]/C
                         clock pessimism             -0.321     1.603    
    SLICE_X146Y263       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.649    denselayer4/INPUT_SIZE_rows[10].OUTPUT_SIZE_cols[0].sa/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y170   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X139Y350  denselayer1/sum_all/col_trees[12].column_tree/genblk2[1].genblk1[7].tree_reg[7][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X125Y309  denselayer1/sum_all/col_trees[43].column_tree/output_data_reg[0]/C



