#include "../../cmucal.h"
#include "cmucal-sfr.h"
#include "cmucal-qch.h"

struct cmucal_qch cmucal_qch_list[] = {
        CLK_QCH(APBIF_GPIO_ALIVE_QCH,APBIF_GPIO_ALIVE_QCH__QCH_EN, APBIF_GPIO_ALIVE_QCH__CLK_REQ, APBIF_GPIO_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2AP_QCH,APBIF_INTCOMB_VGPIO2AP_QCH__QCH_EN, APBIF_INTCOMB_VGPIO2AP_QCH__CLK_REQ, APBIF_INTCOMB_VGPIO2AP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2APM_QCH,APBIF_INTCOMB_VGPIO2APM_QCH__QCH_EN, APBIF_INTCOMB_VGPIO2APM_QCH__CLK_REQ, APBIF_INTCOMB_VGPIO2APM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2APM_1_QCH,APBIF_INTCOMB_VGPIO2APM_1_QCH__QCH_EN, APBIF_INTCOMB_VGPIO2APM_1_QCH__CLK_REQ, APBIF_INTCOMB_VGPIO2APM_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2AP_1_QCH,APBIF_INTCOMB_VGPIO2AP_1_QCH__QCH_EN, APBIF_INTCOMB_VGPIO2AP_1_QCH__CLK_REQ, APBIF_INTCOMB_VGPIO2AP_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2PMU_QCH,APBIF_INTCOMB_VGPIO2PMU_QCH__QCH_EN, APBIF_INTCOMB_VGPIO2PMU_QCH__CLK_REQ, APBIF_INTCOMB_VGPIO2PMU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_INTCOMB_VGPIO2PMU_1_QCH,APBIF_INTCOMB_VGPIO2PMU_1_QCH__QCH_EN, APBIF_INTCOMB_VGPIO2PMU_1_QCH__CLK_REQ, APBIF_INTCOMB_VGPIO2PMU_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_PMU_ALIVE_QCH,APBIF_PMU_ALIVE_QCH__QCH_EN, APBIF_PMU_ALIVE_QCH__CLK_REQ, APBIF_PMU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APM_DTA_QCH_APB,APM_DTA_QCH_APB__QCH_EN, APM_DTA_QCH_APB__CLK_REQ, APM_DTA_QCH_APB__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASM_ISRAMC_QCH,ASM_ISRAMC_QCH__QCH_EN, ASM_ISRAMC_QCH__CLK_REQ, ASM_ISRAMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASYNCAHB_MI_ASM_QCH,ASYNCAHB_MI_ASM_QCH__QCH_EN, ASYNCAHB_MI_ASM_QCH__CLK_REQ, ASYNCAHB_MI_ASM_QCH__IGNORE_FORCE_PM_EN),
//        CLK_QCH(AsyncInterrupt_ASM_QCH_AsyncInterrupt_ASM,AsyncInterrupt_ASM_QCH_AsyncInterrupt_ASM__QCH_EN, AsyncInterrupt_ASM_QCH_AsyncInterrupt_ASM__CLK_REQ, AsyncInterrupt_ASM_QCH_AsyncInterrupt_ASM__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_ASM_QCH,BAAW_ASM_QCH__QCH_EN, BAAW_ASM_QCH__CLK_REQ, BAAW_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLKMON_QCH,CLKMON_QCH__QCH_EN, CLKMON_QCH__CLK_REQ, CLKMON_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_ALIVE_QCH,CMU_ALIVE_QCH__QCH_EN, CMU_ALIVE_QCH__CLK_REQ, CMU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DBGCORE_UART_QCH,DBGCORE_UART_QCH__QCH_EN, DBGCORE_UART_QCH__CLK_REQ, DBGCORE_UART_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_ALIVE_QCH,D_TZPC_ALIVE_QCH__QCH_EN, D_TZPC_ALIVE_QCH__CLK_REQ, D_TZPC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_ALIVE_QCH,ECU_ALIVE_QCH__QCH_EN, ECU_ALIVE_QCH__CLK_REQ, ECU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION0_QCH_S_DBG,GREBEINTEGRATION0_QCH_S_DBG__QCH_EN, GREBEINTEGRATION0_QCH_S_DBG__CLK_REQ, GREBEINTEGRATION0_QCH_S_DBG__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION0_QCH_S_GREBE,GREBEINTEGRATION0_QCH_S_GREBE__QCH_EN, GREBEINTEGRATION0_QCH_S_GREBE__CLK_REQ, GREBEINTEGRATION0_QCH_S_GREBE__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION1_QCH_S_DBG,GREBEINTEGRATION1_QCH_S_DBG__QCH_EN, GREBEINTEGRATION1_QCH_S_DBG__CLK_REQ, GREBEINTEGRATION1_QCH_S_DBG__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION1_QCH_S_GREBE,GREBEINTEGRATION1_QCH_S_GREBE__QCH_EN, GREBEINTEGRATION1_QCH_S_GREBE__CLK_REQ, GREBEINTEGRATION1_QCH_S_GREBE__IGNORE_FORCE_PM_EN),
        CLK_QCH(HW_SCANDUMP_CLKSTOP_CTRL_QCH,HW_SCANDUMP_CLKSTOP_CTRL_QCH__QCH_EN, HW_SCANDUMP_CLKSTOP_CTRL_QCH__CLK_REQ, HW_SCANDUMP_CLKSTOP_CTRL_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(INTMEM_QCH,INTMEM_QCH__QCH_EN, INTMEM_QCH__CLK_REQ, INTMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_DBGCORE_ALIVE_QCH,LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__QCH_EN, LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__CLK_REQ, LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_ASYNC_ALIVE_QCH,LH_AXI_MI_IP_ASYNC_ALIVE_QCH__QCH_EN, LH_AXI_MI_IP_ASYNC_ALIVE_QCH__CLK_REQ, LH_AXI_MI_IP_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_ASYNC_ALIVE_QCH,LH_AXI_SI_ID_ASYNC_ALIVE_QCH__QCH_EN, LH_AXI_SI_ID_ASYNC_ALIVE_QCH__CLK_REQ, LH_AXI_SI_ID_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_ALIVE_QCH,LH_AXI_SI_IP_ALIVE_QCH__QCH_EN, LH_AXI_SI_IP_ALIVE_QCH__CLK_REQ, LH_AXI_SI_IP_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH,LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH__QCH_EN, LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH__CLK_REQ, LH_AXI_SI_IP_ASYNCCPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM0_APM1_QCH,MAILBOX_APM0_APM1_QCH__QCH_EN, MAILBOX_APM0_APM1_QCH__CLK_REQ, MAILBOX_APM0_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_AP_QCH,MAILBOX_APM_AP_QCH__QCH_EN, MAILBOX_APM_AP_QCH__CLK_REQ, MAILBOX_APM_AP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_ASM_QCH,MAILBOX_APM_ASM_QCH__QCH_EN, MAILBOX_APM_ASM_QCH__CLK_REQ, MAILBOX_APM_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_AUD_QCH,MAILBOX_APM_AUD_QCH__QCH_EN, MAILBOX_APM_AUD_QCH__CLK_REQ, MAILBOX_APM_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_CHUB_QCH,MAILBOX_APM_CHUB_QCH__QCH_EN, MAILBOX_APM_CHUB_QCH__CLK_REQ, MAILBOX_APM_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_CP_QCH,MAILBOX_APM_CP_QCH__QCH_EN, MAILBOX_APM_CP_QCH__CLK_REQ, MAILBOX_APM_CP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_CP_1_QCH,MAILBOX_APM_CP_1_QCH__QCH_EN, MAILBOX_APM_CP_1_QCH__CLK_REQ, MAILBOX_APM_CP_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_GNSS_QCH,MAILBOX_APM_GNSS_QCH__QCH_EN, MAILBOX_APM_GNSS_QCH__CLK_REQ, MAILBOX_APM_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_APM_VTS_QCH,MAILBOX_APM_VTS_QCH__QCH_EN, MAILBOX_APM_VTS_QCH__CLK_REQ, MAILBOX_APM_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_ASM_QCH,MAILBOX_AP_ASM_QCH__QCH_EN, MAILBOX_AP_ASM_QCH__CLK_REQ, MAILBOX_AP_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_CHUB_QCH,MAILBOX_AP_CHUB_QCH__QCH_EN, MAILBOX_AP_CHUB_QCH__CLK_REQ, MAILBOX_AP_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_CP_QCH,MAILBOX_AP_CP_QCH__QCH_EN, MAILBOX_AP_CP_QCH__CLK_REQ, MAILBOX_AP_CP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_CP_S_QCH,MAILBOX_AP_CP_S_QCH__QCH_EN, MAILBOX_AP_CP_S_QCH__CLK_REQ, MAILBOX_AP_CP_S_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_DBGCORE_QCH,MAILBOX_AP_DBGCORE_QCH__QCH_EN, MAILBOX_AP_DBGCORE_QCH__CLK_REQ, MAILBOX_AP_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_GNSS_QCH,MAILBOX_AP_GNSS_QCH__QCH_EN, MAILBOX_AP_GNSS_QCH__CLK_REQ, MAILBOX_AP_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_ASM_APM1_QCH,MAILBOX_ASM_APM1_QCH__QCH_EN, MAILBOX_ASM_APM1_QCH__CLK_REQ, MAILBOX_ASM_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_ASM_CP_QCH,MAILBOX_ASM_CP_QCH__QCH_EN, MAILBOX_ASM_CP_QCH__CLK_REQ, MAILBOX_ASM_CP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_CP_CHUB_QCH,MAILBOX_CP_CHUB_QCH__QCH_EN, MAILBOX_CP_CHUB_QCH__CLK_REQ, MAILBOX_CP_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_CP_GNSS_QCH,MAILBOX_CP_GNSS_QCH__QCH_EN, MAILBOX_CP_GNSS_QCH__CLK_REQ, MAILBOX_CP_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_GNSS_CHUB_QCH,MAILBOX_GNSS_CHUB_QCH__QCH_EN, MAILBOX_GNSS_CHUB_QCH__CLK_REQ, MAILBOX_GNSS_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_SHARED_SRAM_QCH,MAILBOX_SHARED_SRAM_QCH__QCH_EN, MAILBOX_SHARED_SRAM_QCH__CLK_REQ, MAILBOX_SHARED_SRAM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCT_ALIVE_QCH,MCT_ALIVE_QCH__QCH_EN, MCT_ALIVE_QCH__CLK_REQ, MCT_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PMU_QCH_PMU,PMU_QCH_PMU__QCH_EN, PMU_QCH_PMU__CLK_REQ, PMU_QCH_PMU__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH,QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__QCH_EN, QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__CLK_REQ, QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_XIU_D_ALIVE_QCH,QCH_ADAPTER_XIU_D_ALIVE_QCH__QCH_EN, QCH_ADAPTER_XIU_D_ALIVE_QCH__CLK_REQ, QCH_ADAPTER_XIU_D_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH,QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__QCH_EN, QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__CLK_REQ, QCH_ADAPTER_XIU_D_ALIVE_DTA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_XIU_P_ALIVE_QCH,QCH_ADAPTER_XIU_P_ALIVE_QCH__QCH_EN, QCH_ADAPTER_XIU_P_ALIVE_QCH__CLK_REQ, QCH_ADAPTER_XIU_P_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_XIU_P_APM_QCH,QCH_ADAPTER_XIU_P_APM_QCH__QCH_EN, QCH_ADAPTER_XIU_P_APM_QCH__CLK_REQ, QCH_ADAPTER_XIU_P_APM_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_ALIVE_APM0_QCH,RSTnSYNC_CLK_ALIVE_APM0_QCH__QCH_EN, RSTnSYNC_CLK_ALIVE_APM0_QCH__CLK_REQ, RSTnSYNC_CLK_ALIVE_APM0_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_ALIVE_APM1_QCH,RSTnSYNC_CLK_ALIVE_APM1_QCH__QCH_EN, RSTnSYNC_CLK_ALIVE_APM1_QCH__CLK_REQ, RSTnSYNC_CLK_ALIVE_APM1_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_ALIVE_ASM_QCH,RSTnSYNC_CLK_ALIVE_ASM_QCH__QCH_EN, RSTnSYNC_CLK_ALIVE_ASM_QCH__CLK_REQ, RSTnSYNC_CLK_ALIVE_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_ALIVE_QCH,S2PC_ALIVE_QCH__QCH_EN, S2PC_ALIVE_QCH__CLK_REQ, S2PC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH,SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__QCH_EN, SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__CLK_REQ, SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LD_GNSS_ALIVE_QCH,SLH_AXI_MI_LD_GNSS_ALIVE_QCH__QCH_EN, SLH_AXI_MI_LD_GNSS_ALIVE_QCH__CLK_REQ, SLH_AXI_MI_LD_GNSS_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_MODEM_ALIVE_QCH,SLH_AXI_MI_LP_MODEM_ALIVE_QCH__QCH_EN, SLH_AXI_MI_LP_MODEM_ALIVE_QCH__CLK_REQ, SLH_AXI_MI_LP_MODEM_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_UNPU_ALIVE_QCH,SLH_AXI_MI_LP_UNPU_ALIVE_QCH__QCH_EN, SLH_AXI_MI_LP_UNPU_ALIVE_QCH__CLK_REQ, SLH_AXI_MI_LP_UNPU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH,SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__QCH_EN, SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__CLK_REQ, SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_ALIVE_CMGP_QCH,SLH_AXI_SI_LP_ALIVE_CMGP_QCH__QCH_EN, SLH_AXI_SI_LP_ALIVE_CMGP_QCH__CLK_REQ, SLH_AXI_SI_LP_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_ALIVE_UNPU_QCH,SLH_AXI_SI_LP_ALIVE_UNPU_QCH__QCH_EN, SLH_AXI_SI_LP_ALIVE_UNPU_QCH__CLK_REQ, SLH_AXI_SI_LP_ALIVE_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_ALIVE_QCH,SPC_ALIVE_QCH__QCH_EN, SPC_ALIVE_QCH__CLK_REQ, SPC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_ALIVE_QCH,SYSREG_ALIVE_QCH__QCH_EN, SYSREG_ALIVE_QCH__CLK_REQ, SYSREG_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TIMER_ASM_QCH,TIMER_ASM_QCH__QCH_EN, TIMER_ASM_QCH__CLK_REQ, TIMER_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_ALIVE_QCH,VGEN_LITE_ALIVE_QCH__QCH_EN, VGEN_LITE_ALIVE_QCH__CLK_REQ, VGEN_LITE_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_APM0_QCH,WDT_APM0_QCH__QCH_EN, WDT_APM0_QCH__CLK_REQ, WDT_APM0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_APM1_QCH,WDT_APM1_QCH__QCH_EN, WDT_APM1_QCH__CLK_REQ, WDT_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_ASM_QCH,WDT_ASM_QCH__QCH_EN, WDT_ASM_QCH__CLK_REQ, WDT_ASM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(YAMIN_MCU_ASM_QCH_CLKIN,YAMIN_MCU_ASM_QCH_CLKIN__QCH_EN, YAMIN_MCU_ASM_QCH_CLKIN__CLK_REQ, YAMIN_MCU_ASM_QCH_CLKIN__IGNORE_FORCE_PM_EN),
        CLK_QCH(YAMIN_MCU_ASM_QCH_DBGCLK,YAMIN_MCU_ASM_QCH_DBGCLK__QCH_EN, YAMIN_MCU_ASM_QCH_DBGCLK__CLK_REQ, YAMIN_MCU_ASM_QCH_DBGCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_ASYNC_ALIVE_QCH,LH_AXI_MI_ID_ASYNC_ALIVE_QCH__QCH_EN, LH_AXI_MI_ID_ASYNC_ALIVE_QCH__CLK_REQ, LH_AXI_MI_ID_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH,LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH__QCH_EN, LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH__CLK_REQ, LH_AXI_MI_IP_ASYNCCPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D_ALIVE_QCH,LH_AXI_SI_D_ALIVE_QCH__QCH_EN, LH_AXI_SI_D_ALIVE_QCH__CLK_REQ, LH_AXI_SI_D_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_ASYNC_ALIVE_QCH,LH_AXI_SI_IP_ASYNC_ALIVE_QCH__QCH_EN, LH_AXI_SI_IP_ASYNC_ALIVE_QCH__CLK_REQ, LH_AXI_SI_IP_ASYNC_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_ALIVE_QCH,SLH_AXI_MI_P_ALIVE_QCH__QCH_EN, SLH_AXI_MI_P_ALIVE_QCH__CLK_REQ, SLH_AXI_MI_P_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH,SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__QCH_EN, SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__CLK_REQ, SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASYNCAHB_MI_APM0_QCH,ASYNCAHB_MI_APM0_QCH__QCH_EN, ASYNCAHB_MI_APM0_QCH__CLK_REQ, ASYNCAHB_MI_APM0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASYNCAHB_MI_APM1_QCH,ASYNCAHB_MI_APM1_QCH__QCH_EN, ASYNCAHB_MI_APM1_QCH__CLK_REQ, ASYNCAHB_MI_APM1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RTC_0_QCH,RTC_0_QCH__QCH_EN, RTC_0_QCH__CLK_REQ, RTC_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RTC_1_QCH,RTC_1_QCH__QCH_EN, RTC_1_QCH__CLK_REQ, RTC_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RTC_S_QCH,RTC_S_QCH__QCH_EN, RTC_S_QCH__CLK_REQ, RTC_S_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_QCH_P,SPMI_MASTER_PMIC_QCH_P__QCH_EN, SPMI_MASTER_PMIC_QCH_P__CLK_REQ, SPMI_MASTER_PMIC_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_QCH_S,SPMI_MASTER_PMIC_QCH_S__QCH_EN, SPMI_MASTER_PMIC_QCH_S__CLK_REQ, SPMI_MASTER_PMIC_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_1_QCH_P,SPMI_MASTER_PMIC_1_QCH_P__QCH_EN, SPMI_MASTER_PMIC_1_QCH_P__CLK_REQ, SPMI_MASTER_PMIC_1_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPMI_MASTER_PMIC_1_QCH_S,SPMI_MASTER_PMIC_1_QCH_S__QCH_EN, SPMI_MASTER_PMIC_1_QCH_S__CLK_REQ, SPMI_MASTER_PMIC_1_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_UFD,MIPI_PHY_LINK_WRAP_QCH_UFD__QCH_EN, MIPI_PHY_LINK_WRAP_QCH_UFD__CLK_REQ, MIPI_PHY_LINK_WRAP_QCH_UFD__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_OTF_CSIS_UFD_QCH,SLH_AST_SI_OTF_CSIS_UFD_QCH__QCH_EN, SLH_AST_SI_OTF_CSIS_UFD_QCH__CLK_REQ, SLH_AST_SI_OTF_CSIS_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_AOCCSIS_QCH,CMU_AOCCSIS_QCH__QCH_EN, CMU_AOCCSIS_QCH__CLK_REQ, CMU_AOCCSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_AOCCSIS_QCH,D_TZPC_AOCCSIS_QCH__QCH_EN, D_TZPC_AOCCSIS_QCH__CLK_REQ, D_TZPC_AOCCSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_P0P1_CSIS_QCH,LH_AXI_MI_IP_P0P1_CSIS_QCH__QCH_EN, LH_AXI_MI_IP_P0P1_CSIS_QCH__CLK_REQ, LH_AXI_MI_IP_P0P1_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS0,MIPI_PHY_LINK_WRAP_QCH_CSIS0__QCH_EN, MIPI_PHY_LINK_WRAP_QCH_CSIS0__CLK_REQ, MIPI_PHY_LINK_WRAP_QCH_CSIS0__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS1,MIPI_PHY_LINK_WRAP_QCH_CSIS1__QCH_EN, MIPI_PHY_LINK_WRAP_QCH_CSIS1__CLK_REQ, MIPI_PHY_LINK_WRAP_QCH_CSIS1__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS2,MIPI_PHY_LINK_WRAP_QCH_CSIS2__QCH_EN, MIPI_PHY_LINK_WRAP_QCH_CSIS2__CLK_REQ, MIPI_PHY_LINK_WRAP_QCH_CSIS2__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS3,MIPI_PHY_LINK_WRAP_QCH_CSIS3__QCH_EN, MIPI_PHY_LINK_WRAP_QCH_CSIS3__CLK_REQ, MIPI_PHY_LINK_WRAP_QCH_CSIS3__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS4,MIPI_PHY_LINK_WRAP_QCH_CSIS4__QCH_EN, MIPI_PHY_LINK_WRAP_QCH_CSIS4__CLK_REQ, MIPI_PHY_LINK_WRAP_QCH_CSIS4__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS5,MIPI_PHY_LINK_WRAP_QCH_CSIS5__QCH_EN, MIPI_PHY_LINK_WRAP_QCH_CSIS5__CLK_REQ, MIPI_PHY_LINK_WRAP_QCH_CSIS5__IGNORE_FORCE_PM_EN),
        CLK_QCH(MIPI_PHY_LINK_WRAP_QCH_CSIS6,MIPI_PHY_LINK_WRAP_QCH_CSIS6__QCH_EN, MIPI_PHY_LINK_WRAP_QCH_CSIS6__CLK_REQ, MIPI_PHY_LINK_WRAP_QCH_CSIS6__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_UFD_CSIS_QCH,SLH_AXI_MI_LP_UFD_CSIS_QCH__QCH_EN, SLH_AXI_MI_LP_UFD_CSIS_QCH__CLK_REQ, SLH_AXI_MI_LP_UFD_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_AOCCSIS_QCH,SYSREG_AOCCSIS_QCH__QCH_EN, SYSREG_AOCCSIS_QCH__CLK_REQ, SYSREG_AOCCSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CNT,ABOX_QCH_CNT__QCH_EN, ABOX_QCH_CNT__CLK_REQ, ABOX_QCH_CNT__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CCLK_ASB,ABOX_QCH_CCLK_ASB__QCH_EN, ABOX_QCH_CCLK_ASB__CLK_REQ, ABOX_QCH_CCLK_ASB__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CCLK_ACP,ABOX_QCH_CCLK_ACP__QCH_EN, ABOX_QCH_CCLK_ACP__CLK_REQ, ABOX_QCH_CCLK_ACP__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CPU0,ABOX_QCH_CPU0__QCH_EN, ABOX_QCH_CPU0__CLK_REQ, ABOX_QCH_CPU0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CPU1,ABOX_QCH_CPU1__QCH_EN, ABOX_QCH_CPU1__CLK_REQ, ABOX_QCH_CPU1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_CPU2,ABOX_QCH_CPU2__QCH_EN, ABOX_QCH_CPU2__CLK_REQ, ABOX_QCH_CPU2__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_L2,ABOX_QCH_L2__QCH_EN, ABOX_QCH_L2__CLK_REQ, ABOX_QCH_L2__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_NEON0,ABOX_QCH_NEON0__QCH_EN, ABOX_QCH_NEON0__CLK_REQ, ABOX_QCH_NEON0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_NEON1,ABOX_QCH_NEON1__QCH_EN, ABOX_QCH_NEON1__CLK_REQ, ABOX_QCH_NEON1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_NEON2,ABOX_QCH_NEON2__QCH_EN, ABOX_QCH_NEON2__CLK_REQ, ABOX_QCH_NEON2__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_AUD_CPU0_SW_RESET_QCH,RSTnSYNC_CLK_AUD_CPU0_SW_RESET_QCH__QCH_EN, RSTnSYNC_CLK_AUD_CPU0_SW_RESET_QCH__CLK_REQ, RSTnSYNC_CLK_AUD_CPU0_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
       // CLK_QCH(RSTnSYNC_CLK_AUD_CPU1_SW_RESET_QCH,RSTnSYNC_CLK_AUD_CPU1_SW_RESET_QCH__QCH_EN, RSTnSYNC_CLK_AUD_CPU1_SW_RESET_QCH__CLK_REQ, RSTnSYNC_CLK_AUD_CPU1_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_AUD_CPU2_SW_RESET_QCH,RSTnSYNC_CLK_AUD_CPU2_SW_RESET_QCH__QCH_EN, RSTnSYNC_CLK_AUD_CPU2_SW_RESET_QCH__CLK_REQ, RSTnSYNC_CLK_AUD_CPU2_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_AUD_CPU_DBG_QCH,RSTnSYNC_CLK_AUD_CPU_DBG_QCH__QCH_EN, RSTnSYNC_CLK_AUD_CPU_DBG_QCH__CLK_REQ, RSTnSYNC_CLK_AUD_CPU_DBG_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_AUD_CPU_PCLKDBG_QCH,RSTnSYNC_CLK_AUD_CPU_PCLKDBG_QCH__QCH_EN, RSTnSYNC_CLK_AUD_CPU_PCLKDBG_QCH__CLK_REQ, RSTnSYNC_CLK_AUD_CPU_PCLKDBG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK_DSIF,ABOX_QCH_BCLK_DSIF__QCH_EN, ABOX_QCH_BCLK_DSIF__CLK_REQ, ABOX_QCH_BCLK_DSIF__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_ACLK,ABOX_QCH_ACLK__QCH_EN, ABOX_QCH_ACLK__CLK_REQ, ABOX_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_ACLK_ACP,ABOX_QCH_ACLK_ACP__QCH_EN, ABOX_QCH_ACLK_ACP__CLK_REQ, ABOX_QCH_ACLK_ACP__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_ACLK_ASB,ABOX_QCH_ACLK_ASB__QCH_EN, ABOX_QCH_ACLK_ASB__CLK_REQ, ABOX_QCH_ACLK_ASB__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_C2A0,ABOX_QCH_C2A0__QCH_EN, ABOX_QCH_C2A0__CLK_REQ, ABOX_QCH_C2A0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_C2A1,ABOX_QCH_C2A1__QCH_EN, ABOX_QCH_C2A1__CLK_REQ, ABOX_QCH_C2A1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_XCLK0,ABOX_QCH_XCLK0__QCH_EN, ABOX_QCH_XCLK0__CLK_REQ, ABOX_QCH_XCLK0__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_AUD_QCH,CMU_AUD_QCH__QCH_EN, CMU_AUD_QCH__CLK_REQ, CMU_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMAILBOX_AUD_QCH_ACLK,DMAILBOX_AUD_QCH_ACLK__QCH_EN, DMAILBOX_AUD_QCH_ACLK__CLK_REQ, DMAILBOX_AUD_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMAILBOX_AUD_QCH_PCLK,DMAILBOX_AUD_QCH_PCLK__QCH_EN, DMAILBOX_AUD_QCH_PCLK__CLK_REQ, DMAILBOX_AUD_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_AUD0_QCH_PCLK,DMIC_AUD0_QCH_PCLK__QCH_EN, DMIC_AUD0_QCH_PCLK__CLK_REQ, DMIC_AUD0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_AUD1_QCH_PCLK,DMIC_AUD1_QCH_PCLK__QCH_EN, DMIC_AUD1_QCH_PCLK__CLK_REQ, DMIC_AUD1_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_AUD2_QCH_PCLK,DMIC_AUD2_QCH_PCLK__QCH_EN, DMIC_AUD2_QCH_PCLK__CLK_REQ, DMIC_AUD2_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D_AUD_QCH,LH_ACEL_SI_D_AUD_QCH__QCH_EN, LH_ACEL_SI_D_AUD_QCH__CLK_REQ, LH_ACEL_SI_D_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_PERI_AUD_QCH,LH_AXI_MI_IP_PERI_AUD_QCH__QCH_EN, LH_AXI_MI_IP_PERI_AUD_QCH__CLK_REQ, LH_AXI_MI_IP_PERI_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AUD0_QCH,MAILBOX_AUD0_QCH__QCH_EN, MAILBOX_AUD0_QCH__CLK_REQ, MAILBOX_AUD0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AUD1_QCH,MAILBOX_AUD1_QCH__QCH_EN, MAILBOX_AUD1_QCH__CLK_REQ, MAILBOX_AUD1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AUD2_QCH,MAILBOX_AUD2_QCH__QCH_EN, MAILBOX_AUD2_QCH__CLK_REQ, MAILBOX_AUD2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AUD3_QCH,MAILBOX_AUD3_QCH__QCH_EN, MAILBOX_AUD3_QCH__CLK_REQ, MAILBOX_AUD3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_AUD_QCH,PPMU_AUD_QCH__QCH_EN, PPMU_AUD_QCH__CLK_REQ, PPMU_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_QCH_ACLK,SERIAL_LIF_QCH_ACLK__QCH_EN, SERIAL_LIF_QCH_ACLK__CLK_REQ, SERIAL_LIF_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_QCH_PCLK,SERIAL_LIF_QCH_PCLK__QCH_EN, SERIAL_LIF_QCH_PCLK__CLK_REQ, SERIAL_LIF_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_AUD_QCH,SLH_AST_SI_G_PPMU_AUD_QCH__QCH_EN, SLH_AST_SI_G_PPMU_AUD_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_AUD_CHUBVTS_QCH,SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__QCH_EN, SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__CLK_REQ, SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_AUD_QCH_S0,SYSMMU_S0_AUD_QCH_S0__QCH_EN, SYSMMU_S0_AUD_QCH_S0__CLK_REQ, SYSMMU_S0_AUD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_AUD_QCH_S0,SYSMMU_S0_PMMU0_AUD_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_AUD_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_AUD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_AUD_QCH,SYSREG_AUD_QCH__QCH_EN, SYSREG_AUD_QCH__CLK_REQ, SYSREG_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_AUD_QCH,VGEN_LITE_AUD_QCH__QCH_EN, VGEN_LITE_AUD_QCH__CLK_REQ, VGEN_LITE_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_AUD_QCH,WDT_AUD_QCH__QCH_EN, WDT_AUD_QCH__CLK_REQ, WDT_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_D_AUDCHUBVTS_QCH,BAAW_D_AUDCHUBVTS_QCH__QCH_EN, BAAW_D_AUDCHUBVTS_QCH__CLK_REQ, BAAW_D_AUDCHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_AUD_QCH,D_TZPC_AUD_QCH__QCH_EN, D_TZPC_AUD_QCH__CLK_REQ, D_TZPC_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_AUD_QCH,ECU_AUD_QCH__QCH_EN, ECU_AUD_QCH__CLK_REQ, ECU_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_PERI_AUD_QCH,LH_AXI_SI_IP_PERI_AUD_QCH__QCH_EN, LH_AXI_SI_IP_PERI_AUD_QCH__CLK_REQ, LH_AXI_SI_IP_PERI_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_AUD_QCH,SLH_AXI_MI_P_AUD_QCH__QCH_EN, SLH_AXI_MI_P_AUD_QCH__CLK_REQ, SLH_AXI_MI_P_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMAILBOX_AUD_QCH_CCLK,DMAILBOX_AUD_QCH_CCLK__QCH_EN, DMAILBOX_AUD_QCH_CCLK__CLK_REQ, DMAILBOX_AUD_QCH_CCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_PCMC_CLK,ABOX_QCH_PCMC_CLK__QCH_EN, ABOX_QCH_PCMC_CLK__CLK_REQ, ABOX_QCH_PCMC_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_QCH_BCLK,SERIAL_LIF_QCH_BCLK__QCH_EN, SERIAL_LIF_QCH_BCLK__CLK_REQ, SERIAL_LIF_QCH_BCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_QCH_CCLK,SERIAL_LIF_QCH_CCLK__QCH_EN, SERIAL_LIF_QCH_CCLK__CLK_REQ, SERIAL_LIF_QCH_CCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK0,ABOX_QCH_BCLK0__QCH_EN, ABOX_QCH_BCLK0__CLK_REQ, ABOX_QCH_BCLK0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK1,ABOX_QCH_BCLK1__QCH_EN, ABOX_QCH_BCLK1__CLK_REQ, ABOX_QCH_BCLK1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK2,ABOX_QCH_BCLK2__QCH_EN, ABOX_QCH_BCLK2__CLK_REQ, ABOX_QCH_BCLK2__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK3,ABOX_QCH_BCLK3__QCH_EN, ABOX_QCH_BCLK3__CLK_REQ, ABOX_QCH_BCLK3__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK4,ABOX_QCH_BCLK4__QCH_EN, ABOX_QCH_BCLK4__CLK_REQ, ABOX_QCH_BCLK4__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK5,ABOX_QCH_BCLK5__QCH_EN, ABOX_QCH_BCLK5__CLK_REQ, ABOX_QCH_BCLK5__IGNORE_FORCE_PM_EN),
        CLK_QCH(ABOX_QCH_BCLK6,ABOX_QCH_BCLK6__QCH_EN, ABOX_QCH_BCLK6__CLK_REQ, ABOX_QCH_BCLK6__IGNORE_FORCE_PM_EN),
        CLK_QCH(BYRP_QCH,BYRP_QCH__QCH_EN, BYRP_QCH__CLK_REQ, BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BYRP_QCH_VOTF1,BYRP_QCH_VOTF1__QCH_EN, BYRP_QCH_VOTF1__CLK_REQ, BYRP_QCH_VOTF1__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_BRP_RGBP_QCH,LH_AST_SI_OTF_BRP_RGBP_QCH__QCH_EN, LH_AST_SI_OTF_BRP_RGBP_QCH__CLK_REQ, LH_AST_SI_OTF_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D_BRP_QCH,LH_AXI_SI_D_BRP_QCH__QCH_EN, LH_AXI_SI_D_BRP_QCH__CLK_REQ, LH_AXI_SI_D_BRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD0_BRP_RGBP_QCH,LH_AXI_SI_LD0_BRP_RGBP_QCH__QCH_EN, LH_AXI_SI_LD0_BRP_RGBP_QCH__CLK_REQ, LH_AXI_SI_LD0_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD1_BRP_RGBP_QCH,LH_AXI_SI_LD1_BRP_RGBP_QCH__QCH_EN, LH_AXI_SI_LD1_BRP_RGBP_QCH__CLK_REQ, LH_AXI_SI_LD1_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_BRP_QCH,SLH_AST_SI_G_PPMU_BRP_QCH__QCH_EN, SLH_AST_SI_G_PPMU_BRP_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_BRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_BRP_QCH_S0,SYSMMU_S0_BRP_QCH_S0__QCH_EN, SYSMMU_S0_BRP_QCH_S0__CLK_REQ, SYSMMU_S0_BRP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_BRP_QCH_S0,SYSMMU_S0_PMMU0_BRP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_BRP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_BRP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_BYRP_QCH,VGEN_LITE_BYRP_QCH__QCH_EN, VGEN_LITE_BYRP_QCH__CLK_REQ, VGEN_LITE_BYRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_BRP_QCH,CMU_BRP_QCH__QCH_EN, CMU_BRP_QCH__CLK_REQ, CMU_BRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_BRP_QCH,D_TZPC_BRP_QCH__QCH_EN, D_TZPC_BRP_QCH__CLK_REQ, D_TZPC_BRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_BRP_QCH,PPMU_D_BRP_QCH__QCH_EN, PPMU_D_BRP_QCH__CLK_REQ, PPMU_D_BRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_BRP_QCH,SLH_AXI_MI_P_BRP_QCH__QCH_EN, SLH_AXI_MI_P_BRP_QCH__CLK_REQ, SLH_AXI_MI_P_BRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_BRP_QCH,SYSREG_BRP_QCH__QCH_EN, SYSREG_BRP_QCH__CLK_REQ, SYSREG_BRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CHUB0_QCH_P,I3C_CHUB0_QCH_P__QCH_EN, I3C_CHUB0_QCH_P__CLK_REQ, I3C_CHUB0_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CHUB0_QCH_S,I3C_CHUB0_QCH_S__QCH_EN, I3C_CHUB0_QCH_S__CLK_REQ, I3C_CHUB0_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CHUB1_QCH_P,I3C_CHUB1_QCH_P__QCH_EN, I3C_CHUB1_QCH_P__CLK_REQ, I3C_CHUB1_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_CHUB1_QCH_S,I3C_CHUB1_QCH_S__QCH_EN, I3C_CHUB1_QCH_S__CLK_REQ, I3C_CHUB1_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH,APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__QCH_EN, APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__CLK_REQ, APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CHUB_QCH,CMU_CHUB_QCH__QCH_EN, CMU_CHUB_QCH__CLK_REQ, CMU_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CHUB0_QCH,I2C_CHUB0_QCH__QCH_EN, I2C_CHUB0_QCH__CLK_REQ, I2C_CHUB0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CHUB1_QCH,I2C_CHUB1_QCH__QCH_EN, I2C_CHUB1_QCH__CLK_REQ, I2C_CHUB1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH,LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__QCH_EN, LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__CLK_REQ, LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH,LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__QCH_EN, LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__CLK_REQ, LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_CHUB_ABOX_QCH,MAILBOX_CHUB_ABOX_QCH__QCH_EN, MAILBOX_CHUB_ABOX_QCH__CLK_REQ, MAILBOX_CHUB_ABOX_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_CHUB_UNPU_QCH,MAILBOX_CHUB_UNPU_QCH__QCH_EN, MAILBOX_CHUB_UNPU_QCH__CLK_REQ, MAILBOX_CHUB_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PWM_CHUB_QCH,PWM_CHUB_QCH__QCH_EN, PWM_CHUB_QCH__CLK_REQ, PWM_CHUB_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_CHUB_SYSRESETn_QCH,RSTnSYNC_CLK_CHUB_SYSRESETn_QCH__QCH_EN, RSTnSYNC_CLK_CHUB_SYSRESETn_QCH__CLK_REQ, RSTnSYNC_CLK_CHUB_SYSRESETn_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_CHUB_QCH_ACLK,SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__QCH_EN, SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__CLK_REQ, SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_CHUB_QCH_PCLK,SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__QCH_EN, SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__CLK_REQ, SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_I2C_CHUB0_QCH,SPI_I2C_CHUB0_QCH__QCH_EN, SPI_I2C_CHUB0_QCH__CLK_REQ, SPI_I2C_CHUB0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_I2C_CHUB1_QCH,SPI_I2C_CHUB1_QCH__QCH_EN, SPI_I2C_CHUB1_QCH__CLK_REQ, SPI_I2C_CHUB1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CHUB_QCH,SYSREG_CHUB_QCH__QCH_EN, SYSREG_CHUB_QCH__CLK_REQ, SYSREG_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_COMBINE_CHUB2AP_QCH,SYSREG_COMBINE_CHUB2AP_QCH__QCH_EN, SYSREG_COMBINE_CHUB2AP_QCH__CLK_REQ, SYSREG_COMBINE_CHUB2AP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_COMBINE_CHUB2APM_QCH,SYSREG_COMBINE_CHUB2APM_QCH__QCH_EN, SYSREG_COMBINE_CHUB2APM_QCH__CLK_REQ, SYSREG_COMBINE_CHUB2APM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TIMER_CHUB_QCH,TIMER_CHUB_QCH__QCH_EN, TIMER_CHUB_QCH__CLK_REQ, TIMER_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CHUB0_QCH,USI_CHUB0_QCH__QCH_EN, USI_CHUB0_QCH__CLK_REQ, USI_CHUB0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CHUB1_QCH,USI_CHUB1_QCH__QCH_EN, USI_CHUB1_QCH__CLK_REQ, USI_CHUB1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CHUB2_QCH,USI_CHUB2_QCH__QCH_EN, USI_CHUB2_QCH__CLK_REQ, USI_CHUB2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CHUB3_QCH,USI_CHUB3_QCH__QCH_EN, USI_CHUB3_QCH__CLK_REQ, USI_CHUB3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_CHUB_QCH,WDT_CHUB_QCH__QCH_EN, WDT_CHUB_QCH__CLK_REQ, WDT_CHUB_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_CHUB_RESETn_CPU_QCH,RSTnSYNC_CLK_CHUB_RESETn_CPU_QCH__QCH_EN, RSTnSYNC_CLK_CHUB_RESETn_CPU_QCH__CLK_REQ, RSTnSYNC_CLK_CHUB_RESETn_CPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK,SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__QCH_EN, SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__CLK_REQ, SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_CHUB_QCH_CCLK,SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__QCH_EN, SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__CLK_REQ, SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_MULTI_SLV_Q_CTRL_CHUB_QCH,SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__QCH_EN, SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__CLK_REQ, SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMAILBOX_CHUBVTS_QCH_CCLK,DMAILBOX_CHUBVTS_QCH_CCLK__QCH_EN, DMAILBOX_CHUBVTS_QCH_CCLK__CLK_REQ, DMAILBOX_CHUBVTS_QCH_CCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_GPIO_CHUBVTS_QCH,APBIF_GPIO_CHUBVTS_QCH__QCH_EN, APBIF_GPIO_CHUBVTS_QCH__CLK_REQ, APBIF_GPIO_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APB_SEMA_DMAILBOX_QCH,APB_SEMA_DMAILBOX_QCH__QCH_EN, APB_SEMA_DMAILBOX_QCH__CLK_REQ, APB_SEMA_DMAILBOX_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_CHUB_QCH,BAAW_CHUB_QCH__QCH_EN, BAAW_CHUB_QCH__CLK_REQ, BAAW_CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_LD_CHUBVTS_QCH,BAAW_LD_CHUBVTS_QCH__QCH_EN, BAAW_LD_CHUBVTS_QCH__CLK_REQ, BAAW_LD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CHUB_ALV_QCH,CHUB_ALV_QCH__QCH_EN, CHUB_ALV_QCH__CLK_REQ, CHUB_ALV_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CHUBVTS_QCH,CMU_CHUBVTS_QCH__QCH_EN, CMU_CHUBVTS_QCH__CLK_REQ, CMU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMAILBOX_CHUBVTS_QCH_ACLK,DMAILBOX_CHUBVTS_QCH_ACLK__QCH_EN, DMAILBOX_CHUBVTS_QCH_ACLK__CLK_REQ, DMAILBOX_CHUBVTS_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMAILBOX_CHUBVTS_QCH_PCLK,DMAILBOX_CHUBVTS_QCH_PCLK__QCH_EN, DMAILBOX_CHUBVTS_QCH_PCLK__CLK_REQ, DMAILBOX_CHUBVTS_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_CHUBVTS_QCH,D_TZPC_CHUBVTS_QCH__QCH_EN, D_TZPC_CHUBVTS_QCH__CLK_REQ, D_TZPC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_CHUBVTS_QCH,ECU_CHUBVTS_QCH__QCH_EN, ECU_CHUBVTS_QCH__CLK_REQ, ECU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH,LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__QCH_EN, LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__CLK_REQ, LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH,LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__QCH_EN, LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__CLK_REQ, LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH,LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__QCH_EN, LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__CLK_REQ, LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH,LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__QCH_EN, LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__CLK_REQ, LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_CHUB_VTS_QCH,MAILBOX_CHUB_VTS_QCH__QCH_EN, MAILBOX_CHUB_VTS_QCH__CLK_REQ, MAILBOX_CHUB_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_CHUBVTS_QCH,S2PC_CHUBVTS_QCH__QCH_EN, S2PC_CHUBVTS_QCH__CLK_REQ, S2PC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH,SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__QCH_EN, SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__CLK_REQ, SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_AUD_CHUBVTS_QCH,SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__QCH_EN, SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__CLK_REQ, SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH,SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__QCH_EN, SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__CLK_REQ, SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SWEEPER_LD_CHUBVTS_QCH,SWEEPER_LD_CHUBVTS_QCH__QCH_EN, SWEEPER_LD_CHUBVTS_QCH__CLK_REQ, SWEEPER_LD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CHUBVTS_QCH,SYSREG_CHUBVTS_QCH__QCH_EN, SYSREG_CHUBVTS_QCH__CLK_REQ, SYSREG_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_CHUBVTS_QCH,VGEN_LITE_CHUBVTS_QCH__QCH_EN, VGEN_LITE_CHUBVTS_QCH__CLK_REQ, VGEN_LITE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CHUB_RTC_QCH,CHUB_RTC_QCH__QCH_EN, CHUB_RTC_QCH__CLK_REQ, CHUB_RTC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_GPIO_CMGP_QCH,APBIF_GPIO_CMGP_QCH__QCH_EN, APBIF_GPIO_CMGP_QCH__CLK_REQ, APBIF_GPIO_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CMGP_QCH,CMU_CMGP_QCH__QCH_EN, CMU_CMGP_QCH__CLK_REQ, CMU_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_CMGP_QCH,D_TZPC_CMGP_QCH__QCH_EN, D_TZPC_CMGP_QCH__CLK_REQ, D_TZPC_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP2_QCH,I2C_CMGP2_QCH__QCH_EN, I2C_CMGP2_QCH__CLK_REQ, I2C_CMGP2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP3_QCH,I2C_CMGP3_QCH__QCH_EN, I2C_CMGP3_QCH__CLK_REQ, I2C_CMGP3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP4_QCH,I2C_CMGP4_QCH__QCH_EN, I2C_CMGP4_QCH__CLK_REQ, I2C_CMGP4_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP5_QCH,I2C_CMGP5_QCH__QCH_EN, I2C_CMGP5_QCH__CLK_REQ, I2C_CMGP5_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_CMGP6_QCH,I2C_CMGP6_QCH__QCH_EN, I2C_CMGP6_QCH__CLK_REQ, I2C_CMGP6_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_ALIVE_CMGP_QCH,SLH_AXI_MI_LP_ALIVE_CMGP_QCH__QCH_EN, SLH_AXI_MI_LP_ALIVE_CMGP_QCH__CLK_REQ, SLH_AXI_MI_LP_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_CMGP_UFD_QCH,SLH_AXI_SI_LP_CMGP_UFD_QCH__QCH_EN, SLH_AXI_SI_LP_CMGP_UFD_QCH__CLK_REQ, SLH_AXI_SI_LP_CMGP_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_I2C_CMGP0_QCH,SPI_I2C_CMGP0_QCH__QCH_EN, SPI_I2C_CMGP0_QCH__CLK_REQ, SPI_I2C_CMGP0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_I2C_CMGP1_QCH,SPI_I2C_CMGP1_QCH__QCH_EN, SPI_I2C_CMGP1_QCH__CLK_REQ, SPI_I2C_CMGP1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP_QCH,SYSREG_CMGP_QCH__QCH_EN, SYSREG_CMGP_QCH__CLK_REQ, SYSREG_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2APM_QCH,SYSREG_CMGP2APM_QCH__QCH_EN, SYSREG_CMGP2APM_QCH__CLK_REQ, SYSREG_CMGP2APM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2CHUB_QCH,SYSREG_CMGP2CHUB_QCH__QCH_EN, SYSREG_CMGP2CHUB_QCH__CLK_REQ, SYSREG_CMGP2CHUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2CP_QCH,SYSREG_CMGP2CP_QCH__QCH_EN, SYSREG_CMGP2CP_QCH__CLK_REQ, SYSREG_CMGP2CP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2GNSS_QCH,SYSREG_CMGP2GNSS_QCH__QCH_EN, SYSREG_CMGP2GNSS_QCH__CLK_REQ, SYSREG_CMGP2GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CMGP2PMU_AP_QCH,SYSREG_CMGP2PMU_AP_QCH__QCH_EN, SYSREG_CMGP2PMU_AP_QCH__CLK_REQ, SYSREG_CMGP2PMU_AP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP0_QCH,USI_CMGP0_QCH__QCH_EN, USI_CMGP0_QCH__CLK_REQ, USI_CMGP0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP1_QCH,USI_CMGP1_QCH__QCH_EN, USI_CMGP1_QCH__CLK_REQ, USI_CMGP1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP2_QCH,USI_CMGP2_QCH__QCH_EN, USI_CMGP2_QCH__CLK_REQ, USI_CMGP2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP3_QCH,USI_CMGP3_QCH__QCH_EN, USI_CMGP3_QCH__CLK_REQ, USI_CMGP3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP4_QCH,USI_CMGP4_QCH__QCH_EN, USI_CMGP4_QCH__CLK_REQ, USI_CMGP4_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP5_QCH,USI_CMGP5_QCH__QCH_EN, USI_CMGP5_QCH__CLK_REQ, USI_CMGP5_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI_CMGP6_QCH,USI_CMGP6_QCH__QCH_EN, USI_CMGP6_QCH__CLK_REQ, USI_CMGP6_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_MULTI_SLV_Q_CTRL_CMGP_QCH,SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__QCH_EN, SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__CLK_REQ, SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH,LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__QCH_EN, LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__CLK_REQ, LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH,LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__QCH_EN, LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__CLK_REQ, LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH,LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__QCH_EN, LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__CLK_REQ, LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH,LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__QCH_EN, LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__CLK_REQ, LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH,LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__QCH_EN, LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__CLK_REQ, LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH,LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__QCH_EN, LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__CLK_REQ, LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH,LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__QCH_EN, LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__CLK_REQ, LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_T_BDU_CPUCL0_QCH,LH_ATB_MI_T_BDU_CPUCL0_QCH__QCH_EN, LH_ATB_MI_T_BDU_CPUCL0_QCH__CLK_REQ, LH_ATB_MI_T_BDU_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH,LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__QCH_EN, LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__CLK_REQ, LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IG_STM_CPUCL0_QCH,LH_AXI_MI_IG_STM_CPUCL0_QCH__QCH_EN, LH_AXI_MI_IG_STM_CPUCL0_QCH__CLK_REQ, LH_AXI_MI_IG_STM_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IG_ETR_CPUCL0_QCH,LH_AXI_SI_IG_ETR_CPUCL0_QCH__QCH_EN, LH_AXI_SI_IG_ETR_CPUCL0_QCH__CLK_REQ, LH_AXI_SI_IG_ETR_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IG_CSSYS_CPUCL0_QCH,LH_AXI_MI_IG_CSSYS_CPUCL0_QCH__QCH_EN, LH_AXI_MI_IG_CSSYS_CPUCL0_QCH__CLK_REQ, LH_AXI_MI_IG_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IG_ETR_CPUCL0_QCH,LH_AXI_MI_IG_ETR_CPUCL0_QCH__QCH_EN, LH_AXI_MI_IG_ETR_CPUCL0_QCH__CLK_REQ, LH_AXI_MI_IG_ETR_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_G_CSSYS_CPUCL0_QCH,LH_AXI_SI_G_CSSYS_CPUCL0_QCH__QCH_EN, LH_AXI_SI_G_CSSYS_CPUCL0_QCH__CLK_REQ, LH_AXI_SI_G_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSSYS_QCH,CSSYS_QCH__QCH_EN, CSSYS_QCH__CLK_REQ, CSSYS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IG_CSSYS_CPUCL0_QCH,LH_AXI_SI_IG_CSSYS_CPUCL0_QCH__QCH_EN, LH_AXI_SI_IG_CSSYS_CPUCL0_QCH__CLK_REQ, LH_AXI_SI_IG_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SECJTAG_QCH,SECJTAG_QCH__QCH_EN, SECJTAG_QCH__CLK_REQ, SECJTAG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL0_QCH_CLK,HTU_CPUCL0_QCH_CLK__QCH_EN, HTU_CPUCL0_QCH_CLK__CLK_REQ, HTU_CPUCL0_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_0_QCH_CLK,HTU_CPUCL1_0_QCH_CLK__QCH_EN, HTU_CPUCL1_0_QCH_CLK__CLK_REQ, HTU_CPUCL1_0_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_1_QCH_CLK,HTU_CPUCL1_1_QCH_CLK__QCH_EN, HTU_CPUCL1_1_QCH_CLK__CLK_REQ, HTU_CPUCL1_1_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_2_QCH_CLK,HTU_CPUCL1_2_QCH_CLK__QCH_EN, HTU_CPUCL1_2_QCH_CLK__CLK_REQ, HTU_CPUCL1_2_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_3_QCH_CLK,HTU_CPUCL1_3_QCH_CLK__QCH_EN, HTU_CPUCL1_3_QCH_CLK__CLK_REQ, HTU_CPUCL1_3_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_4_QCH_CLK,HTU_CPUCL1_4_QCH_CLK__QCH_EN, HTU_CPUCL1_4_QCH_CLK__CLK_REQ, HTU_CPUCL1_4_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL2_QCH_CLK,HTU_CPUCL2_QCH_CLK__QCH_EN, HTU_CPUCL2_QCH_CLK__CLK_REQ, HTU_CPUCL2_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(BPS_CPUCL0_QCH,BPS_CPUCL0_QCH__QCH_EN, BPS_CPUCL0_QCH__CLK_REQ, BPS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_DDC_CPUCL0_0_QCH,BUSIF_DDC_CPUCL0_0_QCH__QCH_EN, BUSIF_DDC_CPUCL0_0_QCH__CLK_REQ, BUSIF_DDC_CPUCL0_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_DDC_CPUCL0_1_QCH,BUSIF_DDC_CPUCL0_1_QCH__QCH_EN, BUSIF_DDC_CPUCL0_1_QCH__CLK_REQ, BUSIF_DDC_CPUCL0_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CFM_CPUCL0_QCH,CFM_CPUCL0_QCH__QCH_EN, CFM_CPUCL0_QCH__CLK_REQ, CFM_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CPUCL0_GLB_QCH,CMU_CPUCL0_GLB_QCH__QCH_EN, CMU_CPUCL0_GLB_QCH__CLK_REQ, CMU_CPUCL0_GLB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLDO_SM_BIG0_QCH,DLDO_SM_BIG0_QCH__QCH_EN, DLDO_SM_BIG0_QCH__CLK_REQ, DLDO_SM_BIG0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLDO_SM_MID0_QCH,DLDO_SM_MID0_QCH__QCH_EN, DLDO_SM_MID0_QCH__CLK_REQ, DLDO_SM_MID0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLDO_SM_MID1_QCH,DLDO_SM_MID1_QCH__QCH_EN, DLDO_SM_MID1_QCH__CLK_REQ, DLDO_SM_MID1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLDO_SM_MID2_QCH,DLDO_SM_MID2_QCH__QCH_EN, DLDO_SM_MID2_QCH__CLK_REQ, DLDO_SM_MID2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLDO_SM_MID3_QCH,DLDO_SM_MID3_QCH__QCH_EN, DLDO_SM_MID3_QCH__CLK_REQ, DLDO_SM_MID3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLDO_SM_MID4_QCH,DLDO_SM_MID4_QCH__QCH_EN, DLDO_SM_MID4_QCH__CLK_REQ, DLDO_SM_MID4_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_CPUCL0_QCH,D_TZPC_CPUCL0_QCH__QCH_EN, D_TZPC_CPUCL0_QCH__CLK_REQ, D_TZPC_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_CPUCL0_0_QCH,ECU_CPUCL0_0_QCH__QCH_EN, ECU_CPUCL0_0_QCH__CLK_REQ, ECU_CPUCL0_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_CPUCL0_1_QCH,ECU_CPUCL0_1_QCH__QCH_EN, ECU_CPUCL0_1_QCH__CLK_REQ, ECU_CPUCL0_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL0_QCH_PCLK,HTU_CPUCL0_QCH_PCLK__QCH_EN, HTU_CPUCL0_QCH_PCLK__CLK_REQ, HTU_CPUCL0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_0_QCH_PCLK,HTU_CPUCL1_0_QCH_PCLK__QCH_EN, HTU_CPUCL1_0_QCH_PCLK__CLK_REQ, HTU_CPUCL1_0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_1_QCH_PCLK,HTU_CPUCL1_1_QCH_PCLK__QCH_EN, HTU_CPUCL1_1_QCH_PCLK__CLK_REQ, HTU_CPUCL1_1_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_2_QCH_PCLK,HTU_CPUCL1_2_QCH_PCLK__QCH_EN, HTU_CPUCL1_2_QCH_PCLK__CLK_REQ, HTU_CPUCL1_2_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_3_QCH_PCLK,HTU_CPUCL1_3_QCH_PCLK__QCH_EN, HTU_CPUCL1_3_QCH_PCLK__CLK_REQ, HTU_CPUCL1_3_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL1_4_QCH_PCLK,HTU_CPUCL1_4_QCH_PCLK__QCH_EN, HTU_CPUCL1_4_QCH_PCLK__CLK_REQ, HTU_CPUCL1_4_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_CPUCL2_QCH_PCLK,HTU_CPUCL2_QCH_PCLK__QCH_EN, HTU_CPUCL2_QCH_PCLK__CLK_REQ, HTU_CPUCL2_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IG_STM_CPUCL0_QCH,LH_AXI_SI_IG_STM_CPUCL0_QCH__QCH_EN, LH_AXI_SI_IG_STM_CPUCL0_QCH__CLK_REQ, LH_AXI_SI_IG_STM_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_UTILITY_CPUCL0_QCH,LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__QCH_EN, LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__CLK_REQ, LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PMU_PCSM_QCH,PMU_PCSM_QCH__QCH_EN, PMU_PCSM_QCH__CLK_REQ, PMU_PCSM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRET_CLUSTER0_0_QCH,PPC_INSTRRET_CLUSTER0_0_QCH__QCH_EN, PPC_INSTRRET_CLUSTER0_0_QCH__CLK_REQ, PPC_INSTRRET_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRET_CLUSTER0_1_QCH,PPC_INSTRRET_CLUSTER0_1_QCH__QCH_EN, PPC_INSTRRET_CLUSTER0_1_QCH__CLK_REQ, PPC_INSTRRET_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRET_CLUSTER0_2_QCH,PPC_INSTRRET_CLUSTER0_2_QCH__QCH_EN, PPC_INSTRRET_CLUSTER0_2_QCH__CLK_REQ, PPC_INSTRRET_CLUSTER0_2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRUN_CLUSTER0_0_QCH,PPC_INSTRRUN_CLUSTER0_0_QCH__QCH_EN, PPC_INSTRRUN_CLUSTER0_0_QCH__CLK_REQ, PPC_INSTRRUN_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRUN_CLUSTER0_1_QCH,PPC_INSTRRUN_CLUSTER0_1_QCH__QCH_EN, PPC_INSTRRUN_CLUSTER0_1_QCH__CLK_REQ, PPC_INSTRRUN_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_INSTRRUN_CLUSTER0_2_QCH,PPC_INSTRRUN_CLUSTER0_2_QCH__QCH_EN, PPC_INSTRRUN_CLUSTER0_2_QCH__CLK_REQ, PPC_INSTRRUN_CLUSTER0_2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH,SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__QCH_EN, SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__CLK_REQ, SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_CPUCL0_QCH,SLH_AXI_MI_P_CPUCL0_QCH__QCH_EN, SLH_AXI_MI_P_CPUCL0_QCH__CLK_REQ, SLH_AXI_MI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CPUCL0_QCH,SYSREG_CPUCL0_QCH__QCH_EN, SYSREG_CPUCL0_QCH__CLK_REQ, SYSREG_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_CPUCL0_QCH,TREX_CPUCL0_QCH__QCH_EN, TREX_CPUCL0_QCH__CLK_REQ, TREX_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_COMPLEX0,CLUSTER0_QCH_COMPLEX0__QCH_EN, CLUSTER0_QCH_COMPLEX0__CLK_REQ, CLUSTER0_QCH_COMPLEX0__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_CORE0,CLUSTER0_QCH_CORE0__QCH_EN, CLUSTER0_QCH_CORE0__CLK_REQ, CLUSTER0_QCH_CORE0__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_CORE1,CLUSTER0_QCH_CORE1__QCH_EN, CLUSTER0_QCH_CORE1__CLK_REQ, CLUSTER0_QCH_CORE1__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_COMPLEX1,CLUSTER0_QCH_COMPLEX1__QCH_EN, CLUSTER0_QCH_COMPLEX1__CLK_REQ, CLUSTER0_QCH_COMPLEX1__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_CORE2,CLUSTER0_QCH_CORE2__QCH_EN, CLUSTER0_QCH_CORE2__CLK_REQ, CLUSTER0_QCH_CORE2__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_CORE3,CLUSTER0_QCH_CORE3__QCH_EN, CLUSTER0_QCH_CORE3__CLK_REQ, CLUSTER0_QCH_CORE3__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CPUCL0_QCH,CMU_CPUCL0_QCH__QCH_EN, CMU_CPUCL0_QCH__CLK_REQ, CMU_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER_QCH_CORE7,CLUSTER_QCH_CORE7__QCH_EN, CLUSTER_QCH_CORE7__CLK_REQ, CLUSTER_QCH_CORE7__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER_QCH_CORE8,CLUSTER_QCH_CORE8__QCH_EN, CLUSTER_QCH_CORE8__CLK_REQ, CLUSTER_QCH_CORE8__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL1H_ATB_0_QCH,DDC_CPUCL1H_ATB_0_QCH__QCH_EN, DDC_CPUCL1H_ATB_0_QCH__CLK_REQ, DDC_CPUCL1H_ATB_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL1H_ATB_1_QCH,DDC_CPUCL1H_ATB_1_QCH__QCH_EN, DDC_CPUCL1H_ATB_1_QCH__CLK_REQ, DDC_CPUCL1H_ATB_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE7,DDC_QCH_GCPM_CORE7__QCH_EN, DDC_QCH_GCPM_CORE7__CLK_REQ, DDC_QCH_GCPM_CORE7__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE8,DDC_QCH_GCPM_CORE8__QCH_EN, DDC_QCH_GCPM_CORE8__CLK_REQ, DDC_QCH_GCPM_CORE8__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH,LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__QCH_EN, LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__CLK_REQ, LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH,LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__QCH_EN, LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__CLK_REQ, LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CPUCL1H_QCH,CMU_CPUCL1H_QCH__QCH_EN, CMU_CPUCL1H_QCH__CLK_REQ, CMU_CPUCL1H_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_ADD_CPUCL0_1H_QCH,BUSIF_ADD_CPUCL0_1H_QCH__QCH_EN, BUSIF_ADD_CPUCL0_1H_QCH__CLK_REQ, BUSIF_ADD_CPUCL0_1H_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_CPUCL1H_POWERIP_QCH,RSTnSYNC_SR_CLK_CPUCL1H_POWERIP_QCH__QCH_EN, RSTnSYNC_SR_CLK_CPUCL1H_POWERIP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_CPUCL1H_POWERIP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER_QCH_CORE4,CLUSTER_QCH_CORE4__QCH_EN, CLUSTER_QCH_CORE4__CLK_REQ, CLUSTER_QCH_CORE4__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER_QCH_CORE5,CLUSTER_QCH_CORE5__QCH_EN, CLUSTER_QCH_CORE5__CLK_REQ, CLUSTER_QCH_CORE5__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER_QCH_CORE6,CLUSTER_QCH_CORE6__QCH_EN, CLUSTER_QCH_CORE6__CLK_REQ, CLUSTER_QCH_CORE6__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL1L_ATB_0_QCH,DDC_CPUCL1L_ATB_0_QCH__QCH_EN, DDC_CPUCL1L_ATB_0_QCH__CLK_REQ, DDC_CPUCL1L_ATB_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL1L_ATB_1_QCH,DDC_CPUCL1L_ATB_1_QCH__QCH_EN, DDC_CPUCL1L_ATB_1_QCH__CLK_REQ, DDC_CPUCL1L_ATB_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL1L_ATB_2_QCH,DDC_CPUCL1L_ATB_2_QCH__QCH_EN, DDC_CPUCL1L_ATB_2_QCH__CLK_REQ, DDC_CPUCL1L_ATB_2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE4,DDC_QCH_GCPM_CORE4__QCH_EN, DDC_QCH_GCPM_CORE4__CLK_REQ, DDC_QCH_GCPM_CORE4__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE5,DDC_QCH_GCPM_CORE5__QCH_EN, DDC_QCH_GCPM_CORE5__CLK_REQ, DDC_QCH_GCPM_CORE5__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE6,DDC_QCH_GCPM_CORE6__QCH_EN, DDC_QCH_GCPM_CORE6__CLK_REQ, DDC_QCH_GCPM_CORE6__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH,LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__QCH_EN, LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__CLK_REQ, LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH,LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__QCH_EN, LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__CLK_REQ, LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH,LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__QCH_EN, LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__CLK_REQ, LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CPUCL1L_QCH,CMU_CPUCL1L_QCH__QCH_EN, CMU_CPUCL1L_QCH__CLK_REQ, CMU_CPUCL1L_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_ADD_CPUCL0_1L_QCH,BUSIF_ADD_CPUCL0_1L_QCH__QCH_EN, BUSIF_ADD_CPUCL0_1L_QCH__CLK_REQ, BUSIF_ADD_CPUCL0_1L_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_CPUCL1L_POWERIP_QCH,RSTnSYNC_SR_CLK_CPUCL1L_POWERIP_QCH__QCH_EN, RSTnSYNC_SR_CLK_CPUCL1L_POWERIP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_CPUCL1L_POWERIP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER_QCH_CORE9,CLUSTER_QCH_CORE9__QCH_EN, CLUSTER_QCH_CORE9__CLK_REQ, CLUSTER_QCH_CORE9__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_CPUCL2_ATB_QCH,DDC_CPUCL2_ATB_QCH__QCH_EN, DDC_CPUCL2_ATB_QCH__CLK_REQ, DDC_CPUCL2_ATB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_CORE9,DDC_QCH_GCPM_CORE9__QCH_EN, DDC_QCH_GCPM_CORE9__CLK_REQ, DDC_QCH_GCPM_CORE9__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH,LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__QCH_EN, LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__CLK_REQ, LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CPUCL2_QCH,CMU_CPUCL2_QCH__QCH_EN, CMU_CPUCL2_QCH__CLK_REQ, CMU_CPUCL2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_ADD_CPUCL0_2_QCH,BUSIF_ADD_CPUCL0_2_QCH__QCH_EN, BUSIF_ADD_CPUCL0_2_QCH__CLK_REQ, BUSIF_ADD_CPUCL0_2_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_CPUCL2_POWERIP_QCH,RSTnSYNC_SR_CLK_CPUCL2_POWERIP_QCH__QCH_EN, RSTnSYNC_SR_CLK_CPUCL2_POWERIP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_CPUCL2_POWERIP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_CSIS_TOP,CSIS_PDP_QCH_CSIS_TOP__QCH_EN, CSIS_PDP_QCH_CSIS_TOP__CLK_REQ, CSIS_PDP_QCH_CSIS_TOP__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_DMA,CSIS_PDP_QCH_DMA__QCH_EN, CSIS_PDP_QCH_DMA__CLK_REQ, CSIS_PDP_QCH_DMA__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_PDP,CSIS_PDP_QCH_PDP__QCH_EN, CSIS_PDP_QCH_PDP__CLK_REQ, CSIS_PDP_QCH_PDP__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_PDP_VOTF,CSIS_PDP_QCH_PDP_VOTF__QCH_EN, CSIS_PDP_QCH_PDP_VOTF__CLK_REQ, CSIS_PDP_QCH_PDP_VOTF__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_VOTF0,CSIS_PDP_QCH_VOTF0__QCH_EN, CSIS_PDP_QCH_VOTF0__CLK_REQ, CSIS_PDP_QCH_VOTF0__IGNORE_FORCE_PM_EN),
        CLK_QCH(CSIS_PDP_QCH_VOTF1,CSIS_PDP_QCH_VOTF1__QCH_EN, CSIS_PDP_QCH_VOTF1__CLK_REQ, CSIS_PDP_QCH_VOTF1__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_CSIS_CSTAT_QCH,LH_AST_SI_OTF0_CSIS_CSTAT_QCH__QCH_EN, LH_AST_SI_OTF0_CSIS_CSTAT_QCH__CLK_REQ, LH_AST_SI_OTF0_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_CSIS_CSTAT_QCH,LH_AST_SI_OTF1_CSIS_CSTAT_QCH__QCH_EN, LH_AST_SI_OTF1_CSIS_CSTAT_QCH__CLK_REQ, LH_AST_SI_OTF1_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF2_CSIS_CSTAT_QCH,LH_AST_SI_OTF2_CSIS_CSTAT_QCH__QCH_EN, LH_AST_SI_OTF2_CSIS_CSTAT_QCH__CLK_REQ, LH_AST_SI_OTF2_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF3_CSIS_CSTAT_QCH,LH_AST_SI_OTF3_CSIS_CSTAT_QCH__QCH_EN, LH_AST_SI_OTF3_CSIS_CSTAT_QCH__CLK_REQ, LH_AST_SI_OTF3_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_CSIS_QCH,LH_AXI_SI_D0_CSIS_QCH__QCH_EN, LH_AXI_SI_D0_CSIS_QCH__CLK_REQ, LH_AXI_SI_D0_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_CSIS_QCH,LH_AXI_SI_D1_CSIS_QCH__QCH_EN, LH_AXI_SI_D1_CSIS_QCH__CLK_REQ, LH_AXI_SI_D1_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D2_CSIS_QCH,LH_AXI_SI_D2_CSIS_QCH__QCH_EN, LH_AXI_SI_D2_CSIS_QCH__CLK_REQ, LH_AXI_SI_D2_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_CSIS_QCH,SIU_G_PPMU_CSIS_QCH__QCH_EN, SIU_G_PPMU_CSIS_QCH__CLK_REQ, SIU_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_CSIS_QCH,SLH_AST_SI_G_PPMU_CSIS_QCH__QCH_EN, SLH_AST_SI_G_PPMU_CSIS_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_CSIS_QCH_S0,SYSMMU_S0_CSIS_QCH_S0__QCH_EN, SYSMMU_S0_CSIS_QCH_S0__CLK_REQ, SYSMMU_S0_CSIS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_CSIS_QCH_S0,SYSMMU_S0_PMMU0_CSIS_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_CSIS_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_CSIS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_CSIS_QCH_S0,SYSMMU_S0_PMMU1_CSIS_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_CSIS_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_CSIS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU2_CSIS_QCH_S0,SYSMMU_S0_PMMU2_CSIS_QCH_S0__QCH_EN, SYSMMU_S0_PMMU2_CSIS_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU2_CSIS_QCH_S0__IGNORE_FORCE_PM_EN),
        //CLK_QCH(VGEN_lite_D0_QCH,VGEN_lite_D0_QCH__QCH_EN, VGEN_lite_D0_QCH__CLK_REQ, VGEN_lite_D0_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(VGEN_lite_D1_QCH,VGEN_lite_D1_QCH__QCH_EN, VGEN_lite_D1_QCH__CLK_REQ, VGEN_lite_D1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CSIS_QCH,CMU_CSIS_QCH__QCH_EN, CMU_CSIS_QCH__CLK_REQ, CMU_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_CSIS_QCH,D_TZPC_CSIS_QCH__QCH_EN, D_TZPC_CSIS_QCH__CLK_REQ, D_TZPC_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_P0OIS_CSIS_QCH,LH_AXI_SI_IP_P0OIS_CSIS_QCH__QCH_EN, LH_AXI_SI_IP_P0OIS_CSIS_QCH__CLK_REQ, LH_AXI_SI_IP_P0OIS_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_P0P1_CSIS_QCH,LH_AXI_SI_IP_P0P1_CSIS_QCH__QCH_EN, LH_AXI_SI_IP_P0P1_CSIS_QCH__CLK_REQ, LH_AXI_SI_IP_P0P1_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_CSIS_QCH,PPMU_D0_CSIS_QCH__QCH_EN, PPMU_D0_CSIS_QCH__CLK_REQ, PPMU_D0_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_CSIS_QCH,PPMU_D1_CSIS_QCH__QCH_EN, PPMU_D1_CSIS_QCH__CLK_REQ, PPMU_D1_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_CSIS_QCH,PPMU_D2_CSIS_QCH__QCH_EN, PPMU_D2_CSIS_QCH__CLK_REQ, PPMU_D2_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_CSIS_WDMA0_QCH,QE_CSIS_WDMA0_QCH__QCH_EN, QE_CSIS_WDMA0_QCH__CLK_REQ, QE_CSIS_WDMA0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_CSIS_WDMA1_QCH,QE_CSIS_WDMA1_QCH__QCH_EN, QE_CSIS_WDMA1_QCH__CLK_REQ, QE_CSIS_WDMA1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_CSIS_WDMA2_QCH,QE_CSIS_WDMA2_QCH__QCH_EN, QE_CSIS_WDMA2_QCH__CLK_REQ, QE_CSIS_WDMA2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_CSIS_WDMA3_QCH,QE_CSIS_WDMA3_QCH__QCH_EN, QE_CSIS_WDMA3_QCH__CLK_REQ, QE_CSIS_WDMA3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_CSIS_WDMA4_QCH,QE_CSIS_WDMA4_QCH__QCH_EN, QE_CSIS_WDMA4_QCH__CLK_REQ, QE_CSIS_WDMA4_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_PDP_D0_QCH,QE_PDP_D0_QCH__QCH_EN, QE_PDP_D0_QCH__CLK_REQ, QE_PDP_D0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_PDP_D1_QCH,QE_PDP_D1_QCH__QCH_EN, QE_PDP_D1_QCH__CLK_REQ, QE_PDP_D1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_PDP_D2_QCH,QE_PDP_D2_QCH__QCH_EN, QE_PDP_D2_QCH__CLK_REQ, QE_PDP_D2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_CSIS_QCH,SLH_AXI_MI_P_CSIS_QCH__QCH_EN, SLH_AXI_MI_P_CSIS_QCH__CLK_REQ, SLH_AXI_MI_P_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CSIS_QCH,SYSREG_CSIS_QCH__QCH_EN, SYSREG_CSIS_QCH__CLK_REQ, SYSREG_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_P0OIS_CSIS_QCH,LH_AXI_MI_IP_P0OIS_CSIS_QCH__QCH_EN, LH_AXI_MI_IP_P0OIS_CSIS_QCH__CLK_REQ, LH_AXI_MI_IP_P0OIS_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(OIS_MCU_TOP_QCH,OIS_MCU_TOP_QCH__QCH_EN, OIS_MCU_TOP_QCH__CLK_REQ, OIS_MCU_TOP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH,RSTnSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__QCH_EN, RSTnSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__CLK_REQ, RSTnSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_CSIS_PERIC2_QCH,SLH_AXI_SI_LP_CSIS_PERIC2_QCH__QCH_EN, SLH_AXI_SI_LP_CSIS_PERIC2_QCH__CLK_REQ, SLH_AXI_SI_LP_CSIS_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_CSIS_CSTAT_QCH,LH_AST_MI_OTF0_CSIS_CSTAT_QCH__QCH_EN, LH_AST_MI_OTF0_CSIS_CSTAT_QCH__CLK_REQ, LH_AST_MI_OTF0_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_CSIS_CSTAT_QCH,LH_AST_MI_OTF1_CSIS_CSTAT_QCH__QCH_EN, LH_AST_MI_OTF1_CSIS_CSTAT_QCH__CLK_REQ, LH_AST_MI_OTF1_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF2_CSIS_CSTAT_QCH,LH_AST_MI_OTF2_CSIS_CSTAT_QCH__QCH_EN, LH_AST_MI_OTF2_CSIS_CSTAT_QCH__CLK_REQ, LH_AST_MI_OTF2_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF3_CSIS_CSTAT_QCH,LH_AST_MI_OTF3_CSIS_CSTAT_QCH__QCH_EN, LH_AST_MI_OTF3_CSIS_CSTAT_QCH__CLK_REQ, LH_AST_MI_OTF3_CSIS_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D_CSTAT_QCH,LH_AXI_SI_D_CSTAT_QCH__QCH_EN, LH_AXI_SI_D_CSTAT_QCH__CLK_REQ, LH_AXI_SI_D_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_CSTAT_QCH,SIPU_CSTAT_QCH__QCH_EN, SIPU_CSTAT_QCH__CLK_REQ, SIPU_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_CSTAT_QCH_VOTF_R0,SIPU_CSTAT_QCH_VOTF_R0__QCH_EN, SIPU_CSTAT_QCH_VOTF_R0__CLK_REQ, SIPU_CSTAT_QCH_VOTF_R0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_CSTAT_QCH_VOTF_W0,SIPU_CSTAT_QCH_VOTF_W0__QCH_EN, SIPU_CSTAT_QCH_VOTF_W0__CLK_REQ, SIPU_CSTAT_QCH_VOTF_W0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIPU_CSTAT_QCH_VOTF_W1,SIPU_CSTAT_QCH_VOTF_W1__QCH_EN, SIPU_CSTAT_QCH_VOTF_W1__CLK_REQ, SIPU_CSTAT_QCH_VOTF_W1__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_CSTAT_QCH,SLH_AST_SI_G_PPMU_CSTAT_QCH__QCH_EN, SLH_AST_SI_G_PPMU_CSTAT_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_CSTAT_QCH_S0,SYSMMU_S0_CSTAT_QCH_S0__QCH_EN, SYSMMU_S0_CSTAT_QCH_S0__CLK_REQ, SYSMMU_S0_CSTAT_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_CSTAT_QCH_S0,SYSMMU_S0_PMMU0_CSTAT_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_CSTAT_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_CSTAT_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_CSTAT0_QCH,VGEN_LITE_CSTAT0_QCH__QCH_EN, VGEN_LITE_CSTAT0_QCH__CLK_REQ, VGEN_LITE_CSTAT0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_CSTAT1_QCH,VGEN_LITE_CSTAT1_QCH__QCH_EN, VGEN_LITE_CSTAT1_QCH__CLK_REQ, VGEN_LITE_CSTAT1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_CSTAT_QCH,CMU_CSTAT_QCH__QCH_EN, CMU_CSTAT_QCH__CLK_REQ, CMU_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_CSTAT_QCH,D_TZPC_CSTAT_QCH__QCH_EN, D_TZPC_CSTAT_QCH__CLK_REQ, D_TZPC_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_CSTAT_QCH,PPMU_CSTAT_QCH__QCH_EN, PPMU_CSTAT_QCH__CLK_REQ, PPMU_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_CSTAT_QCH,SLH_AXI_MI_P_CSTAT_QCH__QCH_EN, SLH_AXI_MI_P_CSTAT_QCH__CLK_REQ, SLH_AXI_MI_P_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_CSTAT_QCH,SYSREG_CSTAT_QCH__QCH_EN, SYSREG_CSTAT_QCH__CLK_REQ, SYSREG_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_S2D_DBGCORE_QCH,APBIF_S2D_DBGCORE_QCH__QCH_EN, APBIF_S2D_DBGCORE_QCH__CLK_REQ, APBIF_S2D_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DBGCORE_QCH,CMU_DBGCORE_QCH__QCH_EN, CMU_DBGCORE_QCH__CLK_REQ, CMU_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DBGCORE_QCH,D_TZPC_DBGCORE_QCH__QCH_EN, D_TZPC_DBGCORE_QCH__CLK_REQ, D_TZPC_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION_DBGCORE_QCH_S_DBG,GREBEINTEGRATION_DBGCORE_QCH_S_DBG__QCH_EN, GREBEINTEGRATION_DBGCORE_QCH_S_DBG__CLK_REQ, GREBEINTEGRATION_DBGCORE_QCH_S_DBG__IGNORE_FORCE_PM_EN),
        CLK_QCH(GREBEINTEGRATION_DBGCORE_QCH_S_GREBE,GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__QCH_EN, GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__CLK_REQ, GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_ALIVE_QCH,LH_AXI_MI_IP_ALIVE_QCH__QCH_EN, LH_AXI_MI_IP_ALIVE_QCH__CLK_REQ, LH_AXI_MI_IP_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_DBGCORE_ALIVE_QCH,LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__QCH_EN, LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__CLK_REQ, LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH,LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__QCH_EN, LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__CLK_REQ, LH_AXI_SI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH,LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__QCH_EN, LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__CLK_REQ, LH_AXI_SI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MDIS_DBGCORE_QCH,MDIS_DBGCORE_QCH__QCH_EN, MDIS_DBGCORE_QCH__CLK_REQ, MDIS_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_DBGCORE_GREBE_QCH,RSTnSYNC_CLK_DBGCORE_GREBE_QCH__QCH_EN, RSTnSYNC_CLK_DBGCORE_GREBE_QCH__CLK_REQ, RSTnSYNC_CLK_DBGCORE_GREBE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DBGCORE_QCH,SYSREG_DBGCORE_QCH__QCH_EN, SYSREG_DBGCORE_QCH__CLK_REQ, SYSREG_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DBGCORE_CORE_QCH,SYSREG_DBGCORE_CORE_QCH__QCH_EN, SYSREG_DBGCORE_CORE_QCH__CLK_REQ, SYSREG_DBGCORE_CORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_DBGCORE_QCH,WDT_DBGCORE_QCH__QCH_EN, WDT_DBGCORE_QCH__CLK_REQ, WDT_DBGCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH,LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__QCH_EN, LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__CLK_REQ, LH_AXI_MI_IG_ASYNCDBGCORECPUCL0_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH,LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__QCH_EN, LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__CLK_REQ, LH_AXI_MI_IG_ASYNCDBGCOREMIF0_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH,SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__QCH_EN, SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__CLK_REQ, SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH,SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__QCH_EN, SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__CLK_REQ, SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(APBIF_CSSYS_ALIVE_QCH,APBIF_CSSYS_ALIVE_QCH__QCH_EN, APBIF_CSSYS_ALIVE_QCH__CLK_REQ, APBIF_CSSYS_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MDIS_DBGCORE_QCH_OSC,MDIS_DBGCORE_QCH_OSC__QCH_EN, MDIS_DBGCORE_QCH_OSC__CLK_REQ, MDIS_DBGCORE_QCH_OSC__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLFE_QCH,DLFE_QCH__QCH_EN, DLFE_QCH__CLK_REQ, DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_MCFP_DLFE_QCH,LH_AST_MI_OTF0_MCFP_DLFE_QCH__QCH_EN, LH_AST_MI_OTF0_MCFP_DLFE_QCH__CLK_REQ, LH_AST_MI_OTF0_MCFP_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_MCFP_DLFE_QCH,LH_AST_MI_OTF1_MCFP_DLFE_QCH__QCH_EN, LH_AST_MI_OTF1_MCFP_DLFE_QCH__CLK_REQ, LH_AST_MI_OTF1_MCFP_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_DLFE_MCFP_QCH,LH_AST_SI_OTF_DLFE_MCFP_QCH__QCH_EN, LH_AST_SI_OTF_DLFE_MCFP_QCH__CLK_REQ, LH_AST_SI_OTF_DLFE_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_DLFE_MCFP_QCH,LH_AXI_SI_LD_DLFE_MCFP_QCH__QCH_EN, LH_AXI_SI_LD_DLFE_MCFP_QCH__CLK_REQ, LH_AXI_SI_LD_DLFE_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_DLFE_QCH,VGEN_LITE_DLFE_QCH__QCH_EN, VGEN_LITE_DLFE_QCH__CLK_REQ, VGEN_LITE_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DLFE_QCH,CMU_DLFE_QCH__QCH_EN, CMU_DLFE_QCH__CLK_REQ, CMU_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DLFE_QCH,D_TZPC_DLFE_QCH__QCH_EN, D_TZPC_DLFE_QCH__CLK_REQ, D_TZPC_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_DLFE_QCH,SLH_AXI_MI_P_DLFE_QCH__QCH_EN, SLH_AXI_MI_P_DLFE_QCH__CLK_REQ, SLH_AXI_MI_P_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DLFE_QCH,SYSREG_DLFE_QCH__QCH_EN, SYSREG_DLFE_QCH__CLK_REQ, SYSREG_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DLNE_QCH,DLNE_QCH__QCH_EN, DLNE_QCH__CLK_REQ, DLNE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_RGBP_DLNE_QCH,LH_AST_MI_OTF_RGBP_DLNE_QCH__QCH_EN, LH_AST_MI_OTF_RGBP_DLNE_QCH__CLK_REQ, LH_AST_MI_OTF_RGBP_DLNE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_DLNE_MCFP_QCH,LH_AST_SI_OTF_DLNE_MCFP_QCH__QCH_EN, LH_AST_SI_OTF_DLNE_MCFP_QCH__CLK_REQ, LH_AST_SI_OTF_DLNE_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D_DLNE_QCH,LH_AXI_SI_D_DLNE_QCH__QCH_EN, LH_AXI_SI_D_DLNE_QCH__CLK_REQ, LH_AXI_SI_D_DLNE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_DLNE_QCH,SLH_AST_SI_G_PPMU_DLNE_QCH__QCH_EN, SLH_AST_SI_G_PPMU_DLNE_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_DLNE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_DLNE_QCH_S0,SYSMMU_S0_DLNE_QCH_S0__QCH_EN, SYSMMU_S0_DLNE_QCH_S0__CLK_REQ, SYSMMU_S0_DLNE_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_DLNE_QCH_S0,SYSMMU_S0_PMMU0_DLNE_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_DLNE_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_DLNE_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D_DLNE_QCH,VGEN_LITE_D_DLNE_QCH__QCH_EN, VGEN_LITE_D_DLNE_QCH__CLK_REQ, VGEN_LITE_D_DLNE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DLNE_QCH,CMU_DLNE_QCH__QCH_EN, CMU_DLNE_QCH__CLK_REQ, CMU_DLNE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DLNE_QCH,D_TZPC_DLNE_QCH__QCH_EN, D_TZPC_DLNE_QCH__CLK_REQ, D_TZPC_DLNE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_DLNE_QCH,PPMU_D_DLNE_QCH__QCH_EN, PPMU_D_DLNE_QCH__CLK_REQ, PPMU_D_DLNE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_DLNE_QCH,SLH_AXI_MI_P_DLNE_QCH__QCH_EN, SLH_AXI_MI_P_DLNE_QCH__CLK_REQ, SLH_AXI_MI_P_DLNE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DLNE_QCH,SYSREG_DLNE_QCH__QCH_EN, SYSREG_DLNE_QCH__CLK_REQ, SYSREG_DLNE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_DNC_QCH,IP_DNC_QCH__QCH_EN, IP_DNC_QCH__CLK_REQ, IP_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH,LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH,LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_IPDNC_DNC_QCH,LH_AXI_MI_ID_IPDNC_DNC_QCH__QCH_EN, LH_AXI_MI_ID_IPDNC_DNC_QCH__CLK_REQ, LH_AXI_MI_ID_IPDNC_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_DSP_DNC_QCH,LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__QCH_EN, LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__CLK_REQ, LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH,LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__QCH_EN, LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__CLK_REQ, LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH,LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__QCH_EN, LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__CLK_REQ, LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH,LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__QCH_EN, LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__CLK_REQ, LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH,LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__QCH_EN, LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__CLK_REQ, LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_DRAM_DSP_DNC_QCH,LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__QCH_EN, LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__CLK_REQ, LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH,LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__QCH_EN, LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__CLK_REQ, LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH,LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__QCH_EN, LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__CLK_REQ, LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH,LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__QCH_EN, LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__CLK_REQ, LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH,LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__QCH_EN, LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__CLK_REQ, LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DNC_DSP_QCH,LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__QCH_EN, LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__CLK_REQ, LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH,LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__QCH_EN, LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__CLK_REQ, LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH,LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__QCH_EN, LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__CLK_REQ, LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH,LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__QCH_EN, LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__CLK_REQ, LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH,LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__QCH_EN, LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__CLK_REQ, LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH,LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__QCH_EN, LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__CLK_REQ, LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_MMU_DNC_SDMA_QCH,LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__QCH_EN, LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__CLK_REQ, LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH,SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__QCH_EN, SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__CLK_REQ, SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DNC_QCH,CMU_DNC_QCH__QCH_EN, CMU_DNC_QCH__CLK_REQ, CMU_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DNC_QCH,D_TZPC_DNC_QCH__QCH_EN, D_TZPC_DNC_QCH__CLK_REQ, D_TZPC_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_DNC_QCH_PCLK,HTU_DNC_QCH_PCLK__QCH_EN, HTU_DNC_QCH_PCLK__CLK_REQ, HTU_DNC_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_IPDNC_DNC_QCH,LH_AXI_SI_ID_IPDNC_DNC_QCH__QCH_EN, LH_AXI_SI_ID_IPDNC_DNC_QCH__CLK_REQ, LH_AXI_SI_ID_IPDNC_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_DNC_QCH,SLH_AXI_MI_P_DNC_QCH__QCH_EN, SLH_AXI_MI_P_DNC_QCH__CLK_REQ, SLH_AXI_MI_P_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_DSP_QCH,SLH_AXI_SI_LP_DNC_DSP_QCH__QCH_EN, SLH_AXI_SI_LP_DNC_DSP_QCH__CLK_REQ, SLH_AXI_SI_LP_DNC_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_GNPU0_QCH,SLH_AXI_SI_LP_DNC_GNPU0_QCH__QCH_EN, SLH_AXI_SI_LP_DNC_GNPU0_QCH__CLK_REQ, SLH_AXI_SI_LP_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_GNPU1_QCH,SLH_AXI_SI_LP_DNC_GNPU1_QCH__QCH_EN, SLH_AXI_SI_LP_DNC_GNPU1_QCH__CLK_REQ, SLH_AXI_SI_LP_DNC_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_NPUMEM_QCH,SLH_AXI_SI_LP_DNC_NPUMEM_QCH__QCH_EN, SLH_AXI_SI_LP_DNC_NPUMEM_QCH__CLK_REQ, SLH_AXI_SI_LP_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_SDMA_QCH,SLH_AXI_SI_LP_DNC_SDMA_QCH__QCH_EN, SLH_AXI_SI_LP_DNC_SDMA_QCH__CLK_REQ, SLH_AXI_SI_LP_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_SNPU0_QCH,SLH_AXI_SI_LP_DNC_SNPU0_QCH__QCH_EN, SLH_AXI_SI_LP_DNC_SNPU0_QCH__CLK_REQ, SLH_AXI_SI_LP_DNC_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DNC_SNPU1_QCH,SLH_AXI_SI_LP_DNC_SNPU1_QCH__QCH_EN, SLH_AXI_SI_LP_DNC_SNPU1_QCH__CLK_REQ, SLH_AXI_SI_LP_DNC_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DNC_QCH,SYSREG_DNC_QCH__QCH_EN, SYSREG_DNC_QCH__CLK_REQ, SYSREG_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_DNC_QCH_CLK,HTU_DNC_QCH_CLK__QCH_EN, HTU_DNC_QCH_CLK__CLK_REQ, HTU_DNC_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUB_QCH_DECON,DPUB_QCH_DECON__QCH_EN, DPUB_QCH_DECON__CLK_REQ, DPUB_QCH_DECON__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DPUB_QCH,CMU_DPUB_QCH__QCH_EN, CMU_DPUB_QCH__CLK_REQ, CMU_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DPUB_QCH,D_TZPC_DPUB_QCH__QCH_EN, D_TZPC_DPUB_QCH__CLK_REQ, D_TZPC_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_DPUB_QCH,ECU_DPUB_QCH__QCH_EN, ECU_DPUB_QCH__CLK_REQ, ECU_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_DPUB_QCH,SLH_AXI_MI_P_DPUB_QCH__QCH_EN, SLH_AXI_MI_P_DPUB_QCH__CLK_REQ, SLH_AXI_MI_P_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DPUB_QCH,SYSREG_DPUB_QCH__QCH_EN, SYSREG_DPUB_QCH__CLK_REQ, SYSREG_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUB_QCH_ALV_DSIM0,DPUB_QCH_ALV_DSIM0__QCH_EN, DPUB_QCH_ALV_DSIM0__CLK_REQ, DPUB_QCH_ALV_DSIM0__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUB_QCH_ALV_DSIM1,DPUB_QCH_ALV_DSIM1__QCH_EN, DPUB_QCH_ALV_DSIM1__CLK_REQ, DPUB_QCH_ALV_DSIM1__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUB_QCH_ALV_DSIM2,DPUB_QCH_ALV_DSIM2__QCH_EN, DPUB_QCH_ALV_DSIM2__CLK_REQ, DPUB_QCH_ALV_DSIM2__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUB_QCH_OSC_DSIM0,DPUB_QCH_OSC_DSIM0__QCH_EN, DPUB_QCH_OSC_DSIM0__CLK_REQ, DPUB_QCH_OSC_DSIM0__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUB_QCH_OSC_DSIM1,DPUB_QCH_OSC_DSIM1__QCH_EN, DPUB_QCH_OSC_DSIM1__CLK_REQ, DPUB_QCH_OSC_DSIM1__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUB_QCH_OSC_DSIM2,DPUB_QCH_OSC_DSIM2__QCH_EN, DPUB_QCH_OSC_DSIM2__CLK_REQ, DPUB_QCH_OSC_DSIM2__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUF0_QCH_DPUF,DPUF0_QCH_DPUF__QCH_EN, DPUF0_QCH_DPUF__CLK_REQ, DPUF0_QCH_DPUF__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUF0_QCH_SRAMC,DPUF0_QCH_SRAMC__QCH_EN, DPUF0_QCH_SRAMC__CLK_REQ, DPUF0_QCH_SRAMC__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUF0_QCH_VOTF,DPUF0_QCH_VOTF__QCH_EN, DPUF0_QCH_VOTF__CLK_REQ, DPUF0_QCH_VOTF__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD0_DPUF1_DPUF0_QCH,LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__QCH_EN, LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__CLK_REQ, LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD1_DPUF1_DPUF0_QCH,LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__QCH_EN, LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__CLK_REQ, LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_DPUF0_QCH,LH_AXI_SI_D0_DPUF0_QCH__QCH_EN, LH_AXI_SI_D0_DPUF0_QCH__CLK_REQ, LH_AXI_SI_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_DPUF0_QCH,LH_AXI_SI_D1_DPUF0_QCH__QCH_EN, LH_AXI_SI_D1_DPUF0_QCH__CLK_REQ, LH_AXI_SI_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_DPUF0_QCH,SIU_DPUF0_QCH__QCH_EN, SIU_DPUF0_QCH__CLK_REQ, SIU_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_DPUF0_QCH,SLH_AST_SI_G_PPMU_DPUF0_QCH__QCH_EN, SLH_AST_SI_G_PPMU_DPUF0_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_DPUF_QCH_S0,SYSMMU_S0_DPUF_QCH_S0__QCH_EN, SYSMMU_S0_DPUF_QCH_S0__CLK_REQ, SYSMMU_S0_DPUF_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_DPUF_QCH_S0,SYSMMU_S0_PMMU0_DPUF_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_DPUF_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_DPUF_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_DPUF_QCH_S0,SYSMMU_S0_PMMU1_DPUF_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_DPUF_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_DPUF_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU2_DPUF_QCH_S0,SYSMMU_S0_PMMU2_DPUF_QCH_S0__QCH_EN, SYSMMU_S0_PMMU2_DPUF_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU2_DPUF_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU3_DPUF_QCH_S0,SYSMMU_S0_PMMU3_DPUF_QCH_S0__QCH_EN, SYSMMU_S0_PMMU3_DPUF_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU3_DPUF_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DPUF0_QCH,CMU_DPUF0_QCH__QCH_EN, CMU_DPUF0_QCH__CLK_REQ, CMU_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DPUF0_QCH,D_TZPC_DPUF0_QCH__QCH_EN, D_TZPC_DPUF0_QCH__CLK_REQ, D_TZPC_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_DPUF0_QCH,ECU_DPUF0_QCH__QCH_EN, ECU_DPUF0_QCH__CLK_REQ, ECU_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_DPUF0_QCH,PPMU_D0_DPUF0_QCH__QCH_EN, PPMU_D0_DPUF0_QCH__CLK_REQ, PPMU_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_DPUF1_QCH,PPMU_D0_DPUF1_QCH__QCH_EN, PPMU_D0_DPUF1_QCH__CLK_REQ, PPMU_D0_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_DPUF0_QCH,PPMU_D1_DPUF0_QCH__QCH_EN, PPMU_D1_DPUF0_QCH__CLK_REQ, PPMU_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_DPUF1_QCH,PPMU_D1_DPUF1_QCH__QCH_EN, PPMU_D1_DPUF1_QCH__CLK_REQ, PPMU_D1_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_DPUF0_QCH,SLH_AXI_MI_P_DPUF0_QCH__QCH_EN, SLH_AXI_MI_P_DPUF0_QCH__CLK_REQ, SLH_AXI_MI_P_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_DPUF0_DPUF1_QCH,SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__QCH_EN, SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__CLK_REQ, SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DPUF0_QCH,SYSREG_DPUF0_QCH__QCH_EN, SYSREG_DPUF0_QCH__CLK_REQ, SYSREG_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUF1_QCH_DPUF,DPUF1_QCH_DPUF__QCH_EN, DPUF1_QCH_DPUF__CLK_REQ, DPUF1_QCH_DPUF__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUF1_QCH_SRAMC,DPUF1_QCH_SRAMC__QCH_EN, DPUF1_QCH_SRAMC__CLK_REQ, DPUF1_QCH_SRAMC__IGNORE_FORCE_PM_EN),
        CLK_QCH(DPUF1_QCH_VOTF,DPUF1_QCH_VOTF__QCH_EN, DPUF1_QCH_VOTF__CLK_REQ, DPUF1_QCH_VOTF__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD0_DPUF1_DPUF0_QCH,LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__QCH_EN, LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__CLK_REQ, LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD1_DPUF1_DPUF0_QCH,LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__QCH_EN, LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__CLK_REQ, LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DPUF1_QCH,CMU_DPUF1_QCH__QCH_EN, CMU_DPUF1_QCH__CLK_REQ, CMU_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DPUF1_QCH,D_TZPC_DPUF1_QCH__QCH_EN, D_TZPC_DPUF1_QCH__CLK_REQ, D_TZPC_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_DPUF1_QCH,ECU_DPUF1_QCH__QCH_EN, ECU_DPUF1_QCH__CLK_REQ, ECU_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DPUF0_DPUF1_QCH,SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__QCH_EN, SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__CLK_REQ, SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DPUF1_QCH,SYSREG_DPUF1_QCH__QCH_EN, SYSREG_DPUF1_QCH__CLK_REQ, SYSREG_DPUF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_DSP_QCH,IP_DSP_QCH__QCH_EN, IP_DSP_QCH__CLK_REQ, IP_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH,LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH,LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH,LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_DNC_DSP_QCH,LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__QCH_EN, LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__CLK_REQ, LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_DSP_DNC_QCH,LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__QCH_EN, LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__CLK_REQ, LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_DRAM_DSP_DNC_QCH,LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__QCH_EN, LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__CLK_REQ, LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_DSP_NOCD_QCH,RSTnSYNC_CLK_DSP_NOCD_QCH__QCH_EN, RSTnSYNC_CLK_DSP_NOCD_QCH__CLK_REQ, RSTnSYNC_CLK_DSP_NOCD_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_DSP_NOCD_QCH,RSTnSYNC_SR_CLK_DSP_NOCD_QCH__QCH_EN, RSTnSYNC_SR_CLK_DSP_NOCD_QCH__CLK_REQ, RSTnSYNC_SR_CLK_DSP_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DSP_QCH,CMU_DSP_QCH__QCH_EN, CMU_DSP_QCH__CLK_REQ, CMU_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_DSP_QCH,D_TZPC_DSP_QCH__QCH_EN, D_TZPC_DSP_QCH__CLK_REQ, D_TZPC_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_DSP_QCH,ECU_DSP_QCH__QCH_EN, ECU_DSP_QCH__CLK_REQ, ECU_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PMU_DSP_QCH,PMU_DSP_QCH__QCH_EN, PMU_DSP_QCH__CLK_REQ, PMU_DSP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_DSP_NOCP_QCH,RSTnSYNC_CLK_DSP_NOCP_QCH__QCH_EN, RSTnSYNC_CLK_DSP_NOCP_QCH__CLK_REQ, RSTnSYNC_CLK_DSP_NOCP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_DSP_NOCP_QCH,RSTnSYNC_SR_CLK_DSP_NOCP_QCH__QCH_EN, RSTnSYNC_SR_CLK_DSP_NOCP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_DSP_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DNC_DSP_QCH,SLH_AXI_MI_LP_DNC_DSP_QCH__QCH_EN, SLH_AXI_MI_LP_DNC_DSP_QCH__CLK_REQ, SLH_AXI_MI_LP_DNC_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_DSP_QCH,SYSREG_DSP_QCH__QCH_EN, SYSREG_DSP_QCH__CLK_REQ, SYSREG_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_ATCLK,CLUSTER0_QCH_ATCLK__QCH_EN, CLUSTER0_QCH_ATCLK__CLK_REQ, CLUSTER0_QCH_ATCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_GIC,CLUSTER0_QCH_GIC__QCH_EN, CLUSTER0_QCH_GIC__CLK_REQ, CLUSTER0_QCH_GIC__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_PCLK,CLUSTER0_QCH_PCLK__QCH_EN, CLUSTER0_QCH_PCLK__CLK_REQ, CLUSTER0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_PDBGCLK,CLUSTER0_QCH_PDBGCLK__QCH_EN, CLUSTER0_QCH_PDBGCLK__CLK_REQ, CLUSTER0_QCH_PDBGCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_PERIPHCLK,CLUSTER0_QCH_PERIPHCLK__QCH_EN, CLUSTER0_QCH_PERIPHCLK__CLK_REQ, CLUSTER0_QCH_PERIPHCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_SCLK,CLUSTER0_QCH_SCLK__QCH_EN, CLUSTER0_QCH_SCLK__CLK_REQ, CLUSTER0_QCH_SCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(CLUSTER0_QCH_PPUCLK,CLUSTER0_QCH_PPUCLK__QCH_EN, CLUSTER0_QCH_PPUCLK__CLK_REQ, CLUSTER0_QCH_PPUCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH,LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__QCH_EN, LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__CLK_REQ, LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH,LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__QCH_EN, LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__CLK_REQ, LH_AST_MI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH,LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__QCH_EN, LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__CLK_REQ, LH_AST_SI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_DSU_QCH,CMU_DSU_QCH__QCH_EN, CMU_DSU_QCH__CLK_REQ, CMU_DSU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ADM_APB_G_CLUSTER0_QCH,ADM_APB_G_CLUSTER0_QCH__QCH_EN, ADM_APB_G_CLUSTER0_QCH__CLK_REQ, ADM_APB_G_CLUSTER0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_UTILITY_CPUCL0_QCH,LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__QCH_EN, LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__CLK_REQ, LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH,SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__QCH_EN, SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__CLK_REQ, SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH,LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH__QCH_EN, LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH__CLK_REQ, LH_CHI_SI_D0_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH,LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH__QCH_EN, LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH__CLK_REQ, LH_CHI_SI_D1_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH,SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH__QCH_EN, SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH__CLK_REQ, SLH_AXI_SI_P_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASB_G3D_QCH_LH0,ASB_G3D_QCH_LH0__QCH_EN, ASB_G3D_QCH_LH0__CLK_REQ, ASB_G3D_QCH_LH0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASB_G3D_QCH_LH1,ASB_G3D_QCH_LH1__QCH_EN, ASB_G3D_QCH_LH1__CLK_REQ, ASB_G3D_QCH_LH1__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASB_G3D_QCH_LH2,ASB_G3D_QCH_LH2__QCH_EN, ASB_G3D_QCH_LH2__CLK_REQ, ASB_G3D_QCH_LH2__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASB_G3D_QCH_LH3,ASB_G3D_QCH_LH3__QCH_EN, ASB_G3D_QCH_LH3__CLK_REQ, ASB_G3D_QCH_LH3__IGNORE_FORCE_PM_EN),
        CLK_QCH(ASB_G3D_QCH_LH_P,ASB_G3D_QCH_LH_P__QCH_EN, ASB_G3D_QCH_LH_P__CLK_REQ, ASB_G3D_QCH_LH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_G3D_ATB_QCH,DDC_G3D_ATB_QCH__QCH_EN, DDC_G3D_ATB_QCH__CLK_REQ, DDC_G3D_ATB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DDC_QCH_GCPM_G3D,DDC_QCH_GCPM_G3D__QCH_EN, DDC_QCH_GCPM_G3D__CLK_REQ, DDC_QCH_GCPM_G3D__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_T_DDCG3D_QCH,LH_ATB_SI_T_DDCG3D_QCH__QCH_EN, LH_ATB_SI_T_DDCG3D_QCH__CLK_REQ, LH_ATB_SI_T_DDCG3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BUSIF_DDC_G3D_QCH,BUSIF_DDC_G3D_QCH__QCH_EN, BUSIF_DDC_G3D_QCH__CLK_REQ, BUSIF_DDC_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_G3DCORE_QCH,CMU_G3DCORE_QCH__QCH_EN, CMU_G3DCORE_QCH__CLK_REQ, CMU_G3DCORE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_G3D_QCH_PCLK,HTU_G3D_QCH_PCLK__QCH_EN, HTU_G3D_QCH_PCLK__CLK_REQ, HTU_G3D_QCH_PCLK__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_G3DCORE_NOCP_QCH,RSTnSYNC_CLK_G3DCORE_NOCP_QCH__QCH_EN, RSTnSYNC_CLK_G3DCORE_NOCP_QCH__CLK_REQ, RSTnSYNC_CLK_G3DCORE_NOCP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_G3DCORE_NOCP_QCH,RSTnSYNC_SR_CLK_G3DCORE_NOCP_QCH__QCH_EN, RSTnSYNC_SR_CLK_G3DCORE_NOCP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_G3DCORE_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P1_G3D_QCH,SLH_AXI_MI_P1_G3D_QCH__QCH_EN, SLH_AXI_MI_P1_G3D_QCH__CLK_REQ, SLH_AXI_MI_P1_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(STR_MUX_G3D_QCH_PCLK,STR_MUX_G3D_QCH_PCLK__QCH_EN, STR_MUX_G3D_QCH_PCLK__CLK_REQ, STR_MUX_G3D_QCH_PCLK__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_G3DCORE_OSCCLK_QCH,RSTnSYNC_CLK_G3DCORE_OSCCLK_QCH__QCH_EN, RSTnSYNC_CLK_G3DCORE_OSCCLK_QCH__CLK_REQ, RSTnSYNC_CLK_G3DCORE_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_G3DCORE_OSCCLK_QCH,RSTnSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__QCH_EN, RSTnSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__CLK_REQ, RSTnSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ADD_APBIF_G3D_QCH,ADD_APBIF_G3D_QCH__QCH_EN, ADD_APBIF_G3D_QCH__CLK_REQ, ADD_APBIF_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_G3D_QCH_CLK,HTU_G3D_QCH_CLK__QCH_EN, HTU_G3D_QCH_CLK__CLK_REQ, HTU_G3D_QCH_CLK__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_G3DCORE_POWERIP_QCH,RSTnSYNC_CLK_G3DCORE_POWERIP_QCH__QCH_EN, RSTnSYNC_CLK_G3DCORE_POWERIP_QCH__CLK_REQ, RSTnSYNC_CLK_G3DCORE_POWERIP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_G3DCORE_POWERIP_QCH,RSTnSYNC_SR_CLK_G3DCORE_POWERIP_QCH__QCH_EN, RSTnSYNC_SR_CLK_G3DCORE_POWERIP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_G3DCORE_POWERIP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(STR_MUX_G3D_QCH_CORE,STR_MUX_G3D_QCH_CORE__QCH_EN, STR_MUX_G3D_QCH_CORE__CLK_REQ, STR_MUX_G3D_QCH_CORE__IGNORE_FORCE_PM_EN),
        CLK_QCH(BG3D_PWRCTL_QCH,BG3D_PWRCTL_QCH__QCH_EN, BG3D_PWRCTL_QCH__CLK_REQ, BG3D_PWRCTL_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CFM_G3D_QCH,CFM_G3D_QCH__QCH_EN, CFM_G3D_QCH__CLK_REQ, CFM_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_G3D_QCH,CMU_G3D_QCH__QCH_EN, CMU_G3D_QCH__CLK_REQ, CMU_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_G3D_QCH,D_TZPC_G3D_QCH__QCH_EN, D_TZPC_G3D_QCH__CLK_REQ, D_TZPC_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_G3D_QCH,ECU_G3D_QCH__QCH_EN, ECU_G3D_QCH__CLK_REQ, ECU_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_G3D_QCH,LH_AXI_SI_IP_G3D_QCH__QCH_EN, LH_AXI_SI_IP_G3D_QCH__CLK_REQ, LH_AXI_SI_IP_G3D_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_G3D_NOCP_QCH,RSTnSYNC_CLK_G3D_NOCP_QCH__QCH_EN, RSTnSYNC_CLK_G3D_NOCP_QCH__CLK_REQ, RSTnSYNC_CLK_G3D_NOCP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_G3D_NOCP_QCH,RSTnSYNC_SR_CLK_G3D_NOCP_QCH__QCH_EN, RSTnSYNC_SR_CLK_G3D_NOCP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_G3D_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P0_G3D_QCH,SLH_AXI_MI_P0_G3D_QCH__QCH_EN, SLH_AXI_MI_P0_G3D_QCH__CLK_REQ, SLH_AXI_MI_P0_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_G3D_QCH,SYSREG_G3D_QCH__QCH_EN, SYSREG_G3D_QCH__CLK_REQ, SYSREG_G3D_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_G3D_OSCCLK_QCH,RSTnSYNC_CLK_G3D_OSCCLK_QCH__QCH_EN, RSTnSYNC_CLK_G3D_OSCCLK_QCH__CLK_REQ, RSTnSYNC_CLK_G3D_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_G3D_OSCCLK_QCH,RSTnSYNC_SR_CLK_G3D_OSCCLK_QCH__QCH_EN, RSTnSYNC_SR_CLK_G3D_OSCCLK_QCH__CLK_REQ, RSTnSYNC_SR_CLK_G3D_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH,LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__QCH_EN, LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__CLK_REQ, LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH,LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__QCH_EN, LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__CLK_REQ, LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH,LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__QCH_EN, LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__CLK_REQ, LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_GNPU_NOCD_QCH,RSTnSYNC_SR_CLK_GNPU_NOCD_QCH__QCH_EN, RSTnSYNC_SR_CLK_GNPU_NOCD_QCH__CLK_REQ, RSTnSYNC_SR_CLK_GNPU_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_GNPU_QCH,CMU_GNPU_QCH__QCH_EN, CMU_GNPU_QCH__CLK_REQ, CMU_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_GNPU_QCH,D_TZPC_GNPU_QCH__QCH_EN, D_TZPC_GNPU_QCH__CLK_REQ, D_TZPC_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_GNPU_QCH,ECU_GNPU_QCH__QCH_EN, ECU_GNPU_QCH__CLK_REQ, ECU_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_GNPU_QCH_PCLK,HTU_GNPU_QCH_PCLK__QCH_EN, HTU_GNPU_QCH_PCLK__CLK_REQ, HTU_GNPU_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(PMU_GNPU_QCH,PMU_GNPU_QCH__QCH_EN, PMU_GNPU_QCH__CLK_REQ, PMU_GNPU_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_GNPU_NOCP_QCH,RSTnSYNC_CLK_GNPU_NOCP_QCH__QCH_EN, RSTnSYNC_CLK_GNPU_NOCP_QCH__CLK_REQ, RSTnSYNC_CLK_GNPU_NOCP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_GNPU_NOCP_QCH,RSTnSYNC_SR_CLK_GNPU_NOCP_QCH__QCH_EN, RSTnSYNC_SR_CLK_GNPU_NOCP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_GNPU_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DNC_GNPU_QCH,SLH_AXI_MI_LP_DNC_GNPU_QCH__QCH_EN, SLH_AXI_MI_LP_DNC_GNPU_QCH__CLK_REQ, SLH_AXI_MI_LP_DNC_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_GNPU_QCH,SYSREG_GNPU_QCH__QCH_EN, SYSREG_GNPU_QCH__CLK_REQ, SYSREG_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_GNPU_QCH_CLK,HTU_GNPU_QCH_CLK__QCH_EN, HTU_GNPU_QCH_CLK__CLK_REQ, HTU_GNPU_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_NPUCORE_QCH_CORE,IP_NPUCORE_QCH_CORE__QCH_EN, IP_NPUCORE_QCH_CORE__CLK_REQ, IP_NPUCORE_QCH_CORE__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP8_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP9_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP8_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH,LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP9_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ8_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ9_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ8_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ9_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH,LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__QCH_EN, LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__CLK_REQ, LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH,LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__QCH_EN, LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__CLK_REQ, LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH,LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__QCH_EN, LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__CLK_REQ, LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_GNPU_NOCD_QCH,RSTnSYNC_SR_CLK_GNPU_NOCD_QCH__QCH_EN, RSTnSYNC_SR_CLK_GNPU_NOCD_QCH__CLK_REQ, RSTnSYNC_SR_CLK_GNPU_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_GNPU_QCH,CMU_GNPU_QCH__QCH_EN, CMU_GNPU_QCH__CLK_REQ, CMU_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_GNPU_QCH,D_TZPC_GNPU_QCH__QCH_EN, D_TZPC_GNPU_QCH__CLK_REQ, D_TZPC_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_GNPU_QCH,ECU_GNPU_QCH__QCH_EN, ECU_GNPU_QCH__CLK_REQ, ECU_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_GNPU_QCH_PCLK,HTU_GNPU_QCH_PCLK__QCH_EN, HTU_GNPU_QCH_PCLK__CLK_REQ, HTU_GNPU_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(PMU_GNPU_QCH,PMU_GNPU_QCH__QCH_EN, PMU_GNPU_QCH__CLK_REQ, PMU_GNPU_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_GNPU_NOCP_QCH,RSTnSYNC_CLK_GNPU_NOCP_QCH__QCH_EN, RSTnSYNC_CLK_GNPU_NOCP_QCH__CLK_REQ, RSTnSYNC_CLK_GNPU_NOCP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_GNPU_NOCP_QCH,RSTnSYNC_SR_CLK_GNPU_NOCP_QCH__QCH_EN, RSTnSYNC_SR_CLK_GNPU_NOCP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_GNPU_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DNC_GNPU_QCH,SLH_AXI_MI_LP_DNC_GNPU_QCH__QCH_EN, SLH_AXI_MI_LP_DNC_GNPU_QCH__CLK_REQ, SLH_AXI_MI_LP_DNC_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_GNPU_QCH,SYSREG_GNPU_QCH__QCH_EN, SYSREG_GNPU_QCH__CLK_REQ, SYSREG_GNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(HTU_GNPU_QCH_CLK,HTU_GNPU_QCH_CLK__QCH_EN, HTU_GNPU_QCH_CLK__CLK_REQ, HTU_GNPU_QCH_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_NPUCORE_QCH_CORE,IP_NPUCORE_QCH_CORE__QCH_EN, IP_NPUCORE_QCH_CORE__CLK_REQ, IP_NPUCORE_QCH_CORE__IGNORE_FORCE_PM_EN),
        CLK_QCH(DP_LINK_QCH_GTC_CLK,DP_LINK_QCH_GTC_CLK__QCH_EN, DP_LINK_QCH_GTC_CLK__CLK_REQ, DP_LINK_QCH_GTC_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DP_LINK_QCH_OSC_CLK,DP_LINK_QCH_OSC_CLK__QCH_EN, DP_LINK_QCH_OSC_CLK__CLK_REQ, DP_LINK_QCH_OSC_CLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DP_LINK_QCH_PCLK,DP_LINK_QCH_PCLK__QCH_EN, DP_LINK_QCH_PCLK__CLK_REQ, DP_LINK_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB32DRD_QCH_S_EUSBPHY,USB32DRD_QCH_S_EUSBPHY__QCH_EN, USB32DRD_QCH_S_EUSBPHY__CLK_REQ, USB32DRD_QCH_S_EUSBPHY__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_HSI0_QCH,CMU_HSI0_QCH__QCH_EN, CMU_HSI0_QCH__CLK_REQ, CMU_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_HSI0_QCH,D_TZPC_HSI0_QCH__QCH_EN, D_TZPC_HSI0_QCH__CLK_REQ, D_TZPC_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_HSI0_QCH,ECU_HSI0_QCH__QCH_EN, ECU_HSI0_QCH__CLK_REQ, ECU_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_HSI0_BUS1_QCH,PPMU_HSI0_BUS1_QCH__QCH_EN, PPMU_HSI0_BUS1_QCH__CLK_REQ, PPMU_HSI0_BUS1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_HSI0_QCH,S2MPU_S0_HSI0_QCH__QCH_EN, S2MPU_S0_HSI0_QCH__CLK_REQ, S2MPU_S0_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_HSI0_QCH,S2MPU_S0_PMMU0_HSI0_QCH__QCH_EN, S2MPU_S0_PMMU0_HSI0_QCH__CLK_REQ, S2MPU_S0_PMMU0_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_ACEL_SI_D_HSI0_QCH,SLH_ACEL_SI_D_HSI0_QCH__QCH_EN, SLH_ACEL_SI_D_HSI0_QCH__CLK_REQ, SLH_ACEL_SI_D_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_HSI0_QCH,SLH_AST_SI_G_PPMU_HSI0_QCH__QCH_EN, SLH_AST_SI_G_PPMU_HSI0_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_HSI0_QCH,SLH_AXI_MI_P_HSI0_QCH__QCH_EN, SLH_AXI_MI_P_HSI0_QCH__CLK_REQ, SLH_AXI_MI_P_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_HSI0_QCH,SPC_HSI0_QCH__QCH_EN, SPC_HSI0_QCH__CLK_REQ, SPC_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_HSI0_QCH,SYSREG_HSI0_QCH__QCH_EN, SYSREG_HSI0_QCH__CLK_REQ, SYSREG_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB32DRD_QCH_S_CTRL,USB32DRD_QCH_S_CTRL__QCH_EN, USB32DRD_QCH_S_CTRL__CLK_REQ, USB32DRD_QCH_S_CTRL__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB32DRD_QCH_S_EUSBCTL,USB32DRD_QCH_S_EUSBCTL__QCH_EN, USB32DRD_QCH_S_EUSBCTL__CLK_REQ, USB32DRD_QCH_S_EUSBCTL__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB32DRD_QCH_S_LINK,USB32DRD_QCH_S_LINK__QCH_EN, USB32DRD_QCH_S_LINK__CLK_REQ, USB32DRD_QCH_S_LINK__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB32DRD_QCH_S_SUBCTRL,USB32DRD_QCH_S_SUBCTRL__QCH_EN, USB32DRD_QCH_S_SUBCTRL__CLK_REQ, USB32DRD_QCH_S_SUBCTRL__IGNORE_FORCE_PM_EN),
        CLK_QCH(USB32DRD_QCH_S_TCA,USB32DRD_QCH_S_TCA__QCH_EN, USB32DRD_QCH_S_TCA__CLK_REQ, USB32DRD_QCH_S_TCA__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_HSI0_QCH,VGEN_LITE_HSI0_QCH__QCH_EN, VGEN_LITE_HSI0_QCH__CLK_REQ, VGEN_LITE_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_HSI1_QCH,CMU_HSI1_QCH__QCH_EN, CMU_HSI1_QCH__CLK_REQ, CMU_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_HSI1_QCH,D_TZPC_HSI1_QCH__QCH_EN, D_TZPC_HSI1_QCH__CLK_REQ, D_TZPC_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_HSI1_QCH,ECU_HSI1_QCH__QCH_EN, ECU_HSI1_QCH__CLK_REQ, ECU_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_HSI1_QCH,GPIO_HSI1_QCH__QCH_EN, GPIO_HSI1_QCH__CLK_REQ, GPIO_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D_HSI1_QCH,LH_ACEL_SI_D_HSI1_QCH__QCH_EN, LH_ACEL_SI_D_HSI1_QCH__CLK_REQ, LH_ACEL_SI_D_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH,LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__QCH_EN, LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__CLK_REQ, LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH,LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__QCH_EN, LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__CLK_REQ, LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_HSI1_QCH,PPMU_HSI1_QCH__QCH_EN, PPMU_HSI1_QCH__CLK_REQ, PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_HSI1_QCH,SLH_AST_SI_G_PPMU_HSI1_QCH__QCH_EN, SLH_AST_SI_G_PPMU_HSI1_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_HSI1_QCH,SLH_AXI_MI_P_HSI1_QCH__QCH_EN, SLH_AXI_MI_P_HSI1_QCH__CLK_REQ, SLH_AXI_MI_P_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_HSI1_QCH_S0,SYSMMU_S0_HSI1_QCH_S0__QCH_EN, SYSMMU_S0_HSI1_QCH_S0__CLK_REQ, SYSMMU_S0_HSI1_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_HSI1_QCH_S0,SYSMMU_S0_PMMU0_HSI1_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_HSI1_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_HSI1_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_HSI1_QCH,SYSREG_HSI1_QCH__QCH_EN, SYSREG_HSI1_QCH__CLK_REQ, SYSREG_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH,LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__QCH_EN, LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__CLK_REQ, LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH,LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__QCH_EN, LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__CLK_REQ, LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_GEN4_2L_0_QCH_APB,PCIE_GEN4_2L_0_QCH_APB__QCH_EN, PCIE_GEN4_2L_0_QCH_APB__CLK_REQ, PCIE_GEN4_2L_0_QCH_APB__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_GEN4_2L_0_QCH_AXI,PCIE_GEN4_2L_0_QCH_AXI__QCH_EN, PCIE_GEN4_2L_0_QCH_AXI__CLK_REQ, PCIE_GEN4_2L_0_QCH_AXI__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_GEN4_2L_0_QCH_DBI,PCIE_GEN4_2L_0_QCH_DBI__QCH_EN, PCIE_GEN4_2L_0_QCH_DBI__CLK_REQ, PCIE_GEN4_2L_0_QCH_DBI__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_IA__DEBUG_0_QCH,PCIE_IA__DEBUG_0_QCH__QCH_EN, PCIE_IA__DEBUG_0_QCH__CLK_REQ, PCIE_IA__DEBUG_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_IA__DEBUG_1_QCH,PCIE_IA__DEBUG_1_QCH__QCH_EN, PCIE_IA__DEBUG_1_QCH__CLK_REQ, PCIE_IA__DEBUG_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PCIE_IA__DEBUG_2_QCH,PCIE_IA__DEBUG_2_QCH__QCH_EN, PCIE_IA__DEBUG_2_QCH__CLK_REQ, PCIE_IA__DEBUG_2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_HSI1_QCH,VGEN_LITE_HSI1_QCH__QCH_EN, VGEN_LITE_HSI1_QCH__CLK_REQ, VGEN_LITE_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_CPU0,ICPU_QCH_CPU0__QCH_EN, ICPU_QCH_CPU0__CLK_REQ, ICPU_QCH_CPU0__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_CPU_SI,ICPU_QCH_CPU_SI__QCH_EN, ICPU_QCH_CPU_SI__CLK_REQ, ICPU_QCH_CPU_SI__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_L2,ICPU_QCH_L2__QCH_EN, ICPU_QCH_L2__CLK_REQ, ICPU_QCH_L2__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_NEON,ICPU_QCH_NEON__QCH_EN, ICPU_QCH_NEON__CLK_REQ, ICPU_QCH_NEON__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_ICPU_CORE_QCH,RSTnSYNC_CLK_ICPU_CORE_QCH__QCH_EN, RSTnSYNC_CLK_ICPU_CORE_QCH__CLK_REQ, RSTnSYNC_CLK_ICPU_CORE_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_ICPU_CPUPO_QCH,RSTnSYNC_CLK_ICPU_CPUPO_QCH__QCH_EN, RSTnSYNC_CLK_ICPU_CPUPO_QCH__CLK_REQ, RSTnSYNC_CLK_ICPU_CPUPO_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_ICPU_CPU_DBG_QCH,RSTnSYNC_CLK_ICPU_CPU_DBG_QCH__QCH_EN, RSTnSYNC_CLK_ICPU_CPU_DBG_QCH__CLK_REQ, RSTnSYNC_CLK_ICPU_CPU_DBG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_PERI,ICPU_QCH_PERI__QCH_EN, ICPU_QCH_PERI__CLK_REQ, ICPU_QCH_PERI__IGNORE_FORCE_PM_EN),
        CLK_QCH(ICPU_QCH_PERI_MI,ICPU_QCH_PERI_MI__QCH_EN, ICPU_QCH_PERI_MI__CLK_REQ, ICPU_QCH_PERI_MI__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_ICPU_QCH,LH_AXI_MI_IP_ICPU_QCH__QCH_EN, LH_AXI_MI_IP_ICPU_QCH__CLK_REQ, LH_AXI_MI_IP_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_ICPU_QCH,LH_AXI_SI_ID_ICPU_QCH__QCH_EN, LH_AXI_SI_ID_ICPU_QCH__CLK_REQ, LH_AXI_SI_ID_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_ICPU_QCH,CMU_ICPU_QCH__QCH_EN, CMU_ICPU_QCH__CLK_REQ, CMU_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_ICPU_QCH,D_TZPC_ICPU_QCH__QCH_EN, D_TZPC_ICPU_QCH__CLK_REQ, D_TZPC_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D_ICPU_QCH,LH_ACEL_SI_D_ICPU_QCH__QCH_EN, LH_ACEL_SI_D_ICPU_QCH__CLK_REQ, LH_ACEL_SI_D_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_ICPU_QCH,LH_AXI_MI_ID_ICPU_QCH__QCH_EN, LH_AXI_MI_ID_ICPU_QCH__CLK_REQ, LH_AXI_MI_ID_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_ICPU_QCH,LH_AXI_SI_IP_ICPU_QCH__QCH_EN, LH_AXI_SI_IP_ICPU_QCH__CLK_REQ, LH_AXI_SI_IP_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_ICPU_QCH,PPMU_D_ICPU_QCH__QCH_EN, PPMU_D_ICPU_QCH__CLK_REQ, PPMU_D_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_ICPU_QCH,SLH_AST_SI_G_PPMU_ICPU_QCH__QCH_EN, SLH_AST_SI_G_PPMU_ICPU_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_ICPU_QCH,SLH_AXI_MI_P_ICPU_QCH__QCH_EN, SLH_AXI_MI_P_ICPU_QCH__CLK_REQ, SLH_AXI_MI_P_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_ICPU_QCH_S0,SYSMMU_S0_ICPU_QCH_S0__QCH_EN, SYSMMU_S0_ICPU_QCH_S0__CLK_REQ, SYSMMU_S0_ICPU_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_ICPU_QCH_S0,SYSMMU_S0_PMMU0_ICPU_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_ICPU_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_ICPU_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_ICPU_QCH,SYSREG_ICPU_QCH__QCH_EN, SYSREG_ICPU_QCH__CLK_REQ, SYSREG_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_ICPU_QCH,VGEN_LITE_ICPU_QCH__QCH_EN, VGEN_LITE_ICPU_QCH__CLK_REQ, VGEN_LITE_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GDC_M_QCH,GDC_M_QCH__QCH_EN, GDC_M_QCH__CLK_REQ, GDC_M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GDC_M_QCH_C2_M,GDC_M_QCH_C2_M__QCH_EN, GDC_M_QCH_C2_M__CLK_REQ, GDC_M_QCH_C2_M__IGNORE_FORCE_PM_EN),
        CLK_QCH(GDC_M_QCH_C2_S,GDC_M_QCH_C2_S__QCH_EN, GDC_M_QCH_C2_S__CLK_REQ, GDC_M_QCH_C2_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(GDC_O_QCH,GDC_O_QCH__QCH_EN, GDC_O_QCH__CLK_REQ, GDC_O_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GDC_O_QCH_C2_M,GDC_O_QCH_C2_M__QCH_EN, GDC_O_QCH_C2_M__CLK_REQ, GDC_O_QCH_C2_M__IGNORE_FORCE_PM_EN),
        CLK_QCH(GDC_O_QCH_C2_S,GDC_O_QCH_C2_S__QCH_EN, GDC_O_QCH_C2_S__CLK_REQ, GDC_O_QCH_C2_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D0_LME_QCH,LH_ACEL_SI_D0_LME_QCH__QCH_EN, LH_ACEL_SI_D0_LME_QCH__CLK_REQ, LH_ACEL_SI_D0_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D1_LME_QCH,LH_ACEL_SI_D1_LME_QCH__QCH_EN, LH_ACEL_SI_D1_LME_QCH__CLK_REQ, LH_ACEL_SI_D1_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_LME_MFC_QCH,LH_AST_SI_OTF0_LME_MFC_QCH__QCH_EN, LH_AST_SI_OTF0_LME_MFC_QCH__CLK_REQ, LH_AST_SI_OTF0_LME_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_LME_MFC_QCH,LH_AST_SI_OTF1_LME_MFC_QCH__QCH_EN, LH_AST_SI_OTF1_LME_MFC_QCH__CLK_REQ, LH_AST_SI_OTF1_LME_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D2_LME_QCH,LH_AXI_SI_D2_LME_QCH__QCH_EN, LH_AXI_SI_D2_LME_QCH__CLK_REQ, LH_AXI_SI_D2_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LME_QCH_0,LME_QCH_0__QCH_EN, LME_QCH_0__CLK_REQ, LME_QCH_0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_LME_QCH,SIU_G_PPMU_LME_QCH__QCH_EN, SIU_G_PPMU_LME_QCH__CLK_REQ, SIU_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_LME_QCH,SLH_AST_SI_G_PPMU_LME_QCH__QCH_EN, SLH_AST_SI_G_PPMU_LME_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_LME_QCH_S0,SYSMMU_S0_LME_QCH_S0__QCH_EN, SYSMMU_S0_LME_QCH_S0__CLK_REQ, SYSMMU_S0_LME_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_LME_QCH_S0,SYSMMU_S0_PMMU0_LME_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_LME_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_LME_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_LME_QCH_S0,SYSMMU_S0_PMMU1_LME_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_LME_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_LME_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU2_LME_QCH_S0,SYSMMU_S0_PMMU2_LME_QCH_S0__QCH_EN, SYSMMU_S0_PMMU2_LME_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU2_LME_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_LME0_QCH,VGEN_LITE_LME0_QCH__QCH_EN, VGEN_LITE_LME0_QCH__CLK_REQ, VGEN_LITE_LME0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_LME1_QCH,VGEN_LITE_LME1_QCH__QCH_EN, VGEN_LITE_LME1_QCH__CLK_REQ, VGEN_LITE_LME1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_LME2_QCH,VGEN_LITE_LME2_QCH__QCH_EN, VGEN_LITE_LME2_QCH__CLK_REQ, VGEN_LITE_LME2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_LME_QCH,CMU_LME_QCH__QCH_EN, CMU_LME_QCH__CLK_REQ, CMU_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_LME_QCH,D_TZPC_LME_QCH__QCH_EN, D_TZPC_LME_QCH__CLK_REQ, D_TZPC_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_LME_QCH,PPMU_D0_LME_QCH__QCH_EN, PPMU_D0_LME_QCH__CLK_REQ, PPMU_D0_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_LME_QCH,PPMU_D1_LME_QCH__QCH_EN, PPMU_D1_LME_QCH__CLK_REQ, PPMU_D1_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_LME_QCH,PPMU_D2_LME_QCH__QCH_EN, PPMU_D2_LME_QCH__CLK_REQ, PPMU_D2_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_LME_QCH,SLH_AXI_MI_P_LME_QCH__QCH_EN, SLH_AXI_MI_P_LME_QCH__CLK_REQ, SLH_AXI_MI_P_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_LME_QCH,SYSREG_LME_QCH__QCH_EN, SYSREG_LME_QCH__CLK_REQ, SYSREG_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(JPEG0_QCH,JPEG0_QCH__QCH_EN, JPEG0_QCH__CLK_REQ, JPEG0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(JPEG1_QCH,JPEG1_QCH__QCH_EN, JPEG1_QCH__CLK_REQ, JPEG1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_JPEG0_M2M_QCH,LH_AXI_SI_ID_JPEG0_M2M_QCH__QCH_EN, LH_AXI_SI_ID_JPEG0_M2M_QCH__CLK_REQ, LH_AXI_SI_ID_JPEG0_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_JPEG1_M2M_QCH,LH_AXI_SI_ID_JPEG1_M2M_QCH__QCH_EN, LH_AXI_SI_ID_JPEG1_M2M_QCH__CLK_REQ, LH_AXI_SI_ID_JPEG1_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(FRC_MC_QCH,FRC_MC_QCH__QCH_EN, FRC_MC_QCH__CLK_REQ, FRC_MC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(JSQZ_QCH,JSQZ_QCH__QCH_EN, JSQZ_QCH__CLK_REQ, JSQZ_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_FRCMC_M2M_QCH,LH_AXI_SI_ID_FRCMC_M2M_QCH__QCH_EN, LH_AXI_SI_ID_FRCMC_M2M_QCH__CLK_REQ, LH_AXI_SI_ID_FRCMC_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_JSQZ_M2M_QCH,LH_AXI_SI_ID_JSQZ_M2M_QCH__QCH_EN, LH_AXI_SI_ID_JSQZ_M2M_QCH__CLK_REQ, LH_AXI_SI_ID_JSQZ_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D_M2M_QCH,LH_ACEL_SI_D_M2M_QCH__QCH_EN, LH_ACEL_SI_D_M2M_QCH__CLK_REQ, LH_ACEL_SI_D_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_FRCMC_M2M_QCH,LH_AXI_MI_ID_FRCMC_M2M_QCH__QCH_EN, LH_AXI_MI_ID_FRCMC_M2M_QCH__CLK_REQ, LH_AXI_MI_ID_FRCMC_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_JPEG0_M2M_QCH,LH_AXI_MI_ID_JPEG0_M2M_QCH__QCH_EN, LH_AXI_MI_ID_JPEG0_M2M_QCH__CLK_REQ, LH_AXI_MI_ID_JPEG0_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_JPEG1_M2M_QCH,LH_AXI_MI_ID_JPEG1_M2M_QCH__QCH_EN, LH_AXI_MI_ID_JPEG1_M2M_QCH__CLK_REQ, LH_AXI_MI_ID_JPEG1_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_JSQZ_M2M_QCH,LH_AXI_MI_ID_JSQZ_M2M_QCH__QCH_EN, LH_AXI_MI_ID_JSQZ_M2M_QCH__CLK_REQ, LH_AXI_MI_ID_JSQZ_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(M2M_QCH,M2M_QCH__QCH_EN, M2M_QCH__CLK_REQ, M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(M2M_QCH_VOTF,M2M_QCH_VOTF__QCH_EN, M2M_QCH_VOTF__CLK_REQ, M2M_QCH_VOTF__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_M2M_QCH,SLH_AST_SI_G_PPMU_M2M_QCH__QCH_EN, SLH_AST_SI_G_PPMU_M2M_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_M2M_QCH_S0,SYSMMU_S0_M2M_QCH_S0__QCH_EN, SYSMMU_S0_M2M_QCH_S0__CLK_REQ, SYSMMU_S0_M2M_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_M2M_QCH_S0,SYSMMU_S0_PMMU0_M2M_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_M2M_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_M2M_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_M2M_QCH,VGEN_LITE_M2M_QCH__QCH_EN, VGEN_LITE_M2M_QCH__CLK_REQ, VGEN_LITE_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_M2M_QCH,CMU_M2M_QCH__QCH_EN, CMU_M2M_QCH__CLK_REQ, CMU_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_M2M_QCH,D_TZPC_M2M_QCH__QCH_EN, D_TZPC_M2M_QCH__CLK_REQ, D_TZPC_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_M2M_QCH,PPMU_D_M2M_QCH__QCH_EN, PPMU_D_M2M_QCH__CLK_REQ, PPMU_D_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_FRC_MC_QCH,QE_FRC_MC_QCH__QCH_EN, QE_FRC_MC_QCH__CLK_REQ, QE_FRC_MC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_JPEG0_QCH,QE_JPEG0_QCH__QCH_EN, QE_JPEG0_QCH__CLK_REQ, QE_JPEG0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_JPEG1_QCH,QE_JPEG1_QCH__QCH_EN, QE_JPEG1_QCH__CLK_REQ, QE_JPEG1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_JSQZ_QCH,QE_JSQZ_QCH__QCH_EN, QE_JSQZ_QCH__CLK_REQ, QE_JSQZ_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_M2M_QCH,QE_M2M_QCH__QCH_EN, QE_M2M_QCH__CLK_REQ, QE_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_VOTF_QCH,QE_VOTF_QCH__QCH_EN, QE_VOTF_QCH__CLK_REQ, QE_VOTF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_M2M_QCH,SLH_AXI_MI_P_M2M_QCH__QCH_EN, SLH_AXI_MI_P_M2M_QCH__CLK_REQ, SLH_AXI_MI_P_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_M2M_QCH,SYSREG_M2M_QCH__QCH_EN, SYSREG_M2M_QCH__CLK_REQ, SYSREG_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D0_MCFP_QCH,LH_ACEL_SI_D0_MCFP_QCH__QCH_EN, LH_ACEL_SI_D0_MCFP_QCH__CLK_REQ, LH_ACEL_SI_D0_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D3_MCFP_QCH,LH_ACEL_SI_D3_MCFP_QCH__QCH_EN, LH_ACEL_SI_D3_MCFP_QCH__CLK_REQ, LH_ACEL_SI_D3_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D4_MCFP_QCH,LH_ACEL_SI_D4_MCFP_QCH__QCH_EN, LH_ACEL_SI_D4_MCFP_QCH__CLK_REQ, LH_ACEL_SI_D4_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_DLFE_MCFP_QCH,LH_AST_MI_OTF_DLFE_MCFP_QCH__QCH_EN, LH_AST_MI_OTF_DLFE_MCFP_QCH__CLK_REQ, LH_AST_MI_OTF_DLFE_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_DLNE_MCFP_QCH,LH_AST_MI_OTF_DLNE_MCFP_QCH__QCH_EN, LH_AST_MI_OTF_DLNE_MCFP_QCH__CLK_REQ, LH_AST_MI_OTF_DLNE_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_RGBP_MCFP_QCH,LH_AST_MI_OTF_RGBP_MCFP_QCH__QCH_EN, LH_AST_MI_OTF_RGBP_MCFP_QCH__CLK_REQ, LH_AST_MI_OTF_RGBP_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_YUVP_MCFP_QCH,LH_AST_MI_OTF_YUVP_MCFP_QCH__QCH_EN, LH_AST_MI_OTF_YUVP_MCFP_QCH__CLK_REQ, LH_AST_MI_OTF_YUVP_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_MCFP_DLFE_QCH,LH_AST_SI_OTF0_MCFP_DLFE_QCH__QCH_EN, LH_AST_SI_OTF0_MCFP_DLFE_QCH__CLK_REQ, LH_AST_SI_OTF0_MCFP_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_MCFP_DLFE_QCH,LH_AST_SI_OTF1_MCFP_DLFE_QCH__QCH_EN, LH_AST_SI_OTF1_MCFP_DLFE_QCH__CLK_REQ, LH_AST_SI_OTF1_MCFP_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_MCFP_YUVP_QCH,LH_AST_SI_OTF_MCFP_YUVP_QCH__QCH_EN, LH_AST_SI_OTF_MCFP_YUVP_QCH__CLK_REQ, LH_AST_SI_OTF_MCFP_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD0_MCSC_MCFP_QCH,LH_AXI_MI_LD0_MCSC_MCFP_QCH__QCH_EN, LH_AXI_MI_LD0_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_MI_LD0_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD1_MCSC_MCFP_QCH,LH_AXI_MI_LD1_MCSC_MCFP_QCH__QCH_EN, LH_AXI_MI_LD1_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_MI_LD1_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD2_MCSC_MCFP_QCH,LH_AXI_MI_LD2_MCSC_MCFP_QCH__QCH_EN, LH_AXI_MI_LD2_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_MI_LD2_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD3_MCSC_MCFP_QCH,LH_AXI_MI_LD3_MCSC_MCFP_QCH__QCH_EN, LH_AXI_MI_LD3_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_MI_LD3_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD4_MCSC_MCFP_QCH,LH_AXI_MI_LD4_MCSC_MCFP_QCH__QCH_EN, LH_AXI_MI_LD4_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_MI_LD4_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD5_MCSC_MCFP_QCH,LH_AXI_MI_LD5_MCSC_MCFP_QCH__QCH_EN, LH_AXI_MI_LD5_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_MI_LD5_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD6_MCSC_MCFP_QCH,LH_AXI_MI_LD6_MCSC_MCFP_QCH__QCH_EN, LH_AXI_MI_LD6_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_MI_LD6_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD7_MCSC_MCFP_QCH,LH_AXI_MI_LD7_MCSC_MCFP_QCH__QCH_EN, LH_AXI_MI_LD7_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_MI_LD7_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_DLFE_MCFP_QCH,LH_AXI_MI_LD_DLFE_MCFP_QCH__QCH_EN, LH_AXI_MI_LD_DLFE_MCFP_QCH__CLK_REQ, LH_AXI_MI_LD_DLFE_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_MCFP_QCH,LH_AXI_SI_D1_MCFP_QCH__QCH_EN, LH_AXI_SI_D1_MCFP_QCH__CLK_REQ, LH_AXI_SI_D1_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D2_MCFP_QCH,LH_AXI_SI_D2_MCFP_QCH__QCH_EN, LH_AXI_SI_D2_MCFP_QCH__CLK_REQ, LH_AXI_SI_D2_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCFP_QCH,MCFP_QCH__QCH_EN, MCFP_QCH__CLK_REQ, MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_MCFP_QCH,SIU_G_PPMU_MCFP_QCH__QCH_EN, SIU_G_PPMU_MCFP_QCH__CLK_REQ, SIU_G_PPMU_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_MCFP_QCH,SLH_AST_SI_G_PPMU_MCFP_QCH__QCH_EN, SLH_AST_SI_G_PPMU_MCFP_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_MCFP_QCH_S0,SYSMMU_S0_MCFP_QCH_S0__QCH_EN, SYSMMU_S0_MCFP_QCH_S0__CLK_REQ, SYSMMU_S0_MCFP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_MCFP_QCH_S0,SYSMMU_S0_PMMU0_MCFP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_MCFP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_MCFP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_MCFP_QCH_S0,SYSMMU_S0_PMMU1_MCFP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_MCFP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_MCFP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU2_MCFP_QCH_S0,SYSMMU_S0_PMMU2_MCFP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU2_MCFP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU2_MCFP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU3_MCFP_QCH_S0,SYSMMU_S0_PMMU3_MCFP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU3_MCFP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU3_MCFP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU4_MCFP_QCH_S0,SYSMMU_S0_PMMU4_MCFP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU4_MCFP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU4_MCFP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D0_MCFP_QCH,VGEN_LITE_D0_MCFP_QCH__QCH_EN, VGEN_LITE_D0_MCFP_QCH__CLK_REQ, VGEN_LITE_D0_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D1_MCFP_QCH,VGEN_LITE_D1_MCFP_QCH__QCH_EN, VGEN_LITE_D1_MCFP_QCH__CLK_REQ, VGEN_LITE_D1_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MCFP_QCH,CMU_MCFP_QCH__QCH_EN, CMU_MCFP_QCH__CLK_REQ, CMU_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MCFP_QCH,D_TZPC_MCFP_QCH__QCH_EN, D_TZPC_MCFP_QCH__CLK_REQ, D_TZPC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_MCFP_QCH,PPMU_D0_MCFP_QCH__QCH_EN, PPMU_D0_MCFP_QCH__CLK_REQ, PPMU_D0_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_MCFP_QCH,PPMU_D1_MCFP_QCH__QCH_EN, PPMU_D1_MCFP_QCH__CLK_REQ, PPMU_D1_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_MCFP_QCH,PPMU_D2_MCFP_QCH__QCH_EN, PPMU_D2_MCFP_QCH__CLK_REQ, PPMU_D2_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D3_MCFP_QCH,PPMU_D3_MCFP_QCH__QCH_EN, PPMU_D3_MCFP_QCH__CLK_REQ, PPMU_D3_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D4_MCFP_QCH,PPMU_D4_MCFP_QCH__QCH_EN, PPMU_D4_MCFP_QCH__CLK_REQ, PPMU_D4_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MCFP_QCH,SLH_AXI_MI_P_MCFP_QCH__QCH_EN, SLH_AXI_MI_P_MCFP_QCH__CLK_REQ, SLH_AXI_MI_P_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MCFP_QCH,SYSREG_MCFP_QCH__QCH_EN, SYSREG_MCFP_QCH__CLK_REQ, SYSREG_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_IOTF_MCSC_QCH,LH_AST_MI_IOTF_MCSC_QCH__QCH_EN, LH_AST_MI_IOTF_MCSC_QCH__CLK_REQ, LH_AST_MI_IOTF_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD0_MCSC_MCFP_QCH,LH_AXI_SI_LD0_MCSC_MCFP_QCH__QCH_EN, LH_AXI_SI_LD0_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_SI_LD0_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD1_MCSC_MCFP_QCH,LH_AXI_SI_LD1_MCSC_MCFP_QCH__QCH_EN, LH_AXI_SI_LD1_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_SI_LD1_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD2_MCSC_MCFP_QCH,LH_AXI_SI_LD2_MCSC_MCFP_QCH__QCH_EN, LH_AXI_SI_LD2_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_SI_LD2_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD3_MCSC_MCFP_QCH,LH_AXI_SI_LD3_MCSC_MCFP_QCH__QCH_EN, LH_AXI_SI_LD3_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_SI_LD3_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD4_MCSC_MCFP_QCH,LH_AXI_SI_LD4_MCSC_MCFP_QCH__QCH_EN, LH_AXI_SI_LD4_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_SI_LD4_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD5_MCSC_MCFP_QCH,LH_AXI_SI_LD5_MCSC_MCFP_QCH__QCH_EN, LH_AXI_SI_LD5_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_SI_LD5_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD6_MCSC_MCFP_QCH,LH_AXI_SI_LD6_MCSC_MCFP_QCH__QCH_EN, LH_AXI_SI_LD6_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_SI_LD6_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD7_MCSC_MCFP_QCH,LH_AXI_SI_LD7_MCSC_MCFP_QCH__QCH_EN, LH_AXI_SI_LD7_MCSC_MCFP_QCH__CLK_REQ, LH_AXI_SI_LD7_MCSC_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCSC_QCH,MCSC_QCH__QCH_EN, MCSC_QCH__CLK_REQ, MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCSC_QCH_C2R,MCSC_QCH_C2R__QCH_EN, MCSC_QCH_C2R__CLK_REQ, MCSC_QCH_C2R__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCSC_QCH_C2W,MCSC_QCH_C2W__QCH_EN, MCSC_QCH_C2W__CLK_REQ, MCSC_QCH_C2W__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_MCSC_QCH,VGEN_LITE_MCSC_QCH__QCH_EN, VGEN_LITE_MCSC_QCH__CLK_REQ, VGEN_LITE_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MCSC_QCH,CMU_MCSC_QCH__QCH_EN, CMU_MCSC_QCH__CLK_REQ, CMU_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MCSC_QCH,D_TZPC_MCSC_QCH__QCH_EN, D_TZPC_MCSC_QCH__CLK_REQ, D_TZPC_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MCSC_QCH,SLH_AXI_MI_P_MCSC_QCH__QCH_EN, SLH_AXI_MI_P_MCSC_QCH__CLK_REQ, SLH_AXI_MI_P_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MCSC_QCH,SYSREG_MCSC_QCH__QCH_EN, SYSREG_MCSC_QCH__CLK_REQ, SYSREG_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_YUVP_MCSC_QCH,LH_AST_MI_OTF_YUVP_MCSC_QCH__QCH_EN, LH_AST_MI_OTF_YUVP_MCSC_QCH__CLK_REQ, LH_AST_MI_OTF_YUVP_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_IOTF_MCSC_QCH,LH_AST_SI_IOTF_MCSC_QCH__QCH_EN, LH_AST_SI_IOTF_MCSC_QCH__CLK_REQ, LH_AST_SI_IOTF_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_MCSC_YUVP_QCH,LH_AXI_SI_LD_MCSC_YUVP_QCH__QCH_EN, LH_AXI_SI_LD_MCSC_YUVP_QCH__CLK_REQ, LH_AXI_SI_LD_MCSC_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SHRP_QCH,SHRP_QCH__QCH_EN, SHRP_QCH__CLK_REQ, SHRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_SHRP_QCH,VGEN_LITE_SHRP_QCH__QCH_EN, VGEN_LITE_SHRP_QCH__CLK_REQ, VGEN_LITE_SHRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_LME_MFC_QCH,LH_AST_MI_OTF0_LME_MFC_QCH__QCH_EN, LH_AST_MI_OTF0_LME_MFC_QCH__CLK_REQ, LH_AST_MI_OTF0_LME_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_MFD_MFC_QCH,LH_AST_MI_OTF0_MFD_MFC_QCH__QCH_EN, LH_AST_MI_OTF0_MFD_MFC_QCH__CLK_REQ, LH_AST_MI_OTF0_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_LME_MFC_QCH,LH_AST_MI_OTF1_LME_MFC_QCH__QCH_EN, LH_AST_MI_OTF1_LME_MFC_QCH__CLK_REQ, LH_AST_MI_OTF1_LME_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_MFD_MFC_QCH,LH_AST_MI_OTF1_MFD_MFC_QCH__QCH_EN, LH_AST_MI_OTF1_MFD_MFC_QCH__CLK_REQ, LH_AST_MI_OTF1_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF2_MFD_MFC_QCH,LH_AST_MI_OTF2_MFD_MFC_QCH__QCH_EN, LH_AST_MI_OTF2_MFD_MFC_QCH__CLK_REQ, LH_AST_MI_OTF2_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF3_MFD_MFC_QCH,LH_AST_MI_OTF3_MFD_MFC_QCH__QCH_EN, LH_AST_MI_OTF3_MFD_MFC_QCH__CLK_REQ, LH_AST_MI_OTF3_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_MFC_MFD_QCH,LH_AST_SI_OTF0_MFC_MFD_QCH__QCH_EN, LH_AST_SI_OTF0_MFC_MFD_QCH__CLK_REQ, LH_AST_SI_OTF0_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_MFC_MFD_QCH,LH_AST_SI_OTF1_MFC_MFD_QCH__QCH_EN, LH_AST_SI_OTF1_MFC_MFD_QCH__CLK_REQ, LH_AST_SI_OTF1_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF2_MFC_MFD_QCH,LH_AST_SI_OTF2_MFC_MFD_QCH__QCH_EN, LH_AST_SI_OTF2_MFC_MFD_QCH__CLK_REQ, LH_AST_SI_OTF2_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF3_MFC_MFD_QCH,LH_AST_SI_OTF3_MFC_MFD_QCH__QCH_EN, LH_AST_SI_OTF3_MFC_MFD_QCH__CLK_REQ, LH_AST_SI_OTF3_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_IT_MFC_QCH,LH_ATB_SI_IT_MFC_QCH__QCH_EN, LH_ATB_SI_IT_MFC_QCH__CLK_REQ, LH_ATB_SI_IT_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_MFC_QCH,LH_AXI_MI_ID_MFC_QCH__QCH_EN, LH_AXI_MI_ID_MFC_QCH__CLK_REQ, LH_AXI_MI_ID_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_MFC_QCH,LH_AXI_SI_D0_MFC_QCH__QCH_EN, LH_AXI_SI_D0_MFC_QCH__CLK_REQ, LH_AXI_SI_D0_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_MFC_QCH,LH_AXI_SI_D1_MFC_QCH__QCH_EN, LH_AXI_SI_D1_MFC_QCH__CLK_REQ, LH_AXI_SI_D1_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MFC_QCH,MFC_QCH__QCH_EN, MFC_QCH__CLK_REQ, MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MFC_QCH_VOTF,MFC_QCH_VOTF__QCH_EN, MFC_QCH_VOTF__CLK_REQ, MFC_QCH_VOTF__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH,RSTnSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__QCH_EN, RSTnSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__CLK_REQ, RSTnSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_MFC_QCH,SIU_G_PPMU_MFC_QCH__QCH_EN, SIU_G_PPMU_MFC_QCH__CLK_REQ, SIU_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_MFC_QCH,SLH_AST_SI_G_PPMU_MFC_QCH__QCH_EN, SLH_AST_SI_G_PPMU_MFC_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_MFC_QCH_S0,SYSMMU_S0_MFC_QCH_S0__QCH_EN, SYSMMU_S0_MFC_QCH_S0__CLK_REQ, SYSMMU_S0_MFC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_MFC_QCH_S0,SYSMMU_S0_PMMU0_MFC_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_MFC_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_MFC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_MFC_QCH_S0,SYSMMU_S0_PMMU1_MFC_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_MFC_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_MFC_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_MFC_QCH,VGEN_LITE_MFC_QCH__QCH_EN, VGEN_LITE_MFC_QCH__CLK_REQ, VGEN_LITE_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_MI_IT_MFC_QCH,LH_ATB_MI_IT_MFC_QCH__QCH_EN, LH_ATB_MI_IT_MFC_QCH__CLK_REQ, LH_ATB_MI_IT_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_MFC_QCH,LH_AXI_SI_ID_MFC_QCH__QCH_EN, LH_AXI_SI_ID_MFC_QCH__CLK_REQ, LH_AXI_SI_ID_MFC_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WFD_QCH,WFD_QCH__QCH_EN, WFD_QCH__CLK_REQ, WFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MFC_QCH,CMU_MFC_QCH__QCH_EN, CMU_MFC_QCH__CLK_REQ, CMU_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MFC_QCH,D_TZPC_MFC_QCH__QCH_EN, D_TZPC_MFC_QCH__CLK_REQ, D_TZPC_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_MFC_QCH,ECU_MFC_QCH__QCH_EN, ECU_MFC_QCH__CLK_REQ, ECU_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_MFC_QCH,PPMU_D0_MFC_QCH__QCH_EN, PPMU_D0_MFC_QCH__CLK_REQ, PPMU_D0_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_MFC_QCH,PPMU_D1_MFC_QCH__QCH_EN, PPMU_D1_MFC_QCH__CLK_REQ, PPMU_D1_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_MFC_QCH,PPMU_D2_MFC_QCH__QCH_EN, PPMU_D2_MFC_QCH__CLK_REQ, PPMU_D2_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MFC_QCH,SLH_AXI_MI_P_MFC_QCH__QCH_EN, SLH_AXI_MI_P_MFC_QCH__CLK_REQ, SLH_AXI_MI_P_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MFC_QCH,SYSREG_MFC_QCH__QCH_EN, SYSREG_MFC_QCH__CLK_REQ, SYSREG_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D2_MFD_QCH,LH_AXI_SI_D2_MFD_QCH__QCH_EN, LH_AXI_SI_D2_MFD_QCH__CLK_REQ, LH_AXI_SI_D2_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MFD_QCH_FG,MFD_QCH_FG__QCH_EN, MFD_QCH_FG__CLK_REQ, MFD_QCH_FG__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G1_PPMU_MFD_QCH,SIU_G1_PPMU_MFD_QCH__QCH_EN, SIU_G1_PPMU_MFD_QCH__CLK_REQ, SIU_G1_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_IG_PPMU_MFD_QCH,SLH_AST_SI_IG_PPMU_MFD_QCH__QCH_EN, SLH_AST_SI_IG_PPMU_MFD_QCH__CLK_REQ, SLH_AST_SI_IG_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S1_MFD_QCH_S0,SYSMMU_S1_MFD_QCH_S0__QCH_EN, SYSMMU_S1_MFD_QCH_S0__CLK_REQ, SYSMMU_S1_MFD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S1_PMMU0_MFD_QCH_S0,SYSMMU_S1_PMMU0_MFD_QCH_S0__QCH_EN, SYSMMU_S1_PMMU0_MFD_QCH_S0__CLK_REQ, SYSMMU_S1_PMMU0_MFD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF0_MFC_MFD_QCH,LH_AST_MI_OTF0_MFC_MFD_QCH__QCH_EN, LH_AST_MI_OTF0_MFC_MFD_QCH__CLK_REQ, LH_AST_MI_OTF0_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF1_MFC_MFD_QCH,LH_AST_MI_OTF1_MFC_MFD_QCH__QCH_EN, LH_AST_MI_OTF1_MFC_MFD_QCH__CLK_REQ, LH_AST_MI_OTF1_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF2_MFC_MFD_QCH,LH_AST_MI_OTF2_MFC_MFD_QCH__QCH_EN, LH_AST_MI_OTF2_MFC_MFD_QCH__CLK_REQ, LH_AST_MI_OTF2_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF3_MFC_MFD_QCH,LH_AST_MI_OTF3_MFC_MFD_QCH__QCH_EN, LH_AST_MI_OTF3_MFC_MFD_QCH__CLK_REQ, LH_AST_MI_OTF3_MFC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF0_MFD_MFC_QCH,LH_AST_SI_OTF0_MFD_MFC_QCH__QCH_EN, LH_AST_SI_OTF0_MFD_MFC_QCH__CLK_REQ, LH_AST_SI_OTF0_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF1_MFD_MFC_QCH,LH_AST_SI_OTF1_MFD_MFC_QCH__QCH_EN, LH_AST_SI_OTF1_MFD_MFC_QCH__CLK_REQ, LH_AST_SI_OTF1_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF2_MFD_MFC_QCH,LH_AST_SI_OTF2_MFD_MFC_QCH__QCH_EN, LH_AST_SI_OTF2_MFD_MFC_QCH__CLK_REQ, LH_AST_SI_OTF2_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF3_MFD_MFC_QCH,LH_AST_SI_OTF3_MFD_MFC_QCH__QCH_EN, LH_AST_SI_OTF3_MFD_MFC_QCH__CLK_REQ, LH_AST_SI_OTF3_MFD_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_MFD_QCH,LH_AXI_SI_D0_MFD_QCH__QCH_EN, LH_AXI_SI_D0_MFD_QCH__CLK_REQ, LH_AXI_SI_D0_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_MFD_QCH,LH_AXI_SI_D1_MFD_QCH__QCH_EN, LH_AXI_SI_D1_MFD_QCH__CLK_REQ, LH_AXI_SI_D1_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MFD_QCH,MFD_QCH__QCH_EN, MFD_QCH__CLK_REQ, MFD_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH,RSTnSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__QCH_EN, RSTnSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__CLK_REQ, RSTnSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH,RSTnSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G0_PPMU_MFD_QCH,SIU_G0_PPMU_MFD_QCH__QCH_EN, SIU_G0_PPMU_MFD_QCH__CLK_REQ, SIU_G0_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_IG_PPMU_MFD_QCH,SLH_AST_MI_IG_PPMU_MFD_QCH__QCH_EN, SLH_AST_MI_IG_PPMU_MFD_QCH__CLK_REQ, SLH_AST_MI_IG_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_MFD_QCH,SLH_AST_SI_G_PPMU_MFD_QCH__QCH_EN, SLH_AST_SI_G_PPMU_MFD_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_MFD_QCH_S0,SYSMMU_S0_MFD_QCH_S0__QCH_EN, SYSMMU_S0_MFD_QCH_S0__CLK_REQ, SYSMMU_S0_MFD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_MFD_QCH_S0,SYSMMU_S0_PMMU0_MFD_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_MFD_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_MFD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_MFD_QCH_S0,SYSMMU_S0_PMMU1_MFD_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_MFD_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_MFD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_MFD_QCH,VGEN_LITE_MFD_QCH__QCH_EN, VGEN_LITE_MFD_QCH__CLK_REQ, VGEN_LITE_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MFD_QCH,CMU_MFD_QCH__QCH_EN, CMU_MFD_QCH__CLK_REQ, CMU_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MFD_QCH,D_TZPC_MFD_QCH__QCH_EN, D_TZPC_MFD_QCH__CLK_REQ, D_TZPC_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_MFD_QCH,ECU_MFD_QCH__QCH_EN, ECU_MFD_QCH__CLK_REQ, ECU_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_MFD_QCH,PPMU_D0_MFD_QCH__QCH_EN, PPMU_D0_MFD_QCH__CLK_REQ, PPMU_D0_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_MFD_QCH,PPMU_D1_MFD_QCH__QCH_EN, PPMU_D1_MFD_QCH__CLK_REQ, PPMU_D1_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D2_MFD_QCH,PPMU_D2_MFD_QCH__QCH_EN, PPMU_D2_MFD_QCH__CLK_REQ, PPMU_D2_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D3_MFD_QCH,PPMU_D3_MFD_QCH__QCH_EN, PPMU_D3_MFD_QCH__CLK_REQ, PPMU_D3_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MFD_QCH,SLH_AXI_MI_P_MFD_QCH__QCH_EN, SLH_AXI_MI_P_MFD_QCH__CLK_REQ, SLH_AXI_MI_P_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MFD_QCH,SYSREG_MFD_QCH__QCH_EN, SYSREG_MFD_QCH__CLK_REQ, SYSREG_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMC_QCH,DMC_QCH__QCH_EN, DMC_QCH__CLK_REQ, DMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_MIF_QCH,SLH_AST_SI_G_PPMU_MIF_QCH__QCH_EN, SLH_AST_SI_G_PPMU_MIF_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MIF_QCH,CMU_MIF_QCH__QCH_EN, CMU_MIF_QCH__CLK_REQ, CMU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MIF_QCH,D_TZPC_MIF_QCH__QCH_EN, D_TZPC_MIF_QCH__CLK_REQ, D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_MIF_QCH,ECU_MIF_QCH__QCH_EN, ECU_MIF_QCH__CLK_REQ, ECU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_DDRPHY_QCH,QCH_ADAPTER_DDRPHY_QCH__QCH_EN, QCH_ADAPTER_DDRPHY_QCH__CLK_REQ, QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_DMC_QCH,QCH_ADAPTER_DMC_QCH__QCH_EN, QCH_ADAPTER_DMC_QCH__CLK_REQ, QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_PPC_DEBUG_QCH,QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN, QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ, QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MIF_QCH,SLH_AXI_MI_P_MIF_QCH__QCH_EN, SLH_AXI_MI_P_MIF_QCH__CLK_REQ, SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_MIF_QCH,SPC_MIF_QCH__QCH_EN, SPC_MIF_QCH__CLK_REQ, SPC_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MIF_QCH,SYSREG_MIF_QCH__QCH_EN, SYSREG_MIF_QCH__CLK_REQ, SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PRIVATE_MIF_QCH,SYSREG_PRIVATE_MIF_QCH__QCH_EN, SYSREG_PRIVATE_MIF_QCH__CLK_REQ, SYSREG_PRIVATE_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMC_QCH,DMC_QCH__QCH_EN, DMC_QCH__CLK_REQ, DMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_MIF_QCH,SLH_AST_SI_G_PPMU_MIF_QCH__QCH_EN, SLH_AST_SI_G_PPMU_MIF_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MIF_QCH,CMU_MIF_QCH__QCH_EN, CMU_MIF_QCH__CLK_REQ, CMU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MIF_QCH,D_TZPC_MIF_QCH__QCH_EN, D_TZPC_MIF_QCH__CLK_REQ, D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_MIF_QCH,ECU_MIF_QCH__QCH_EN, ECU_MIF_QCH__CLK_REQ, ECU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_DDRPHY_QCH,QCH_ADAPTER_DDRPHY_QCH__QCH_EN, QCH_ADAPTER_DDRPHY_QCH__CLK_REQ, QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_DMC_QCH,QCH_ADAPTER_DMC_QCH__QCH_EN, QCH_ADAPTER_DMC_QCH__CLK_REQ, QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_PPC_DEBUG_QCH,QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN, QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ, QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MIF_QCH,SLH_AXI_MI_P_MIF_QCH__QCH_EN, SLH_AXI_MI_P_MIF_QCH__CLK_REQ, SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_MIF_QCH,SPC_MIF_QCH__QCH_EN, SPC_MIF_QCH__CLK_REQ, SPC_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MIF_QCH,SYSREG_MIF_QCH__QCH_EN, SYSREG_MIF_QCH__CLK_REQ, SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PRIVATE_MIF_QCH,SYSREG_PRIVATE_MIF_QCH__QCH_EN, SYSREG_PRIVATE_MIF_QCH__CLK_REQ, SYSREG_PRIVATE_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMC_QCH,DMC_QCH__QCH_EN, DMC_QCH__CLK_REQ, DMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_MIF_QCH,SLH_AST_SI_G_PPMU_MIF_QCH__QCH_EN, SLH_AST_SI_G_PPMU_MIF_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MIF_QCH,CMU_MIF_QCH__QCH_EN, CMU_MIF_QCH__CLK_REQ, CMU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MIF_QCH,D_TZPC_MIF_QCH__QCH_EN, D_TZPC_MIF_QCH__CLK_REQ, D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_MIF_QCH,ECU_MIF_QCH__QCH_EN, ECU_MIF_QCH__CLK_REQ, ECU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_DDRPHY_QCH,QCH_ADAPTER_DDRPHY_QCH__QCH_EN, QCH_ADAPTER_DDRPHY_QCH__CLK_REQ, QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_DMC_QCH,QCH_ADAPTER_DMC_QCH__QCH_EN, QCH_ADAPTER_DMC_QCH__CLK_REQ, QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_PPC_DEBUG_QCH,QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN, QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ, QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MIF_QCH,SLH_AXI_MI_P_MIF_QCH__QCH_EN, SLH_AXI_MI_P_MIF_QCH__CLK_REQ, SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_MIF_QCH,SPC_MIF_QCH__QCH_EN, SPC_MIF_QCH__CLK_REQ, SPC_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MIF_QCH,SYSREG_MIF_QCH__QCH_EN, SYSREG_MIF_QCH__CLK_REQ, SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PRIVATE_MIF_QCH,SYSREG_PRIVATE_MIF_QCH__QCH_EN, SYSREG_PRIVATE_MIF_QCH__CLK_REQ, SYSREG_PRIVATE_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMC_QCH,DMC_QCH__QCH_EN, DMC_QCH__CLK_REQ, DMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_MIF_QCH,SLH_AST_SI_G_PPMU_MIF_QCH__QCH_EN, SLH_AST_SI_G_PPMU_MIF_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_MIF_QCH,CMU_MIF_QCH__QCH_EN, CMU_MIF_QCH__CLK_REQ, CMU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_MIF_QCH,D_TZPC_MIF_QCH__QCH_EN, D_TZPC_MIF_QCH__CLK_REQ, D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_MIF_QCH,ECU_MIF_QCH__QCH_EN, ECU_MIF_QCH__CLK_REQ, ECU_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_DDRPHY_QCH,QCH_ADAPTER_DDRPHY_QCH__QCH_EN, QCH_ADAPTER_DDRPHY_QCH__CLK_REQ, QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_DMC_QCH,QCH_ADAPTER_DMC_QCH__QCH_EN, QCH_ADAPTER_DMC_QCH__CLK_REQ, QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QCH_ADAPTER_PPC_DEBUG_QCH,QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN, QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ, QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_MIF_QCH,SLH_AXI_MI_P_MIF_QCH__QCH_EN, SLH_AXI_MI_P_MIF_QCH__CLK_REQ, SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_MIF_QCH,SPC_MIF_QCH__QCH_EN, SPC_MIF_QCH__CLK_REQ, SPC_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_MIF_QCH,SYSREG_MIF_QCH__QCH_EN, SYSREG_MIF_QCH__CLK_REQ, SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PRIVATE_MIF_QCH,SYSREG_PRIVATE_MIF_QCH__QCH_EN, SYSREG_PRIVATE_MIF_QCH__CLK_REQ, SYSREG_PRIVATE_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D0_G3D_QCH,LH_ACEL_MI_D0_G3D_QCH__QCH_EN, LH_ACEL_MI_D0_G3D_QCH__CLK_REQ, LH_ACEL_MI_D0_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D1_G3D_QCH,LH_ACEL_MI_D1_G3D_QCH__QCH_EN, LH_ACEL_MI_D1_G3D_QCH__CLK_REQ, LH_ACEL_MI_D1_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D2_G3D_QCH,LH_ACEL_MI_D2_G3D_QCH__QCH_EN, LH_ACEL_MI_D2_G3D_QCH__CLK_REQ, LH_ACEL_MI_D2_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D3_G3D_QCH,LH_ACEL_MI_D3_G3D_QCH__QCH_EN, LH_ACEL_MI_D3_G3D_QCH__CLK_REQ, LH_ACEL_MI_D3_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_G_NOCL1A_NOCL0_QCH,LH_AST_MI_G_NOCL1A_NOCL0_QCH__QCH_EN, LH_AST_MI_G_NOCL1A_NOCL0_QCH__CLK_REQ, LH_AST_MI_G_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_G_NOCL1B_NOCL0_QCH,LH_AST_MI_G_NOCL1B_NOCL0_QCH__QCH_EN, LH_AST_MI_G_NOCL1B_NOCL0_QCH__CLK_REQ, LH_AST_MI_G_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_G_NOCL2A_NOCL0_QCH,LH_AST_MI_G_NOCL2A_NOCL0_QCH__QCH_EN, LH_AST_MI_G_NOCL2A_NOCL0_QCH__CLK_REQ, LH_AST_MI_G_NOCL2A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_IG_CLUSTER0_NOCL0_QCH,LH_AST_MI_IG_CLUSTER0_NOCL0_QCH__QCH_EN, LH_AST_MI_IG_CLUSTER0_NOCL0_QCH__CLK_REQ, LH_AST_MI_IG_CLUSTER0_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_IG_TREXP_NOCL0_QCH,LH_AST_MI_IG_TREXP_NOCL0_QCH__QCH_EN, LH_AST_MI_IG_TREXP_NOCL0_QCH__CLK_REQ, LH_AST_MI_IG_TREXP_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ATB_SI_T_BDU_CPUCL0_QCH,LH_ATB_SI_T_BDU_CPUCL0_QCH__QCH_EN, LH_ATB_SI_T_BDU_CPUCL0_QCH__CLK_REQ, LH_ATB_SI_T_BDU_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_MODEM_QCH,LH_AXI_MI_D1_MODEM_QCH__QCH_EN, LH_AXI_MI_D1_MODEM_QCH__CLK_REQ, LH_AXI_MI_D1_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_G_CSSYS_CPUCL0_QCH,LH_AXI_MI_G_CSSYS_CPUCL0_QCH__QCH_EN, LH_AXI_MI_G_CSSYS_CPUCL0_QCH__CLK_REQ, LH_AXI_MI_G_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH,LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH__QCH_EN, LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH__CLK_REQ, LH_CHI_MI_D0_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH,LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH__QCH_EN, LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH__CLK_REQ, LH_CHI_MI_D1_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH,LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__QCH_EN, LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__CLK_REQ, LH_TAXI_MI_D0_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH,LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH__QCH_EN, LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH__CLK_REQ, LH_TAXI_MI_D0_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH,LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__QCH_EN, LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__CLK_REQ, LH_TAXI_MI_D1_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH,LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH__QCH_EN, LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH__CLK_REQ, LH_TAXI_MI_D1_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH,LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH__QCH_EN, LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH__CLK_REQ, LH_TAXI_MI_D2_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH,LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH__QCH_EN, LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH__CLK_REQ, LH_TAXI_MI_D2_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH,LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH__QCH_EN, LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH__CLK_REQ, LH_TAXI_MI_D3_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH,LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH__QCH_EN, LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH__CLK_REQ, LH_TAXI_MI_D3_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_G3D_QCH_S0,S2MPU_S0_G3D_QCH_S0__QCH_EN, S2MPU_S0_G3D_QCH_S0__CLK_REQ, S2MPU_S0_G3D_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_G3D_QCH_S0,S2MPU_S0_PMMU0_G3D_QCH_S0__QCH_EN, S2MPU_S0_PMMU0_G3D_QCH_S0__CLK_REQ, S2MPU_S0_PMMU0_G3D_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU1_G3D_QCH_S0,S2MPU_S0_PMMU1_G3D_QCH_S0__QCH_EN, S2MPU_S0_PMMU1_G3D_QCH_S0__CLK_REQ, S2MPU_S0_PMMU1_G3D_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU2_G3D_QCH_S0,S2MPU_S0_PMMU2_G3D_QCH_S0__QCH_EN, S2MPU_S0_PMMU2_G3D_QCH_S0__CLK_REQ, S2MPU_S0_PMMU2_G3D_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU3_G3D_QCH_S0,S2MPU_S0_PMMU3_G3D_QCH_S0__QCH_EN, S2MPU_S0_PMMU3_G3D_QCH_S0__CLK_REQ, S2MPU_S0_PMMU3_G3D_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G0_PPMU_NOCL0_QCH,SIU_G0_PPMU_NOCL0_QCH__QCH_EN, SIU_G0_PPMU_NOCL0_QCH__CLK_REQ, SIU_G0_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G1_PPMU_NOCL0_QCH,SIU_G1_PPMU_NOCL0_QCH__QCH_EN, SIU_G1_PPMU_NOCL0_QCH__CLK_REQ, SIU_G1_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G2_PPMU_NOCL0_QCH,SIU_G2_PPMU_NOCL0_QCH__QCH_EN, SIU_G2_PPMU_NOCL0_QCH__CLK_REQ, SIU_G2_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G3_PPMU_NOCL0_QCH,SIU_G3_PPMU_NOCL0_QCH__QCH_EN, SIU_G3_PPMU_NOCL0_QCH__CLK_REQ, SIU_G3_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G4_PPMU_NOCL0_QCH,SIU_G4_PPMU_NOCL0_QCH__QCH_EN, SIU_G4_PPMU_NOCL0_QCH__CLK_REQ, SIU_G4_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G5_PPMU_NOCL0_QCH,SIU_G5_PPMU_NOCL0_QCH__QCH_EN, SIU_G5_PPMU_NOCL0_QCH__CLK_REQ, SIU_G5_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G6_PPMU_NOCL0_QCH,SIU_G6_PPMU_NOCL0_QCH__QCH_EN, SIU_G6_PPMU_NOCL0_QCH__CLK_REQ, SIU_G6_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MIF0_QCH,SLH_AST_MI_G_PPMU_MIF0_QCH__QCH_EN, SLH_AST_MI_G_PPMU_MIF0_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_MIF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MIF1_QCH,SLH_AST_MI_G_PPMU_MIF1_QCH__QCH_EN, SLH_AST_MI_G_PPMU_MIF1_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_MIF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MIF2_QCH,SLH_AST_MI_G_PPMU_MIF2_QCH__QCH_EN, SLH_AST_MI_G_PPMU_MIF2_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_MIF2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MIF3_QCH,SLH_AST_MI_G_PPMU_MIF3_QCH__QCH_EN, SLH_AST_MI_G_PPMU_MIF3_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_MIF3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MODEM_QCH,SLH_AST_MI_G_PPMU_MODEM_QCH__QCH_EN, SLH_AST_MI_G_PPMU_MODEM_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH,SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH__QCH_EN, SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_D0_MODEM_QCH,SLH_AXI_MI_D0_MODEM_QCH__QCH_EN, SLH_AXI_MI_D0_MODEM_QCH__CLK_REQ, SLH_AXI_MI_D0_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_D2_MODEM_QCH,SLH_AXI_MI_D2_MODEM_QCH__QCH_EN, SLH_AXI_MI_D2_MODEM_QCH__CLK_REQ, SLH_AXI_MI_D2_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_MODEM_QCH_S0,SYSMMU_S0_MODEM_QCH_S0__QCH_EN, SYSMMU_S0_MODEM_QCH_S0__CLK_REQ, SYSMMU_S0_MODEM_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_MODEM_QCH_S0,SYSMMU_S0_PMMU0_MODEM_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_MODEM_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_MODEM_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D0_G3D_QCH,VGEN_D0_G3D_QCH__QCH_EN, VGEN_D0_G3D_QCH__CLK_REQ, VGEN_D0_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D1_G3D_QCH,VGEN_D1_G3D_QCH__QCH_EN, VGEN_D1_G3D_QCH__CLK_REQ, VGEN_D1_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D2_G3D_QCH,VGEN_D2_G3D_QCH__QCH_EN, VGEN_D2_G3D_QCH__CLK_REQ, VGEN_D2_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D3_G3D_QCH,VGEN_D3_G3D_QCH__QCH_EN, VGEN_D3_G3D_QCH__CLK_REQ, VGEN_D3_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_P_MODEM_QCH,BAAW_P_MODEM_QCH__QCH_EN, BAAW_P_MODEM_QCH__CLK_REQ, BAAW_P_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BDU_QCH,BDU_QCH__QCH_EN, BDU_QCH__CLK_REQ, BDU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CACHEAID_NOCL0_QCH,CACHEAID_NOCL0_QCH__QCH_EN, CACHEAID_NOCL0_QCH__CLK_REQ, CACHEAID_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_NOCL0_QCH,CMU_NOCL0_QCH__QCH_EN, CMU_NOCL0_QCH__CLK_REQ, CMU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_NOCL0_QCH,D_TZPC_NOCL0_QCH__QCH_EN, D_TZPC_NOCL0_QCH__CLK_REQ, D_TZPC_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_NOCL0_QCH,ECU_NOCL0_QCH__QCH_EN, ECU_NOCL0_QCH__CLK_REQ, ECU_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_IG_CLUSTER0_NOCL0_QCH,LH_AST_SI_IG_CLUSTER0_NOCL0_QCH__QCH_EN, LH_AST_SI_IG_CLUSTER0_NOCL0_QCH__CLK_REQ, LH_AST_SI_IG_CLUSTER0_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_IG_TREXP_NOCL0_QCH,LH_AST_SI_IG_TREXP_NOCL0_QCH__QCH_EN, LH_AST_SI_IG_TREXP_NOCL0_QCH__CLK_REQ, LH_AST_SI_IG_TREXP_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_P_NOCL0_NOCL1A_QCH,LH_TAXI_SI_P_NOCL0_NOCL1A_QCH__QCH_EN, LH_TAXI_SI_P_NOCL0_NOCL1A_QCH__CLK_REQ, LH_TAXI_SI_P_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_P_NOCL0_NOCL1B_QCH,LH_TAXI_SI_P_NOCL0_NOCL1B_QCH__QCH_EN, LH_TAXI_SI_P_NOCL0_NOCL1B_QCH__CLK_REQ, LH_TAXI_SI_P_NOCL0_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_P_NOCL0_NOCL2A_QCH,LH_TAXI_SI_P_NOCL0_NOCL2A_QCH__QCH_EN, LH_TAXI_SI_P_NOCL0_NOCL2A_QCH__CLK_REQ, LH_TAXI_SI_P_NOCL0_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(NOCIF_CMUTOPC_QCH,NOCIF_CMUTOPC_QCH__QCH_EN, NOCIF_CMUTOPC_QCH__CLK_REQ, NOCIF_CMUTOPC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PBHA_GEN_D0_MODEM_QCH,PBHA_GEN_D0_MODEM_QCH__QCH_EN, PBHA_GEN_D0_MODEM_QCH__CLK_REQ, PBHA_GEN_D0_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PBHA_GEN_D1_MODEM_QCH,PBHA_GEN_D1_MODEM_QCH__QCH_EN, PBHA_GEN_D1_MODEM_QCH__CLK_REQ, PBHA_GEN_D1_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPC_SCI_QCH,PPC_SCI_QCH__QCH_EN, PPC_SCI_QCH__CLK_REQ, PPC_SCI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_CPUCL0_0_QCH,PPMU_CPUCL0_0_QCH__QCH_EN, PPMU_CPUCL0_0_QCH__CLK_REQ, PPMU_CPUCL0_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_CPUCL0_1_QCH,PPMU_CPUCL0_1_QCH__QCH_EN, PPMU_CPUCL0_1_QCH__CLK_REQ, PPMU_CPUCL0_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_G3D0_QCH,PPMU_G3D0_QCH__QCH_EN, PPMU_G3D0_QCH__CLK_REQ, PPMU_G3D0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_G3D1_QCH,PPMU_G3D1_QCH__QCH_EN, PPMU_G3D1_QCH__CLK_REQ, PPMU_G3D1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_G3D2_QCH,PPMU_G3D2_QCH__QCH_EN, PPMU_G3D2_QCH__CLK_REQ, PPMU_G3D2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_G3D3_QCH,PPMU_G3D3_QCH__QCH_EN, PPMU_G3D3_QCH__CLK_REQ, PPMU_G3D3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_D0_MODEM_QCH,PPMU_TREX_D0_MODEM_QCH__QCH_EN, PPMU_TREX_D0_MODEM_QCH__CLK_REQ, PPMU_TREX_D0_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_D1_MODEM_QCH,PPMU_TREX_D1_MODEM_QCH__QCH_EN, PPMU_TREX_D1_MODEM_QCH__CLK_REQ, PPMU_TREX_D1_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_D2_MODEM_QCH,PPMU_TREX_D2_MODEM_QCH__QCH_EN, PPMU_TREX_D2_MODEM_QCH__CLK_REQ, PPMU_TREX_D2_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_DP_G3D_QCH,PPMU_TREX_DP_G3D_QCH__QCH_EN, PPMU_TREX_DP_G3D_QCH__CLK_REQ, PPMU_TREX_DP_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_DP_NOCL0_QCH,PPMU_TREX_DP_NOCL0_QCH__QCH_EN, PPMU_TREX_DP_NOCL0_QCH__CLK_REQ, PPMU_TREX_DP_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_IRPS0_QCH,PPMU_TREX_IRPS0_QCH__QCH_EN, PPMU_TREX_IRPS0_QCH__CLK_REQ, PPMU_TREX_IRPS0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_IRPS1_QCH,PPMU_TREX_IRPS1_QCH__QCH_EN, PPMU_TREX_IRPS1_QCH__CLK_REQ, PPMU_TREX_IRPS1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_IRPS2_QCH,PPMU_TREX_IRPS2_QCH__QCH_EN, PPMU_TREX_IRPS2_QCH__CLK_REQ, PPMU_TREX_IRPS2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_IRPS3_QCH,PPMU_TREX_IRPS3_QCH__QCH_EN, PPMU_TREX_IRPS3_QCH__CLK_REQ, PPMU_TREX_IRPS3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_TREX_P_CLUSTER0_QCH,PPMU_TREX_P_CLUSTER0_QCH__QCH_EN, PPMU_TREX_P_CLUSTER0_QCH__CLK_REQ, PPMU_TREX_P_CLUSTER0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH,SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH__QCH_EN, SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH__CLK_REQ, SLH_AXI_MI_P_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P0_G3D_QCH,SLH_AXI_SI_P0_G3D_QCH__QCH_EN, SLH_AXI_SI_P0_G3D_QCH__CLK_REQ, SLH_AXI_SI_P0_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P1_G3D_QCH,SLH_AXI_SI_P1_G3D_QCH__QCH_EN, SLH_AXI_SI_P1_G3D_QCH__CLK_REQ, SLH_AXI_SI_P1_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_CPUCL0_QCH,SLH_AXI_SI_P_CPUCL0_QCH__QCH_EN, SLH_AXI_SI_P_CPUCL0_QCH__CLK_REQ, SLH_AXI_SI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_GIC_PERIS_QCH,SLH_AXI_SI_P_GIC_PERIS_QCH__QCH_EN, SLH_AXI_SI_P_GIC_PERIS_QCH__CLK_REQ, SLH_AXI_SI_P_GIC_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MIF0_QCH,SLH_AXI_SI_P_MIF0_QCH__QCH_EN, SLH_AXI_SI_P_MIF0_QCH__CLK_REQ, SLH_AXI_SI_P_MIF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MIF1_QCH,SLH_AXI_SI_P_MIF1_QCH__QCH_EN, SLH_AXI_SI_P_MIF1_QCH__CLK_REQ, SLH_AXI_SI_P_MIF1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MIF2_QCH,SLH_AXI_SI_P_MIF2_QCH__QCH_EN, SLH_AXI_SI_P_MIF2_QCH__CLK_REQ, SLH_AXI_SI_P_MIF2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MIF3_QCH,SLH_AXI_SI_P_MIF3_QCH__QCH_EN, SLH_AXI_SI_P_MIF3_QCH__CLK_REQ, SLH_AXI_SI_P_MIF3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MODEM_QCH,SLH_AXI_SI_P_MODEM_QCH__QCH_EN, SLH_AXI_SI_P_MODEM_QCH__CLK_REQ, SLH_AXI_SI_P_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_PERIC0_QCH,SLH_AXI_SI_P_PERIC0_QCH__QCH_EN, SLH_AXI_SI_P_PERIC0_QCH__CLK_REQ, SLH_AXI_SI_P_PERIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_PERIC1_QCH,SLH_AXI_SI_P_PERIC1_QCH__QCH_EN, SLH_AXI_SI_P_PERIC1_QCH__CLK_REQ, SLH_AXI_SI_P_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_PERIC2_QCH,SLH_AXI_SI_P_PERIC2_QCH__QCH_EN, SLH_AXI_SI_P_PERIC2_QCH__CLK_REQ, SLH_AXI_SI_P_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_PERIS_QCH,SLH_AXI_SI_P_PERIS_QCH__QCH_EN, SLH_AXI_SI_P_PERIS_QCH__CLK_REQ, SLH_AXI_SI_P_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_NOCL0_QCH,SYSREG_NOCL0_QCH__QCH_EN, SYSREG_NOCL0_QCH__CLK_REQ, SYSREG_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_D_NOCL0_QCH,TREX_D_NOCL0_QCH__QCH_EN, TREX_D_NOCL0_QCH__CLK_REQ, TREX_D_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_P_NOCL0_QCH,TREX_P_NOCL0_QCH__QCH_EN, TREX_P_NOCL0_QCH__CLK_REQ, TREX_P_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_MODEM_QCH,VGEN_LITE_MODEM_QCH__QCH_EN, VGEN_LITE_MODEM_QCH__CLK_REQ, VGEN_LITE_MODEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D0_CPUCL0_QCH,WOW_DVFS_D0_CPUCL0_QCH__QCH_EN, WOW_DVFS_D0_CPUCL0_QCH__CLK_REQ, WOW_DVFS_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D0_G3D_QCH,WOW_DVFS_D0_G3D_QCH__QCH_EN, WOW_DVFS_D0_G3D_QCH__CLK_REQ, WOW_DVFS_D0_G3D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D0_MIF_QCH,WOW_DVFS_D0_MIF_QCH__QCH_EN, WOW_DVFS_D0_MIF_QCH__CLK_REQ, WOW_DVFS_D0_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D1_CPUCL0_QCH,WOW_DVFS_D1_CPUCL0_QCH__QCH_EN, WOW_DVFS_D1_CPUCL0_QCH__CLK_REQ, WOW_DVFS_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D1_MIF_QCH,WOW_DVFS_D1_MIF_QCH__QCH_EN, WOW_DVFS_D1_MIF_QCH__CLK_REQ, WOW_DVFS_D1_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D2_MIF_QCH,WOW_DVFS_D2_MIF_QCH__QCH_EN, WOW_DVFS_D2_MIF_QCH__CLK_REQ, WOW_DVFS_D2_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_D3_MIF_QCH,WOW_DVFS_D3_MIF_QCH__QCH_EN, WOW_DVFS_D3_MIF_QCH__CLK_REQ, WOW_DVFS_D3_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_IRPS0_QCH,WOW_DVFS_IRPS0_QCH__QCH_EN, WOW_DVFS_IRPS0_QCH__CLK_REQ, WOW_DVFS_IRPS0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_IRPS1_QCH,WOW_DVFS_IRPS1_QCH__QCH_EN, WOW_DVFS_IRPS1_QCH__CLK_REQ, WOW_DVFS_IRPS1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_IRPS2_QCH,WOW_DVFS_IRPS2_QCH__QCH_EN, WOW_DVFS_IRPS2_QCH__CLK_REQ, WOW_DVFS_IRPS2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_IRPS3_QCH,WOW_DVFS_IRPS3_QCH__QCH_EN, WOW_DVFS_IRPS3_QCH__CLK_REQ, WOW_DVFS_IRPS3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WOW_DVFS_NOCL0_QCH,WOW_DVFS_NOCL0_QCH__QCH_EN, WOW_DVFS_NOCL0_QCH__CLK_REQ, WOW_DVFS_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D0_LME_QCH,LH_ACEL_MI_D0_LME_QCH__QCH_EN, LH_ACEL_MI_D0_LME_QCH__CLK_REQ, LH_ACEL_MI_D0_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D1_LME_QCH,LH_ACEL_MI_D1_LME_QCH__QCH_EN, LH_ACEL_MI_D1_LME_QCH__CLK_REQ, LH_ACEL_MI_D1_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D_M2M_QCH,LH_ACEL_MI_D_M2M_QCH__QCH_EN, LH_ACEL_MI_D_M2M_QCH__CLK_REQ, LH_ACEL_MI_D_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH,LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH__QCH_EN, LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH__CLK_REQ, LH_AST_MI_IG_DEBUGMUX_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_G_NOCL1A_NOCL0_QCH,LH_AST_SI_G_NOCL1A_NOCL0_QCH__QCH_EN, LH_AST_SI_G_NOCL1A_NOCL0_QCH__CLK_REQ, LH_AST_SI_G_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_DPUF0_QCH,LH_AXI_MI_D0_DPUF0_QCH__QCH_EN, LH_AXI_MI_D0_DPUF0_QCH__CLK_REQ, LH_AXI_MI_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_DPUF0_QCH,LH_AXI_MI_D1_DPUF0_QCH__QCH_EN, LH_AXI_MI_D1_DPUF0_QCH__CLK_REQ, LH_AXI_MI_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D2_LME_QCH,LH_AXI_MI_D2_LME_QCH__QCH_EN, LH_AXI_MI_D2_LME_QCH__CLK_REQ, LH_AXI_MI_D2_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D_PERIS_QCH,LH_AXI_MI_D_PERIS_QCH__QCH_EN, LH_AXI_MI_D_PERIS_QCH__CLK_REQ, LH_AXI_MI_D_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH,LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH__QCH_EN, LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH__CLK_REQ, LH_TAXI_MI_D0_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D0_SDMA_NOCL1A_QCH,LH_TAXI_MI_D0_SDMA_NOCL1A_QCH__QCH_EN, LH_TAXI_MI_D0_SDMA_NOCL1A_QCH__CLK_REQ, LH_TAXI_MI_D0_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH,LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH__QCH_EN, LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH__CLK_REQ, LH_TAXI_MI_D1_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D1_SDMA_NOCL1A_QCH,LH_TAXI_MI_D1_SDMA_NOCL1A_QCH__QCH_EN, LH_TAXI_MI_D1_SDMA_NOCL1A_QCH__CLK_REQ, LH_TAXI_MI_D1_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D2_SDMA_NOCL1A_QCH,LH_TAXI_MI_D2_SDMA_NOCL1A_QCH__QCH_EN, LH_TAXI_MI_D2_SDMA_NOCL1A_QCH__CLK_REQ, LH_TAXI_MI_D2_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_D3_SDMA_NOCL1A_QCH,LH_TAXI_MI_D3_SDMA_NOCL1A_QCH__QCH_EN, LH_TAXI_MI_D3_SDMA_NOCL1A_QCH__CLK_REQ, LH_TAXI_MI_D3_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH,LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__QCH_EN, LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__CLK_REQ, LH_TAXI_SI_D0_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH,LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__QCH_EN, LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__CLK_REQ, LH_TAXI_SI_D1_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH,LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH__QCH_EN, LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH__CLK_REQ, LH_TAXI_SI_D2_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH,LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH__QCH_EN, LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH__CLK_REQ, LH_TAXI_SI_D3_NOCL1A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_NOCL1A_NOCD_QCH,RSTnSYNC_CLK_NOCL1A_NOCD_QCH__QCH_EN, RSTnSYNC_CLK_NOCL1A_NOCD_QCH__CLK_REQ, RSTnSYNC_CLK_NOCL1A_NOCD_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_NOCL1A_NOCD_QCH,RSTnSYNC_SR_CLK_NOCL1A_NOCD_QCH__QCH_EN, RSTnSYNC_SR_CLK_NOCL1A_NOCD_QCH__CLK_REQ, RSTnSYNC_SR_CLK_NOCL1A_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G0_PPMU_NOCL1A_QCH,SIU_G0_PPMU_NOCL1A_QCH__QCH_EN, SIU_G0_PPMU_NOCL1A_QCH__CLK_REQ, SIU_G0_PPMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G1_PPMU_NOCL1A_QCH,SIU_G1_PPMU_NOCL1A_QCH__QCH_EN, SIU_G1_PPMU_NOCL1A_QCH__CLK_REQ, SIU_G1_PPMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G2_PPMU_NOCL1A_QCH,SIU_G2_PPMU_NOCL1A_QCH__QCH_EN, SIU_G2_PPMU_NOCL1A_QCH__CLK_REQ, SIU_G2_PPMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_DPUF0_QCH,SLH_AST_MI_G_PPMU_DPUF0_QCH__QCH_EN, SLH_AST_MI_G_PPMU_DPUF0_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_LME_QCH,SLH_AST_MI_G_PPMU_LME_QCH__QCH_EN, SLH_AST_MI_G_PPMU_LME_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_M2M_QCH,SLH_AST_MI_G_PPMU_M2M_QCH__QCH_EN, SLH_AST_MI_G_PPMU_M2M_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH,SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH__QCH_EN, SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH,SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH__QCH_EN, SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_NOCL1B_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH,SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH__QCH_EN, SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_PERIS_QCH,SLH_AST_MI_G_PPMU_PERIS_QCH__QCH_EN, SLH_AST_MI_G_PPMU_PERIS_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_SDMA_QCH,SLH_AST_MI_G_PPMU_SDMA_QCH__QCH_EN, SLH_AST_MI_G_PPMU_SDMA_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_NOCL1A_QCH,CMU_NOCL1A_QCH__QCH_EN, CMU_NOCL1A_QCH__CLK_REQ, CMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_NOCL1A_QCH,D_TZPC_NOCL1A_QCH__QCH_EN, D_TZPC_NOCL1A_QCH__CLK_REQ, D_TZPC_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_NOCL1A_QCH,ECU_NOCL1A_QCH__QCH_EN, ECU_NOCL1A_QCH__CLK_REQ, ECU_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH,LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH__QCH_EN, LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH__CLK_REQ, LH_AST_SI_IG_DEBUGMUX_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_P_NOCL0_NOCL1A_QCH,LH_TAXI_MI_P_NOCL0_NOCL1A_QCH__QCH_EN, LH_TAXI_MI_P_NOCL0_NOCL1A_QCH__CLK_REQ, LH_TAXI_MI_P_NOCL0_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PMU_NOCL1A_QCH,PMU_NOCL1A_QCH__QCH_EN, PMU_NOCL1A_QCH__CLK_REQ, PMU_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S0_NOCL1A_QCH,PPMU_S0_NOCL1A_QCH__QCH_EN, PPMU_S0_NOCL1A_QCH__CLK_REQ, PPMU_S0_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S1_NOCL1A_QCH,PPMU_S1_NOCL1A_QCH__QCH_EN, PPMU_S1_NOCL1A_QCH__CLK_REQ, PPMU_S1_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S2_NOCL1A_QCH,PPMU_S2_NOCL1A_QCH__QCH_EN, PPMU_S2_NOCL1A_QCH__CLK_REQ, PPMU_S2_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S3_NOCL1A_QCH,PPMU_S3_NOCL1A_QCH__QCH_EN, PPMU_S3_NOCL1A_QCH__CLK_REQ, PPMU_S3_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_NOCL1A_NOCP_QCH,RSTnSYNC_CLK_NOCL1A_NOCP_QCH__QCH_EN, RSTnSYNC_CLK_NOCL1A_NOCP_QCH__CLK_REQ, RSTnSYNC_CLK_NOCL1A_NOCP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_NOCL1A_NOCP_QCH,RSTnSYNC_SR_CLK_NOCL1A_NOCP_QCH__QCH_EN, RSTnSYNC_SR_CLK_NOCL1A_NOCP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_NOCL1A_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_DNC_QCH,SLH_AXI_SI_P_DNC_QCH__QCH_EN, SLH_AXI_SI_P_DNC_QCH__CLK_REQ, SLH_AXI_SI_P_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_DPUB_QCH,SLH_AXI_SI_P_DPUB_QCH__QCH_EN, SLH_AXI_SI_P_DPUB_QCH__CLK_REQ, SLH_AXI_SI_P_DPUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_DPUF0_QCH,SLH_AXI_SI_P_DPUF0_QCH__QCH_EN, SLH_AXI_SI_P_DPUF0_QCH__CLK_REQ, SLH_AXI_SI_P_DPUF0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_LME_QCH,SLH_AXI_SI_P_LME_QCH__QCH_EN, SLH_AXI_SI_P_LME_QCH__CLK_REQ, SLH_AXI_SI_P_LME_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_M2M_QCH,SLH_AXI_SI_P_M2M_QCH__QCH_EN, SLH_AXI_SI_P_M2M_QCH__CLK_REQ, SLH_AXI_SI_P_M2M_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_NOCL1A_QCH,SYSREG_NOCL1A_QCH__QCH_EN, SYSREG_NOCL1A_QCH__CLK_REQ, SYSREG_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_D_NOCL1A_QCH,TREX_D_NOCL1A_QCH__QCH_EN, TREX_D_NOCL1A_QCH__CLK_REQ, TREX_D_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_P_NOCL1A_QCH,TREX_P_NOCL1A_QCH__QCH_EN, TREX_P_NOCL1A_QCH__CLK_REQ, TREX_P_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_NOCL1A_OSCCLK_QCH,RSTnSYNC_CLK_NOCL1A_OSCCLK_QCH__QCH_EN, RSTnSYNC_CLK_NOCL1A_OSCCLK_QCH__CLK_REQ, RSTnSYNC_CLK_NOCL1A_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D_AUD_QCH,LH_ACEL_MI_D_AUD_QCH__QCH_EN, LH_ACEL_MI_D_AUD_QCH__CLK_REQ, LH_ACEL_MI_D_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D_HSI1_QCH,LH_ACEL_MI_D_HSI1_QCH__QCH_EN, LH_ACEL_MI_D_HSI1_QCH__CLK_REQ, LH_ACEL_MI_D_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D_ICPU_QCH,LH_ACEL_MI_D_ICPU_QCH__QCH_EN, LH_ACEL_MI_D_ICPU_QCH__CLK_REQ, LH_ACEL_MI_D_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D_SSP_QCH,LH_ACEL_MI_D_SSP_QCH__QCH_EN, LH_ACEL_MI_D_SSP_QCH__CLK_REQ, LH_ACEL_MI_D_SSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D_UFS_QCH,LH_ACEL_MI_D_UFS_QCH__QCH_EN, LH_ACEL_MI_D_UFS_QCH__CLK_REQ, LH_ACEL_MI_D_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_IG_BDU_NOCL1B_QCH,LH_AST_MI_IG_BDU_NOCL1B_QCH__QCH_EN, LH_AST_MI_IG_BDU_NOCL1B_QCH__CLK_REQ, LH_AST_MI_IG_BDU_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH,LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH__QCH_EN, LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH__CLK_REQ, LH_AST_MI_IG_PPMUHSI1_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_G_NOCL1B_NOCL0_QCH,LH_AST_SI_G_NOCL1B_NOCL0_QCH__QCH_EN, LH_AST_SI_G_NOCL1B_NOCL0_QCH__CLK_REQ, LH_AST_SI_G_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_MFC_QCH,LH_AXI_MI_D0_MFC_QCH__QCH_EN, LH_AXI_MI_D0_MFC_QCH__CLK_REQ, LH_AXI_MI_D0_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_MFD_QCH,LH_AXI_MI_D0_MFD_QCH__QCH_EN, LH_AXI_MI_D0_MFD_QCH__CLK_REQ, LH_AXI_MI_D0_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_MFC_QCH,LH_AXI_MI_D1_MFC_QCH__QCH_EN, LH_AXI_MI_D1_MFC_QCH__CLK_REQ, LH_AXI_MI_D1_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_MFD_QCH,LH_AXI_MI_D1_MFD_QCH__QCH_EN, LH_AXI_MI_D1_MFD_QCH__CLK_REQ, LH_AXI_MI_D1_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D2_MFD_QCH,LH_AXI_MI_D2_MFD_QCH__QCH_EN, LH_AXI_MI_D2_MFD_QCH__CLK_REQ, LH_AXI_MI_D2_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D_ALIVE_QCH,LH_AXI_MI_D_ALIVE_QCH__QCH_EN, LH_AXI_MI_D_ALIVE_QCH__CLK_REQ, LH_AXI_MI_D_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH,LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH__QCH_EN, LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH__CLK_REQ, LH_TAXI_SI_D0_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH,LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH__QCH_EN, LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH__CLK_REQ, LH_TAXI_SI_D1_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH,LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH__QCH_EN, LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH__CLK_REQ, LH_TAXI_SI_D2_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH,LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH__QCH_EN, LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH__CLK_REQ, LH_TAXI_SI_D3_NOCL1B_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_NOCL1B_NOCD_QCH,RSTnSYNC_CLK_NOCL1B_NOCD_QCH__QCH_EN, RSTnSYNC_CLK_NOCL1B_NOCD_QCH__CLK_REQ, RSTnSYNC_CLK_NOCL1B_NOCD_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_NOCL1B_NOCD_QCH,RSTnSYNC_SR_CLK_NOCL1B_NOCD_QCH__QCH_EN, RSTnSYNC_SR_CLK_NOCL1B_NOCD_QCH__CLK_REQ, RSTnSYNC_SR_CLK_NOCL1B_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_NOCL1B_QCH_S0,S2MPU_S0_NOCL1B_QCH_S0__QCH_EN, S2MPU_S0_NOCL1B_QCH_S0__CLK_REQ, S2MPU_S0_NOCL1B_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_NOCL1B_QCH_S0,S2MPU_S0_PMMU0_NOCL1B_QCH_S0__QCH_EN, S2MPU_S0_PMMU0_NOCL1B_QCH_S0__CLK_REQ, S2MPU_S0_PMMU0_NOCL1B_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G0_PPMU_NOCL1B_QCH,SIU_G0_PPMU_NOCL1B_QCH__QCH_EN, SIU_G0_PPMU_NOCL1B_QCH__CLK_REQ, SIU_G0_PPMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G1_PPMU_NOCL1B_QCH,SIU_G1_PPMU_NOCL1B_QCH__QCH_EN, SIU_G1_PPMU_NOCL1B_QCH__CLK_REQ, SIU_G1_PPMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G2_PPMU_NOCL1B_QCH,SIU_G2_PPMU_NOCL1B_QCH__QCH_EN, SIU_G2_PPMU_NOCL1B_QCH__CLK_REQ, SIU_G2_PPMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_ACEL_MI_D_HSI0_QCH,SLH_ACEL_MI_D_HSI0_QCH__QCH_EN, SLH_ACEL_MI_D_HSI0_QCH__CLK_REQ, SLH_ACEL_MI_D_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_AUD_QCH,SLH_AST_MI_G_PPMU_AUD_QCH__QCH_EN, SLH_AST_MI_G_PPMU_AUD_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_GNSS_QCH,SLH_AST_MI_G_PPMU_GNSS_QCH__QCH_EN, SLH_AST_MI_G_PPMU_GNSS_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_HSI0_QCH,SLH_AST_MI_G_PPMU_HSI0_QCH__QCH_EN, SLH_AST_MI_G_PPMU_HSI0_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_HSI1_QCH,SLH_AST_MI_G_PPMU_HSI1_QCH__QCH_EN, SLH_AST_MI_G_PPMU_HSI1_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_ICPU_QCH,SLH_AST_MI_G_PPMU_ICPU_QCH__QCH_EN, SLH_AST_MI_G_PPMU_ICPU_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MFC_QCH,SLH_AST_MI_G_PPMU_MFC_QCH__QCH_EN, SLH_AST_MI_G_PPMU_MFC_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MFD_QCH,SLH_AST_MI_G_PPMU_MFD_QCH__QCH_EN, SLH_AST_MI_G_PPMU_MFD_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_SSP_QCH,SLH_AST_MI_G_PPMU_SSP_QCH__QCH_EN, SLH_AST_MI_G_PPMU_SSP_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_SSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_UFD_QCH,SLH_AST_MI_G_PPMU_UFD_QCH__QCH_EN, SLH_AST_MI_G_PPMU_UFD_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_UFS_QCH,SLH_AST_MI_G_PPMU_UFS_QCH__QCH_EN, SLH_AST_MI_G_PPMU_UFS_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH,SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH__QCH_EN, SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_NOCL1B_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_D_UFD_QCH,SLH_AXI_MI_D_UFD_QCH__QCH_EN, SLH_AXI_MI_D_UFD_QCH__CLK_REQ, SLH_AXI_MI_D_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_P_NOCL1B_QCH,TREX_P_NOCL1B_QCH__QCH_EN, TREX_P_NOCL1B_QCH__CLK_REQ, TREX_P_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_P_GNSS_QCH,BAAW_P_GNSS_QCH__QCH_EN, BAAW_P_GNSS_QCH__CLK_REQ, BAAW_P_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_NOCL1B_QCH,CMU_NOCL1B_QCH__QCH_EN, CMU_NOCL1B_QCH__CLK_REQ, CMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_NOCL1B_QCH,D_TZPC_NOCL1B_QCH__QCH_EN, D_TZPC_NOCL1B_QCH__CLK_REQ, D_TZPC_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_NOCL1B_QCH,ECU_NOCL1B_QCH__QCH_EN, ECU_NOCL1B_QCH__CLK_REQ, ECU_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_IG_BDU_NOCL1B_QCH,LH_AST_SI_IG_BDU_NOCL1B_QCH__QCH_EN, LH_AST_SI_IG_BDU_NOCL1B_QCH__CLK_REQ, LH_AST_SI_IG_BDU_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH,LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH__QCH_EN, LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH__CLK_REQ, LH_AST_SI_IG_PPMUHSI1_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_P_NOCL0_NOCL1B_QCH,LH_TAXI_MI_P_NOCL0_NOCL1B_QCH__QCH_EN, LH_TAXI_MI_P_NOCL0_NOCL1B_QCH__CLK_REQ, LH_TAXI_MI_P_NOCL0_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PMU_NOCL1B_QCH,PMU_NOCL1B_QCH__QCH_EN, PMU_NOCL1B_QCH__CLK_REQ, PMU_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_DP_NOCL1B_QCH,PPMU_DP_NOCL1B_QCH__QCH_EN, PPMU_DP_NOCL1B_QCH__CLK_REQ, PPMU_DP_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_P_HSI1_QCH,PPMU_P_HSI1_QCH__QCH_EN, PPMU_P_HSI1_QCH__CLK_REQ, PPMU_P_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S0_NOCL1B_QCH,PPMU_S0_NOCL1B_QCH__QCH_EN, PPMU_S0_NOCL1B_QCH__CLK_REQ, PPMU_S0_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S1_NOCL1B_QCH,PPMU_S1_NOCL1B_QCH__QCH_EN, PPMU_S1_NOCL1B_QCH__CLK_REQ, PPMU_S1_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S2_NOCL1B_QCH,PPMU_S2_NOCL1B_QCH__QCH_EN, PPMU_S2_NOCL1B_QCH__CLK_REQ, PPMU_S2_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S3_NOCL1B_QCH,PPMU_S3_NOCL1B_QCH__QCH_EN, PPMU_S3_NOCL1B_QCH__CLK_REQ, PPMU_S3_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_NOCL1B_NOCP_QCH,RSTnSYNC_CLK_NOCL1B_NOCP_QCH__QCH_EN, RSTnSYNC_CLK_NOCL1B_NOCP_QCH__CLK_REQ, RSTnSYNC_CLK_NOCL1B_NOCP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_NOCL1B_NOCP_QCH,RSTnSYNC_SR_CLK_NOCL1B_NOCP_QCH__QCH_EN, RSTnSYNC_SR_CLK_NOCL1B_NOCP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_NOCL1B_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_ALIVE_QCH,SLH_AXI_SI_P_ALIVE_QCH__QCH_EN, SLH_AXI_SI_P_ALIVE_QCH__CLK_REQ, SLH_AXI_SI_P_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_AUD_QCH,SLH_AXI_SI_P_AUD_QCH__QCH_EN, SLH_AXI_SI_P_AUD_QCH__CLK_REQ, SLH_AXI_SI_P_AUD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_GNSS_QCH,SLH_AXI_SI_P_GNSS_QCH__QCH_EN, SLH_AXI_SI_P_GNSS_QCH__CLK_REQ, SLH_AXI_SI_P_GNSS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_HSI0_QCH,SLH_AXI_SI_P_HSI0_QCH__QCH_EN, SLH_AXI_SI_P_HSI0_QCH__CLK_REQ, SLH_AXI_SI_P_HSI0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_HSI1_QCH,SLH_AXI_SI_P_HSI1_QCH__QCH_EN, SLH_AXI_SI_P_HSI1_QCH__CLK_REQ, SLH_AXI_SI_P_HSI1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_ICPU_QCH,SLH_AXI_SI_P_ICPU_QCH__QCH_EN, SLH_AXI_SI_P_ICPU_QCH__CLK_REQ, SLH_AXI_SI_P_ICPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MFC_QCH,SLH_AXI_SI_P_MFC_QCH__QCH_EN, SLH_AXI_SI_P_MFC_QCH__CLK_REQ, SLH_AXI_SI_P_MFC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MFD_QCH,SLH_AXI_SI_P_MFD_QCH__QCH_EN, SLH_AXI_SI_P_MFD_QCH__CLK_REQ, SLH_AXI_SI_P_MFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_SSP_QCH,SLH_AXI_SI_P_SSP_QCH__QCH_EN, SLH_AXI_SI_P_SSP_QCH__CLK_REQ, SLH_AXI_SI_P_SSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_UFS_QCH,SLH_AXI_SI_P_UFS_QCH__QCH_EN, SLH_AXI_SI_P_UFS_QCH__CLK_REQ, SLH_AXI_SI_P_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_NOCL1B_QCH,SYSREG_NOCL1B_QCH__QCH_EN, SYSREG_NOCL1B_QCH__CLK_REQ, SYSREG_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_D_NOCL1B_QCH,TREX_D_NOCL1B_QCH__QCH_EN, TREX_D_NOCL1B_QCH__CLK_REQ, TREX_D_NOCL1B_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D0_MCFP_QCH,LH_ACEL_MI_D0_MCFP_QCH__QCH_EN, LH_ACEL_MI_D0_MCFP_QCH__CLK_REQ, LH_ACEL_MI_D0_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D3_MCFP_QCH,LH_ACEL_MI_D3_MCFP_QCH__QCH_EN, LH_ACEL_MI_D3_MCFP_QCH__CLK_REQ, LH_ACEL_MI_D3_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_MI_D4_MCFP_QCH,LH_ACEL_MI_D4_MCFP_QCH__QCH_EN, LH_ACEL_MI_D4_MCFP_QCH__CLK_REQ, LH_ACEL_MI_D4_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH,LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__QCH_EN, LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__CLK_REQ, LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_G_NOCL2A_NOCL0_QCH,LH_AST_SI_G_NOCL2A_NOCL0_QCH__QCH_EN, LH_AST_SI_G_NOCL2A_NOCL0_QCH__CLK_REQ, LH_AST_SI_G_NOCL2A_NOCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_CSIS_QCH,LH_AXI_MI_D0_CSIS_QCH__QCH_EN, LH_AXI_MI_D0_CSIS_QCH__CLK_REQ, LH_AXI_MI_D0_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_RGBP_QCH,LH_AXI_MI_D0_RGBP_QCH__QCH_EN, LH_AXI_MI_D0_RGBP_QCH__CLK_REQ, LH_AXI_MI_D0_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D0_YUVP_QCH,LH_AXI_MI_D0_YUVP_QCH__QCH_EN, LH_AXI_MI_D0_YUVP_QCH__CLK_REQ, LH_AXI_MI_D0_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_CSIS_QCH,LH_AXI_MI_D1_CSIS_QCH__QCH_EN, LH_AXI_MI_D1_CSIS_QCH__CLK_REQ, LH_AXI_MI_D1_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_MCFP_QCH,LH_AXI_MI_D1_MCFP_QCH__QCH_EN, LH_AXI_MI_D1_MCFP_QCH__CLK_REQ, LH_AXI_MI_D1_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_RGBP_QCH,LH_AXI_MI_D1_RGBP_QCH__QCH_EN, LH_AXI_MI_D1_RGBP_QCH__CLK_REQ, LH_AXI_MI_D1_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D1_YUVP_QCH,LH_AXI_MI_D1_YUVP_QCH__QCH_EN, LH_AXI_MI_D1_YUVP_QCH__CLK_REQ, LH_AXI_MI_D1_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D2_CSIS_QCH,LH_AXI_MI_D2_CSIS_QCH__QCH_EN, LH_AXI_MI_D2_CSIS_QCH__CLK_REQ, LH_AXI_MI_D2_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D2_MCFP_QCH,LH_AXI_MI_D2_MCFP_QCH__QCH_EN, LH_AXI_MI_D2_MCFP_QCH__CLK_REQ, LH_AXI_MI_D2_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D_BRP_QCH,LH_AXI_MI_D_BRP_QCH__QCH_EN, LH_AXI_MI_D_BRP_QCH__CLK_REQ, LH_AXI_MI_D_BRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D_CSTAT_QCH,LH_AXI_MI_D_CSTAT_QCH__QCH_EN, LH_AXI_MI_D_CSTAT_QCH__CLK_REQ, LH_AXI_MI_D_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_D_DLNE_QCH,LH_AXI_MI_D_DLNE_QCH__QCH_EN, LH_AXI_MI_D_DLNE_QCH__CLK_REQ, LH_AXI_MI_D_DLNE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH,LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH__QCH_EN, LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH__CLK_REQ, LH_TAXI_SI_D0_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH,LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH__QCH_EN, LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH__CLK_REQ, LH_TAXI_SI_D1_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(SIU_2x1_P0_NOCL2A_QCH,SIU_2x1_P0_NOCL2A_QCH__QCH_EN, SIU_2x1_P0_NOCL2A_QCH__CLK_REQ, SIU_2x1_P0_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(SIU_2x1_P1_NOCL2A_QCH,SIU_2x1_P1_NOCL2A_QCH__QCH_EN, SIU_2x1_P1_NOCL2A_QCH__CLK_REQ, SIU_2x1_P1_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(SIU_8x1_P0_NOCL2A_QCH,SIU_8x1_P0_NOCL2A_QCH__QCH_EN, SIU_8x1_P0_NOCL2A_QCH__CLK_REQ, SIU_8x1_P0_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_BRP_QCH,SLH_AST_MI_G_PPMU_BRP_QCH__QCH_EN, SLH_AST_MI_G_PPMU_BRP_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_BRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_CSIS_QCH,SLH_AST_MI_G_PPMU_CSIS_QCH__QCH_EN, SLH_AST_MI_G_PPMU_CSIS_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_CSTAT_QCH,SLH_AST_MI_G_PPMU_CSTAT_QCH__QCH_EN, SLH_AST_MI_G_PPMU_CSTAT_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_DLNE_QCH,SLH_AST_MI_G_PPMU_DLNE_QCH__QCH_EN, SLH_AST_MI_G_PPMU_DLNE_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_DLNE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_MCFP_QCH,SLH_AST_MI_G_PPMU_MCFP_QCH__QCH_EN, SLH_AST_MI_G_PPMU_MCFP_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_RGBP_QCH,SLH_AST_MI_G_PPMU_RGBP_QCH__QCH_EN, SLH_AST_MI_G_PPMU_RGBP_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_G_PPMU_YUVP_QCH,SLH_AST_MI_G_PPMU_YUVP_QCH__QCH_EN, SLH_AST_MI_G_PPMU_YUVP_QCH__CLK_REQ, SLH_AST_MI_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH,SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH__QCH_EN, SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_NOCL2A_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_NOCL2A_QCH,CMU_NOCL2A_QCH__QCH_EN, CMU_NOCL2A_QCH__CLK_REQ, CMU_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_NOCL2A_QCH,D_TZPC_NOCL2A_QCH__QCH_EN, D_TZPC_NOCL2A_QCH__CLK_REQ, D_TZPC_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_NOCL2A_QCH,ECU_NOCL2A_QCH__QCH_EN, ECU_NOCL2A_QCH__CLK_REQ, ECU_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH,LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__QCH_EN, LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__CLK_REQ, LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_MI_P_NOCL0_NOCL2A_QCH,LH_TAXI_MI_P_NOCL0_NOCL2A_QCH__QCH_EN, LH_TAXI_MI_P_NOCL0_NOCL2A_QCH__CLK_REQ, LH_TAXI_MI_P_NOCL0_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S0_NOCL2A_QCH,PPMU_S0_NOCL2A_QCH__QCH_EN, PPMU_S0_NOCL2A_QCH__CLK_REQ, PPMU_S0_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_S1_NOCL2A_QCH,PPMU_S1_NOCL2A_QCH__QCH_EN, PPMU_S1_NOCL2A_QCH__CLK_REQ, PPMU_S1_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_BRP_QCH,SLH_AXI_SI_P_BRP_QCH__QCH_EN, SLH_AXI_SI_P_BRP_QCH__CLK_REQ, SLH_AXI_SI_P_BRP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_CSIS_QCH,SLH_AXI_SI_P_CSIS_QCH__QCH_EN, SLH_AXI_SI_P_CSIS_QCH__CLK_REQ, SLH_AXI_SI_P_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_CSTAT_QCH,SLH_AXI_SI_P_CSTAT_QCH__QCH_EN, SLH_AXI_SI_P_CSTAT_QCH__CLK_REQ, SLH_AXI_SI_P_CSTAT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_DLFE_QCH,SLH_AXI_SI_P_DLFE_QCH__QCH_EN, SLH_AXI_SI_P_DLFE_QCH__CLK_REQ, SLH_AXI_SI_P_DLFE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_DLNE_QCH,SLH_AXI_SI_P_DLNE_QCH__QCH_EN, SLH_AXI_SI_P_DLNE_QCH__CLK_REQ, SLH_AXI_SI_P_DLNE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MCFP_QCH,SLH_AXI_SI_P_MCFP_QCH__QCH_EN, SLH_AXI_SI_P_MCFP_QCH__CLK_REQ, SLH_AXI_SI_P_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_MCSC_QCH,SLH_AXI_SI_P_MCSC_QCH__QCH_EN, SLH_AXI_SI_P_MCSC_QCH__CLK_REQ, SLH_AXI_SI_P_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_RGBP_QCH,SLH_AXI_SI_P_RGBP_QCH__QCH_EN, SLH_AXI_SI_P_RGBP_QCH__CLK_REQ, SLH_AXI_SI_P_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_P_YUVP_QCH,SLH_AXI_SI_P_YUVP_QCH__QCH_EN, SLH_AXI_SI_P_YUVP_QCH__CLK_REQ, SLH_AXI_SI_P_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_NOCL2A_QCH,SYSREG_NOCL2A_QCH__QCH_EN, SYSREG_NOCL2A_QCH__CLK_REQ, SYSREG_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_D_NOCL2A_QCH,TREX_D_NOCL2A_QCH__QCH_EN, TREX_D_NOCL2A_QCH__CLK_REQ, TREX_D_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_P_NOCL2A_QCH,TREX_P_NOCL2A_QCH__QCH_EN, TREX_P_NOCL2A_QCH__CLK_REQ, TREX_P_NOCL2A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_NPUMEM_QCH,IP_NPUMEM_QCH__QCH_EN, IP_NPUMEM_QCH__CLK_REQ, IP_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_NPUMEM_QCH_2,IP_NPUMEM_QCH_2__QCH_EN, IP_NPUMEM_QCH_2__CLK_REQ, IP_NPUMEM_QCH_2__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ8_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ8_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ9_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDREQ9_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH,LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ8_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ8_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ9_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRREQ9_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH,LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH,LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH,LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH,LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP8_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDRSP9_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH,LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH,LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH,LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH,LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH,LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP8_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH,LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH,LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRRSP9_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_NPUMEM_NOCD_QCH,RSTnSYNC_CLK_NPUMEM_NOCD_QCH__QCH_EN, RSTnSYNC_CLK_NPUMEM_NOCD_QCH__CLK_REQ, RSTnSYNC_CLK_NPUMEM_NOCD_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_NPUMEM_NOCD_QCH,RSTnSYNC_SR_CLK_NPUMEM_NOCD_QCH__QCH_EN, RSTnSYNC_SR_CLK_NPUMEM_NOCD_QCH__CLK_REQ, RSTnSYNC_SR_CLK_NPUMEM_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH,SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__QCH_EN, SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__CLK_REQ, SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_NPUMEM_QCH,CMU_NPUMEM_QCH__QCH_EN, CMU_NPUMEM_QCH__CLK_REQ, CMU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_NPUMEM_QCH,D_TZPC_NPUMEM_QCH__QCH_EN, D_TZPC_NPUMEM_QCH__CLK_REQ, D_TZPC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_NPUMEM_QCH,ECU_NPUMEM_QCH__QCH_EN, ECU_NPUMEM_QCH__CLK_REQ, ECU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PMU_NPUMEM_QCH,PMU_NPUMEM_QCH__QCH_EN, PMU_NPUMEM_QCH__CLK_REQ, PMU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_NPUMEM_NOCP_QCH,RSTnSYNC_CLK_NPUMEM_NOCP_QCH__QCH_EN, RSTnSYNC_CLK_NPUMEM_NOCP_QCH__CLK_REQ, RSTnSYNC_CLK_NPUMEM_NOCP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_NPUMEM_NOCP_QCH,RSTnSYNC_SR_CLK_NPUMEM_NOCP_QCH__QCH_EN, RSTnSYNC_SR_CLK_NPUMEM_NOCP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_NPUMEM_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DNC_NPUMEM_QCH,SLH_AXI_MI_LP_DNC_NPUMEM_QCH__QCH_EN, SLH_AXI_MI_LP_DNC_NPUMEM_QCH__CLK_REQ, SLH_AXI_MI_LP_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_NPUMEM_QCH,SYSREG_NPUMEM_QCH__QCH_EN, SYSREG_NPUMEM_QCH__CLK_REQ, SYSREG_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C00_QCH_P,I3C00_QCH_P__QCH_EN, I3C00_QCH_P__CLK_REQ, I3C00_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C00_QCH_S,I3C00_QCH_S__QCH_EN, I3C00_QCH_S__CLK_REQ, I3C00_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C01_QCH_P,I3C01_QCH_P__QCH_EN, I3C01_QCH_P__CLK_REQ, I3C01_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C01_QCH_S,I3C01_QCH_S__QCH_EN, I3C01_QCH_S__CLK_REQ, I3C01_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_PERIC0_QCH,CMU_PERIC0_QCH__QCH_EN, CMU_PERIC0_QCH__CLK_REQ, CMU_PERIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DBG_UART_QCH,DBG_UART_QCH__QCH_EN, DBG_UART_QCH__CLK_REQ, DBG_UART_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_PERIC0_QCH,D_TZPC_PERIC0_QCH__QCH_EN, D_TZPC_PERIC0_QCH__CLK_REQ, D_TZPC_PERIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_PERIC0_QCH,GPIO_PERIC0_QCH__QCH_EN, GPIO_PERIC0_QCH__CLK_REQ, GPIO_PERIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PWM_QCH,PWM_QCH__QCH_EN, PWM_QCH__CLK_REQ, PWM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_PERIC0_QCH,SLH_AXI_MI_P_PERIC0_QCH__QCH_EN, SLH_AXI_MI_P_PERIC0_QCH__CLK_REQ, SLH_AXI_MI_P_PERIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PERIC0_QCH,SYSREG_PERIC0_QCH__QCH_EN, SYSREG_PERIC0_QCH__CLK_REQ, SYSREG_PERIC0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI04_I2C_QCH,USI04_I2C_QCH__QCH_EN, USI04_I2C_QCH__CLK_REQ, USI04_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI04_USI_QCH,USI04_USI_QCH__QCH_EN, USI04_USI_QCH__CLK_REQ, USI04_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI12_I2C_QCH,USI12_I2C_QCH__QCH_EN, USI12_I2C_QCH__CLK_REQ, USI12_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI13_I2C_QCH,USI13_I2C_QCH__QCH_EN, USI13_I2C_QCH__CLK_REQ, USI13_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C02_QCH_P,I3C02_QCH_P__QCH_EN, I3C02_QCH_P__CLK_REQ, I3C02_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C02_QCH_S,I3C02_QCH_S__QCH_EN, I3C02_QCH_S__CLK_REQ, I3C02_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C04_QCH_P,I3C04_QCH_P__QCH_EN, I3C04_QCH_P__CLK_REQ, I3C04_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C04_QCH_S,I3C04_QCH_S__QCH_EN, I3C04_QCH_S__CLK_REQ, I3C04_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C05_QCH_P,I3C05_QCH_P__QCH_EN, I3C05_QCH_P__CLK_REQ, I3C05_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C05_QCH_S,I3C05_QCH_S__QCH_EN, I3C05_QCH_S__CLK_REQ, I3C05_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(BT_UART_QCH,BT_UART_QCH__QCH_EN, BT_UART_QCH__CLK_REQ, BT_UART_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_PERIC1_QCH,CMU_PERIC1_QCH__QCH_EN, CMU_PERIC1_QCH__CLK_REQ, CMU_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_PERIC1_QCH,D_TZPC_PERIC1_QCH__QCH_EN, D_TZPC_PERIC1_QCH__CLK_REQ, D_TZPC_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_PERIC1_QCH,GPIO_PERIC1_QCH__QCH_EN, GPIO_PERIC1_QCH__CLK_REQ, GPIO_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PERIC1_I2C_QCH,PERIC1_I2C_QCH__QCH_EN, PERIC1_I2C_QCH__CLK_REQ, PERIC1_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_PERIC1_QCH,SLH_AXI_MI_P_PERIC1_QCH__QCH_EN, SLH_AXI_MI_P_PERIC1_QCH__CLK_REQ, SLH_AXI_MI_P_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PERIC1_QCH,SYSREG_PERIC1_QCH__QCH_EN, SYSREG_PERIC1_QCH__CLK_REQ, SYSREG_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI07_SPI_I2C_QCH,USI07_SPI_I2C_QCH__QCH_EN, USI07_SPI_I2C_QCH__CLK_REQ, USI07_SPI_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI07_USI_QCH,USI07_USI_QCH__QCH_EN, USI07_USI_QCH__CLK_REQ, USI07_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI08_SPI_I2C_QCH,USI08_SPI_I2C_QCH__QCH_EN, USI08_SPI_I2C_QCH__CLK_REQ, USI08_SPI_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI08_USI_QCH,USI08_USI_QCH__QCH_EN, USI08_USI_QCH__CLK_REQ, USI08_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI09_I2C_QCH,USI09_I2C_QCH__QCH_EN, USI09_I2C_QCH__CLK_REQ, USI09_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI09_USI_QCH,USI09_USI_QCH__QCH_EN, USI09_USI_QCH__CLK_REQ, USI09_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI10_I2C_QCH,USI10_I2C_QCH__QCH_EN, USI10_I2C_QCH__CLK_REQ, USI10_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI10_USI_QCH,USI10_USI_QCH__QCH_EN, USI10_USI_QCH__CLK_REQ, USI10_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI14_I2C_QCH,USI14_I2C_QCH__QCH_EN, USI14_I2C_QCH__CLK_REQ, USI14_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI15_I2C_QCH,USI15_I2C_QCH__QCH_EN, USI15_I2C_QCH__CLK_REQ, USI15_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI16_I2C_QCH,USI16_I2C_QCH__QCH_EN, USI16_I2C_QCH__CLK_REQ, USI16_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH,SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__QCH_EN, SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__CLK_REQ, SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C03_OIS_QCH_P,I3C03_OIS_QCH_P__QCH_EN, I3C03_OIS_QCH_P__CLK_REQ, I3C03_OIS_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C03_OIS_QCH_S,I3C03_OIS_QCH_S__QCH_EN, I3C03_OIS_QCH_S__CLK_REQ, I3C03_OIS_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C06_QCH_P,I3C06_QCH_P__QCH_EN, I3C06_QCH_P__CLK_REQ, I3C06_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C06_QCH_S,I3C06_QCH_S__QCH_EN, I3C06_QCH_S__CLK_REQ, I3C06_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C07_QCH_P,I3C07_QCH_P__QCH_EN, I3C07_QCH_P__CLK_REQ, I3C07_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C07_QCH_S,I3C07_QCH_S__QCH_EN, I3C07_QCH_S__CLK_REQ, I3C07_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C08_QCH_P,I3C08_QCH_P__QCH_EN, I3C08_QCH_P__CLK_REQ, I3C08_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C08_QCH_S,I3C08_QCH_S__QCH_EN, I3C08_QCH_S__CLK_REQ, I3C08_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C09_QCH_P,I3C09_QCH_P__QCH_EN, I3C09_QCH_P__CLK_REQ, I3C09_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C09_QCH_S,I3C09_QCH_S__QCH_EN, I3C09_QCH_S__CLK_REQ, I3C09_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C10_QCH_P,I3C10_QCH_P__QCH_EN, I3C10_QCH_P__CLK_REQ, I3C10_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C10_QCH_S,I3C10_QCH_S__QCH_EN, I3C10_QCH_S__CLK_REQ, I3C10_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C11_QCH_P,I3C11_QCH_P__QCH_EN, I3C11_QCH_P__CLK_REQ, I3C11_QCH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C11_QCH_S,I3C11_QCH_S__QCH_EN, I3C11_QCH_S__CLK_REQ, I3C11_QCH_S__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_PERIC2_QCH,CMU_PERIC2_QCH__QCH_EN, CMU_PERIC2_QCH__CLK_REQ, CMU_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_PERIC2_QCH,D_TZPC_PERIC2_QCH__QCH_EN, D_TZPC_PERIC2_QCH__CLK_REQ, D_TZPC_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_PERIC2_QCH,GPIO_PERIC2_QCH__QCH_EN, GPIO_PERIC2_QCH__CLK_REQ, GPIO_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_CSIS_PERIC2_QCH,SLH_AXI_MI_LP_CSIS_PERIC2_QCH__QCH_EN, SLH_AXI_MI_LP_CSIS_PERIC2_QCH__CLK_REQ, SLH_AXI_MI_LP_CSIS_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_PERIC2_QCH,SLH_AXI_MI_P_PERIC2_QCH__QCH_EN, SLH_AXI_MI_P_PERIC2_QCH__CLK_REQ, SLH_AXI_MI_P_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PERIC2_QCH,SYSREG_PERIC2_QCH__QCH_EN, SYSREG_PERIC2_QCH__CLK_REQ, SYSREG_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI00_SPI_I2C_QCH,USI00_SPI_I2C_QCH__QCH_EN, USI00_SPI_I2C_QCH__CLK_REQ, USI00_SPI_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI00_USI_QCH,USI00_USI_QCH__QCH_EN, USI00_USI_QCH__CLK_REQ, USI00_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI01_SPI_I2C_QCH,USI01_SPI_I2C_QCH__QCH_EN, USI01_SPI_I2C_QCH__CLK_REQ, USI01_SPI_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI01_USI_QCH,USI01_USI_QCH__QCH_EN, USI01_USI_QCH__CLK_REQ, USI01_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI02_I2C_QCH,USI02_I2C_QCH__QCH_EN, USI02_I2C_QCH__CLK_REQ, USI02_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI02_USI_QCH,USI02_USI_QCH__QCH_EN, USI02_USI_QCH__CLK_REQ, USI02_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI03_I2C_QCH,USI03_I2C_QCH__QCH_EN, USI03_I2C_QCH__CLK_REQ, USI03_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI03_USI_QCH,USI03_USI_QCH__QCH_EN, USI03_USI_QCH__CLK_REQ, USI03_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI05_I2C_QCH,USI05_I2C_QCH__QCH_EN, USI05_I2C_QCH__CLK_REQ, USI05_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI05_USI_OIS_QCH,USI05_USI_OIS_QCH__QCH_EN, USI05_USI_OIS_QCH__CLK_REQ, USI05_USI_OIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI06_I2C_QCH,USI06_I2C_QCH__QCH_EN, USI06_I2C_QCH__CLK_REQ, USI06_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI06_USI_OIS_QCH,USI06_USI_OIS_QCH__QCH_EN, USI06_USI_OIS_QCH__CLK_REQ, USI06_USI_OIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI11_I2C_QCH,USI11_I2C_QCH__QCH_EN, USI11_I2C_QCH__CLK_REQ, USI11_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI11_USI_QCH,USI11_USI_QCH__QCH_EN, USI11_USI_QCH__CLK_REQ, USI11_USI_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI17_I2C_QCH,USI17_I2C_QCH__QCH_EN, USI17_I2C_QCH__CLK_REQ, USI17_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI18_I2C_QCH,USI18_I2C_QCH__QCH_EN, USI18_I2C_QCH__CLK_REQ, USI18_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI19_I2C_QCH,USI19_I2C_QCH__QCH_EN, USI19_I2C_QCH__CLK_REQ, USI19_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI20_I2C_QCH,USI20_I2C_QCH__QCH_EN, USI20_I2C_QCH__CLK_REQ, USI20_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(USI21_I2C_QCH,USI21_I2C_QCH__QCH_EN, USI21_I2C_QCH__CLK_REQ, USI21_I2C_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH,SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__QCH_EN, SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__CLK_REQ, SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GIC_QCH,GIC_QCH__QCH_EN, GIC_QCH__CLK_REQ, GIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH,LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__QCH_EN, LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__CLK_REQ, LH_AST_MI_LD_ICCCPUGICCLUSTER0_CPUCL0_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH,LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__QCH_EN, LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__CLK_REQ, LH_AST_SI_LD_IRIGICCPUCLUSTER0_PERIS_CPUCL0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_GIC_PERIS_QCH,SLH_AXI_MI_P_GIC_PERIS_QCH__QCH_EN, SLH_AXI_MI_P_GIC_PERIS_QCH__CLK_REQ, SLH_AXI_MI_P_GIC_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D_PERIS_QCH,LH_AXI_SI_D_PERIS_QCH__QCH_EN, LH_AXI_SI_D_PERIS_QCH__CLK_REQ, LH_AXI_SI_D_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PDMA_QCH,PDMA_QCH__QCH_EN, PDMA_QCH__CLK_REQ, PDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PERIS_QCH_S0,S2MPU_S0_PERIS_QCH_S0__QCH_EN, S2MPU_S0_PERIS_QCH_S0__CLK_REQ, S2MPU_S0_PERIS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_PERIS_QCH_S0,S2MPU_S0_PMMU0_PERIS_QCH_S0__QCH_EN, S2MPU_S0_PMMU0_PERIS_QCH_S0__CLK_REQ, S2MPU_S0_PMMU0_PERIS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_PERIS_QCH,SLH_AST_SI_G_PPMU_PERIS_QCH__QCH_EN, SLH_AST_SI_G_PPMU_PERIS_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPDMA_QCH,SPDMA_QCH__QCH_EN, SPDMA_QCH__CLK_REQ, SPDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D_PDMA_QCH,VGEN_D_PDMA_QCH__QCH_EN, VGEN_D_PDMA_QCH__CLK_REQ, VGEN_D_PDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_D_SPDMA_QCH,VGEN_D_SPDMA_QCH__QCH_EN, VGEN_D_SPDMA_QCH__CLK_REQ, VGEN_D_SPDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_PERIS_QCH,CMU_PERIS_QCH__QCH_EN, CMU_PERIS_QCH__CLK_REQ, CMU_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_PERIS_QCH,D_TZPC_PERIS_QCH__QCH_EN, D_TZPC_PERIS_QCH__CLK_REQ, D_TZPC_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCT_QCH,MCT_QCH__QCH_EN, MCT_QCH__CLK_REQ, MCT_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MCT_SUB_QCH,MCT_SUB_QCH__QCH_EN, MCT_SUB_QCH__CLK_REQ, MCT_SUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_PERIS_QCH,PPMU_D_PERIS_QCH__QCH_EN, PPMU_D_PERIS_QCH__CLK_REQ, PPMU_D_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_D_PDMA_QCH,QE_D_PDMA_QCH__QCH_EN, QE_D_PDMA_QCH__CLK_REQ, QE_D_PDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(QE_D_SPDMA_QCH,QE_D_SPDMA_QCH__QCH_EN, QE_D_SPDMA_QCH__CLK_REQ, QE_D_SPDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_PERIS_QCH,SLH_AXI_MI_P_PERIS_QCH__QCH_EN, SLH_AXI_MI_P_PERIS_QCH__CLK_REQ, SLH_AXI_MI_P_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_PERIS_QCH,SPC_PERIS_QCH__QCH_EN, SPC_PERIS_QCH__CLK_REQ, SPC_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_PERIS_QCH,SYSREG_PERIS_QCH__QCH_EN, SYSREG_PERIS_QCH__CLK_REQ, SYSREG_PERIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TMU_0_QCH,TMU_0_QCH__QCH_EN, TMU_0_QCH__CLK_REQ, TMU_0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TMU_1_QCH,TMU_1_QCH__QCH_EN, TMU_1_QCH__CLK_REQ, TMU_1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TMU_2_QCH,TMU_2_QCH__QCH_EN, TMU_2_QCH__CLK_REQ, TMU_2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TMU_3_QCH,TMU_3_QCH__QCH_EN, TMU_3_QCH__CLK_REQ, TMU_3_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT0_QCH,WDT0_QCH__QCH_EN, WDT0_QCH__CLK_REQ, WDT0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT1_QCH,WDT1_QCH__QCH_EN, WDT1_QCH__CLK_REQ, WDT1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(OTP_CON_SUB_QCH,OTP_CON_SUB_QCH__QCH_EN, OTP_CON_SUB_QCH__CLK_REQ, OTP_CON_SUB_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(OTP_CON_TOP_QCH,OTP_CON_TOP_QCH__QCH_EN, OTP_CON_TOP_QCH__CLK_REQ, OTP_CON_TOP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_BRP_RGBP_QCH,LH_AST_MI_OTF_BRP_RGBP_QCH__QCH_EN, LH_AST_MI_OTF_BRP_RGBP_QCH__CLK_REQ, LH_AST_MI_OTF_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_RGBP_DLNE_QCH,LH_AST_SI_OTF_RGBP_DLNE_QCH__QCH_EN, LH_AST_SI_OTF_RGBP_DLNE_QCH__CLK_REQ, LH_AST_SI_OTF_RGBP_DLNE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_RGBP_MCFP_QCH,LH_AST_SI_OTF_RGBP_MCFP_QCH__QCH_EN, LH_AST_SI_OTF_RGBP_MCFP_QCH__CLK_REQ, LH_AST_SI_OTF_RGBP_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD0_BRP_RGBP_QCH,LH_AXI_MI_LD0_BRP_RGBP_QCH__QCH_EN, LH_AXI_MI_LD0_BRP_RGBP_QCH__CLK_REQ, LH_AXI_MI_LD0_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD1_BRP_RGBP_QCH,LH_AXI_MI_LD1_BRP_RGBP_QCH__QCH_EN, LH_AXI_MI_LD1_BRP_RGBP_QCH__CLK_REQ, LH_AXI_MI_LD1_BRP_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_RGBP_QCH,LH_AXI_SI_D0_RGBP_QCH__QCH_EN, LH_AXI_SI_D0_RGBP_QCH__CLK_REQ, LH_AXI_SI_D0_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_RGBP_QCH,LH_AXI_SI_D1_RGBP_QCH__QCH_EN, LH_AXI_SI_D1_RGBP_QCH__CLK_REQ, LH_AXI_SI_D1_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(L_SIU_RGBP_QCH,L_SIU_RGBP_QCH__QCH_EN, L_SIU_RGBP_QCH__CLK_REQ, L_SIU_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RGBP_QCH,RGBP_QCH__QCH_EN, RGBP_QCH__CLK_REQ, RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RGBP_QCH_VOTF0,RGBP_QCH_VOTF0__QCH_EN, RGBP_QCH_VOTF0__CLK_REQ, RGBP_QCH_VOTF0__IGNORE_FORCE_PM_EN),
        CLK_QCH(RGBP_QCH_VOTF1,RGBP_QCH_VOTF1__QCH_EN, RGBP_QCH_VOTF1__CLK_REQ, RGBP_QCH_VOTF1__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_RGBP_QCH,SLH_AST_SI_G_PPMU_RGBP_QCH__QCH_EN, SLH_AST_SI_G_PPMU_RGBP_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_RGBP_QCH_S0,SYSMMU_S0_PMMU0_RGBP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_RGBP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_RGBP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_RGBP_QCH_S0,SYSMMU_S0_PMMU1_RGBP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_RGBP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_RGBP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_RGBP_QCH_S0,SYSMMU_S0_RGBP_QCH_S0__QCH_EN, SYSMMU_S0_RGBP_QCH_S0__CLK_REQ, SYSMMU_S0_RGBP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_RGBP_QCH,VGEN_LITE_RGBP_QCH__QCH_EN, VGEN_LITE_RGBP_QCH__CLK_REQ, VGEN_LITE_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_RGBP_QCH,CMU_RGBP_QCH__QCH_EN, CMU_RGBP_QCH__CLK_REQ, CMU_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_RGBP_QCH,D_TZPC_RGBP_QCH__QCH_EN, D_TZPC_RGBP_QCH__CLK_REQ, D_TZPC_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_RGBP_QCH,PPMU_D0_RGBP_QCH__QCH_EN, PPMU_D0_RGBP_QCH__CLK_REQ, PPMU_D0_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_RGBP_QCH,PPMU_D1_RGBP_QCH__QCH_EN, PPMU_D1_RGBP_QCH__CLK_REQ, PPMU_D1_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_RGBP_QCH,SLH_AXI_MI_P_RGBP_QCH__QCH_EN, SLH_AXI_MI_P_RGBP_QCH__CLK_REQ, SLH_AXI_MI_P_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_RGBP_QCH,SYSREG_RGBP_QCH__QCH_EN, SYSREG_RGBP_QCH__CLK_REQ, SYSREG_RGBP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_S2D_QCH,CMU_S2D_QCH__QCH_EN, CMU_S2D_QCH__CLK_REQ, CMU_S2D_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH,SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__QCH_EN, SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__CLK_REQ, SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_SDMA_QCH,IP_SDMA_QCH__QCH_EN, IP_SDMA_QCH__CLK_REQ, IP_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH,LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH,LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__QCH_EN, LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__CLK_REQ, LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_MMU_DNC_SDMA_QCH,LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__QCH_EN, LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__CLK_REQ, LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D0_SDMA_NOCL1A_QCH,LH_TAXI_SI_D0_SDMA_NOCL1A_QCH__QCH_EN, LH_TAXI_SI_D0_SDMA_NOCL1A_QCH__CLK_REQ, LH_TAXI_SI_D0_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D1_SDMA_NOCL1A_QCH,LH_TAXI_SI_D1_SDMA_NOCL1A_QCH__QCH_EN, LH_TAXI_SI_D1_SDMA_NOCL1A_QCH__CLK_REQ, LH_TAXI_SI_D1_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D2_SDMA_NOCL1A_QCH,LH_TAXI_SI_D2_SDMA_NOCL1A_QCH__QCH_EN, LH_TAXI_SI_D2_SDMA_NOCL1A_QCH__CLK_REQ, LH_TAXI_SI_D2_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_TAXI_SI_D3_SDMA_NOCL1A_QCH,LH_TAXI_SI_D3_SDMA_NOCL1A_QCH__QCH_EN, LH_TAXI_SI_D3_SDMA_NOCL1A_QCH__CLK_REQ, LH_TAXI_SI_D3_SDMA_NOCL1A_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_SDMA_NOCD_QCH,RSTnSYNC_CLK_SDMA_NOCD_QCH__QCH_EN, RSTnSYNC_CLK_SDMA_NOCD_QCH__CLK_REQ, RSTnSYNC_CLK_SDMA_NOCD_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_SDMA_NOCD_QCH,RSTnSYNC_SR_CLK_SDMA_NOCD_QCH__QCH_EN, RSTnSYNC_SR_CLK_SDMA_NOCD_QCH__CLK_REQ, RSTnSYNC_SR_CLK_SDMA_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_SDMA_QCH,SIU_G_PPMU_SDMA_QCH__QCH_EN, SIU_G_PPMU_SDMA_QCH__CLK_REQ, SIU_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_SDMA_QCH,SLH_AST_SI_G_PPMU_SDMA_QCH__QCH_EN, SLH_AST_SI_G_PPMU_SDMA_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_SDMA_QCH_S0,SYSMMU_S0_PMMU0_SDMA_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_SDMA_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_SDMA_QCH_S0,SYSMMU_S0_PMMU1_SDMA_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_SDMA_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_SDMA_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU2_SDMA_QCH_S0,SYSMMU_S0_PMMU2_SDMA_QCH_S0__QCH_EN, SYSMMU_S0_PMMU2_SDMA_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU2_SDMA_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU3_SDMA_QCH_S0,SYSMMU_S0_PMMU3_SDMA_QCH_S0__QCH_EN, SYSMMU_S0_PMMU3_SDMA_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU3_SDMA_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_SDMA_QCH_S0,SYSMMU_S0_SDMA_QCH_S0__QCH_EN, SYSMMU_S0_SDMA_QCH_S0__CLK_REQ, SYSMMU_S0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S1_PMMU0_SDMA_QCH_S0,SYSMMU_S1_PMMU0_SDMA_QCH_S0__QCH_EN, SYSMMU_S1_PMMU0_SDMA_QCH_S0__CLK_REQ, SYSMMU_S1_PMMU0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S1_SDMA_QCH_S0,SYSMMU_S1_SDMA_QCH_S0__QCH_EN, SYSMMU_S1_SDMA_QCH_S0__CLK_REQ, SYSMMU_S1_SDMA_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_SDMA_QCH,VGEN_LITE_SDMA_QCH__QCH_EN, VGEN_LITE_SDMA_QCH__CLK_REQ, VGEN_LITE_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_SDMA_QCH,VGEN_SDMA_QCH__QCH_EN, VGEN_SDMA_QCH__CLK_REQ, VGEN_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_SDMA_QCH,CMU_SDMA_QCH__QCH_EN, CMU_SDMA_QCH__CLK_REQ, CMU_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_SDMA_QCH,D_TZPC_SDMA_QCH__QCH_EN, D_TZPC_SDMA_QCH__CLK_REQ, D_TZPC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_SDMA_QCH,ECU_SDMA_QCH__QCH_EN, ECU_SDMA_QCH__CLK_REQ, ECU_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PMU_SDMA_QCH,PMU_SDMA_QCH__QCH_EN, PMU_SDMA_QCH__CLK_REQ, PMU_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_IPDNC_QCH,PPMU_IPDNC_QCH__QCH_EN, PPMU_IPDNC_QCH__CLK_REQ, PPMU_IPDNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_SDMA0_QCH,PPMU_SDMA0_QCH__QCH_EN, PPMU_SDMA0_QCH__CLK_REQ, PPMU_SDMA0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_SDMA1_QCH,PPMU_SDMA1_QCH__QCH_EN, PPMU_SDMA1_QCH__CLK_REQ, PPMU_SDMA1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_SDMA2_QCH,PPMU_SDMA2_QCH__QCH_EN, PPMU_SDMA2_QCH__CLK_REQ, PPMU_SDMA2_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_SDMA3_QCH,PPMU_SDMA3_QCH__QCH_EN, PPMU_SDMA3_QCH__CLK_REQ, PPMU_SDMA3_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_SDMA_NOCP_QCH,RSTnSYNC_CLK_SDMA_NOCP_QCH__QCH_EN, RSTnSYNC_CLK_SDMA_NOCP_QCH__CLK_REQ, RSTnSYNC_CLK_SDMA_NOCP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_SDMA_NOCP_QCH,RSTnSYNC_SR_CLK_SDMA_NOCP_QCH__QCH_EN, RSTnSYNC_SR_CLK_SDMA_NOCP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_SDMA_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DNC_SDMA_QCH,SLH_AXI_MI_LP_DNC_SDMA_QCH__QCH_EN, SLH_AXI_MI_LP_DNC_SDMA_QCH__CLK_REQ, SLH_AXI_MI_LP_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_SDMA_QCH,SYSREG_SDMA_QCH__QCH_EN, SYSREG_SDMA_QCH__CLK_REQ, SYSREG_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TREX_D_SDMA_QCH,TREX_D_SDMA_QCH__QCH_EN, TREX_D_SDMA_QCH__CLK_REQ, TREX_D_SDMA_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_SNPU_QCH,IP_SNPU_QCH__QCH_EN, IP_SNPU_QCH__CLK_REQ, IP_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_SNPU_QCH_CORE,IP_SNPU_QCH_CORE__QCH_EN, IP_SNPU_QCH_CORE__CLK_REQ, IP_SNPU_QCH_CORE__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH,LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__QCH_EN, LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__CLK_REQ, LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH,LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__QCH_EN, LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__CLK_REQ, LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH,LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__QCH_EN, LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__CLK_REQ, LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_SNPU_NOCD_QCH,RSTnSYNC_CLK_SNPU_NOCD_QCH__QCH_EN, RSTnSYNC_CLK_SNPU_NOCD_QCH__CLK_REQ, RSTnSYNC_CLK_SNPU_NOCD_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_SNPU_NOCD_QCH,RSTnSYNC_SR_CLK_SNPU_NOCD_QCH__QCH_EN, RSTnSYNC_SR_CLK_SNPU_NOCD_QCH__CLK_REQ, RSTnSYNC_SR_CLK_SNPU_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_SNPU_QCH,CMU_SNPU_QCH__QCH_EN, CMU_SNPU_QCH__CLK_REQ, CMU_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_SNPU_QCH,D_TZPC_SNPU_QCH__QCH_EN, D_TZPC_SNPU_QCH__CLK_REQ, D_TZPC_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_SNPU_QCH,ECU_SNPU_QCH__QCH_EN, ECU_SNPU_QCH__CLK_REQ, ECU_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PMU_SNPU_QCH,PMU_SNPU_QCH__QCH_EN, PMU_SNPU_QCH__CLK_REQ, PMU_SNPU_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_SNPU_NOCP_QCH,RSTnSYNC_CLK_SNPU_NOCP_QCH__QCH_EN, RSTnSYNC_CLK_SNPU_NOCP_QCH__CLK_REQ, RSTnSYNC_CLK_SNPU_NOCP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_SNPU_NOCP_QCH,RSTnSYNC_SR_CLK_SNPU_NOCP_QCH__QCH_EN, RSTnSYNC_SR_CLK_SNPU_NOCP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_SNPU_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DNC_SNPU_QCH,SLH_AXI_MI_LP_DNC_SNPU_QCH__QCH_EN, SLH_AXI_MI_LP_DNC_SNPU_QCH__CLK_REQ, SLH_AXI_MI_LP_DNC_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_SNPU_QCH,SYSREG_SNPU_QCH__QCH_EN, SYSREG_SNPU_QCH__CLK_REQ, SYSREG_SNPU_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_SNPU_OSCCLK_QCH,RSTnSYNC_CLK_SNPU_OSCCLK_QCH__QCH_EN, RSTnSYNC_CLK_SNPU_OSCCLK_QCH__CLK_REQ, RSTnSYNC_CLK_SNPU_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_SNPU_QCH,IP_SNPU_QCH__QCH_EN, IP_SNPU_QCH__CLK_REQ, IP_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_SNPU_QCH_CORE,IP_SNPU_QCH_CORE__QCH_EN, IP_SNPU_QCH_CORE__CLK_REQ, IP_SNPU_QCH_CORE__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH,LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH,LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__QCH_EN, LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__CLK_REQ, LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH,LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__QCH_EN, LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__CLK_REQ, LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH,LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__QCH_EN, LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__CLK_REQ, LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_SNPU_NOCD_QCH,RSTnSYNC_CLK_SNPU_NOCD_QCH__QCH_EN, RSTnSYNC_CLK_SNPU_NOCD_QCH__CLK_REQ, RSTnSYNC_CLK_SNPU_NOCD_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_SNPU_NOCD_QCH,RSTnSYNC_SR_CLK_SNPU_NOCD_QCH__QCH_EN, RSTnSYNC_SR_CLK_SNPU_NOCD_QCH__CLK_REQ, RSTnSYNC_SR_CLK_SNPU_NOCD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_SNPU_QCH,CMU_SNPU_QCH__QCH_EN, CMU_SNPU_QCH__CLK_REQ, CMU_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_SNPU_QCH,D_TZPC_SNPU_QCH__QCH_EN, D_TZPC_SNPU_QCH__CLK_REQ, D_TZPC_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_SNPU_QCH,ECU_SNPU_QCH__QCH_EN, ECU_SNPU_QCH__CLK_REQ, ECU_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PMU_SNPU_QCH,PMU_SNPU_QCH__QCH_EN, PMU_SNPU_QCH__CLK_REQ, PMU_SNPU_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_SNPU_NOCP_QCH,RSTnSYNC_CLK_SNPU_NOCP_QCH__QCH_EN, RSTnSYNC_CLK_SNPU_NOCP_QCH__CLK_REQ, RSTnSYNC_CLK_SNPU_NOCP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_SNPU_NOCP_QCH,RSTnSYNC_SR_CLK_SNPU_NOCP_QCH__QCH_EN, RSTnSYNC_SR_CLK_SNPU_NOCP_QCH__CLK_REQ, RSTnSYNC_SR_CLK_SNPU_NOCP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_DNC_SNPU_QCH,SLH_AXI_MI_LP_DNC_SNPU_QCH__QCH_EN, SLH_AXI_MI_LP_DNC_SNPU_QCH__CLK_REQ, SLH_AXI_MI_LP_DNC_SNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_SNPU_QCH,SYSREG_SNPU_QCH__QCH_EN, SYSREG_SNPU_QCH__CLK_REQ, SYSREG_SNPU_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_SNPU_OSCCLK_QCH,RSTnSYNC_CLK_SNPU_OSCCLK_QCH__QCH_EN, RSTnSYNC_CLK_SNPU_OSCCLK_QCH__CLK_REQ, RSTnSYNC_CLK_SNPU_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D_SSP_QCH,LH_ACEL_SI_D_SSP_QCH__QCH_EN, LH_ACEL_SI_D_SSP_QCH__CLK_REQ, LH_ACEL_SI_D_SSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_PSP_SSP_QCH,LH_AXI_MI_ID_PSP_SSP_QCH__QCH_EN, LH_AXI_MI_ID_PSP_SSP_QCH__CLK_REQ, LH_AXI_MI_ID_PSP_SSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_STRONG_SSP_QCH,LH_AXI_MI_ID_STRONG_SSP_QCH__QCH_EN, LH_AXI_MI_ID_STRONG_SSP_QCH__CLK_REQ, LH_AXI_MI_ID_STRONG_SSP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_SSP_CM35P_QCH,RSTnSYNC_CLK_SSP_CM35P_QCH__QCH_EN, RSTnSYNC_CLK_SSP_CM35P_QCH__CLK_REQ, RSTnSYNC_CLK_SSP_CM35P_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU0_SSP_QCH,S2MPU_S0_PMMU0_SSP_QCH__QCH_EN, S2MPU_S0_PMMU0_SSP_QCH__CLK_REQ, S2MPU_S0_PMMU0_SSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_SSP_QCH,S2MPU_S0_SSP_QCH__QCH_EN, S2MPU_S0_SSP_QCH__CLK_REQ, S2MPU_S0_SSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_SSP_QCH,SLH_AST_SI_G_PPMU_SSP_QCH__QCH_EN, SLH_AST_SI_G_PPMU_SSP_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_SSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_BAAW,SS_PSP_QCH_BAAW__QCH_EN, SS_PSP_QCH_BAAW__CLK_REQ, SS_PSP_QCH_BAAW__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_CM35P,SS_PSP_QCH_CM35P__QCH_EN, SS_PSP_QCH_CM35P__CLK_REQ, SS_PSP_QCH_CM35P__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_DBG,SS_PSP_QCH_DBG__QCH_EN, SS_PSP_QCH_DBG__CLK_REQ, SS_PSP_QCH_DBG__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_FPU,SS_PSP_QCH_FPU__QCH_EN, SS_PSP_QCH_FPU__CLK_REQ, SS_PSP_QCH_FPU__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_LH_D,SS_PSP_QCH_LH_D__QCH_EN, SS_PSP_QCH_LH_D__CLK_REQ, SS_PSP_QCH_LH_D__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_LH_P,SS_PSP_QCH_LH_P__QCH_EN, SS_PSP_QCH_LH_P__CLK_REQ, SS_PSP_QCH_LH_P__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_MB_AP,SS_PSP_QCH_MB_AP__QCH_EN, SS_PSP_QCH_MB_AP__CLK_REQ, SS_PSP_QCH_MB_AP__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_MB_CP,SS_PSP_QCH_MB_CP__QCH_EN, SS_PSP_QCH_MB_CP__CLK_REQ, SS_PSP_QCH_MB_CP__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_SC,SS_PSP_QCH_SC__QCH_EN, SS_PSP_QCH_SC__CLK_REQ, SS_PSP_QCH_SC__IGNORE_FORCE_PM_EN),
        CLK_QCH(SS_PSP_QCH_SYSREG,SS_PSP_QCH_SYSREG__QCH_EN, SS_PSP_QCH_SYSREG__CLK_REQ, SS_PSP_QCH_SYSREG__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_SSP_QCH,CMU_SSP_QCH__QCH_EN, CMU_SSP_QCH__CLK_REQ, CMU_SSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_SSP_QCH,D_TZPC_SSP_QCH__QCH_EN, D_TZPC_SSP_QCH__CLK_REQ, D_TZPC_SSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_IP_PSP_SSP_QCH,LH_AXI_SI_IP_PSP_SSP_QCH__QCH_EN, LH_AXI_SI_IP_PSP_SSP_QCH__CLK_REQ, LH_AXI_SI_IP_PSP_SSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_SSP_QCH,PPMU_SSP_QCH__QCH_EN, PPMU_SSP_QCH__CLK_REQ, PPMU_SSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(RTIC_QCH,RTIC_QCH__QCH_EN, RTIC_QCH__CLK_REQ, RTIC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_SSP_QCH,SLH_AXI_MI_P_SSP_QCH__QCH_EN, SLH_AXI_MI_P_SSP_QCH__CLK_REQ, SLH_AXI_MI_P_SSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_SSP_QCH,SYSREG_SSP_QCH__QCH_EN, SYSREG_SSP_QCH__CLK_REQ, SYSREG_SSP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_SSP_QCH,VGEN_LITE_SSP_QCH__QCH_EN, VGEN_LITE_SSP_QCH__CLK_REQ, VGEN_LITE_SSP_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_SSP_PUF_QCH,RSTnSYNC_SR_CLK_SSP_PUF_QCH__QCH_EN, RSTnSYNC_SR_CLK_SSP_PUF_QCH__CLK_REQ, RSTnSYNC_SR_CLK_SSP_PUF_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_STRONG_QCH,CMU_STRONG_QCH__QCH_EN, CMU_STRONG_QCH__CLK_REQ, CMU_STRONG_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_STRONG_OSCCLK_QCH,RSTnSYNC_CLK_STRONG_OSCCLK_QCH__QCH_EN, RSTnSYNC_CLK_STRONG_OSCCLK_QCH__CLK_REQ, RSTnSYNC_CLK_STRONG_OSCCLK_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_CLK_STRONG_OSCCLK_CPU_QCH,RSTnSYNC_CLK_STRONG_OSCCLK_CPU_QCH__QCH_EN, RSTnSYNC_CLK_STRONG_OSCCLK_CPU_QCH__CLK_REQ, RSTnSYNC_CLK_STRONG_OSCCLK_CPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_UFD0_QCH_PCLK,I3C_UFD0_QCH_PCLK__QCH_EN, I3C_UFD0_QCH_PCLK__CLK_REQ, I3C_UFD0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_UFD0_QCH_SCLK,I3C_UFD0_QCH_SCLK__QCH_EN, I3C_UFD0_QCH_SCLK__CLK_REQ, I3C_UFD0_QCH_SCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_UFD1_QCH_PCLK,I3C_UFD1_QCH_PCLK__QCH_EN, I3C_UFD1_QCH_PCLK__CLK_REQ, I3C_UFD1_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(I3C_UFD1_QCH_SCLK,I3C_UFD1_QCH_SCLK__QCH_EN, I3C_UFD1_QCH_SCLK__CLK_REQ, I3C_UFD1_QCH_SCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_D_UFDUNPU_QCH,BAAW_D_UFDUNPU_QCH__QCH_EN, BAAW_D_UFDUNPU_QCH__CLK_REQ, BAAW_D_UFDUNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_UFD_QCH,CMU_UFD_QCH__QCH_EN, CMU_UFD_QCH__CLK_REQ, CMU_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_UFD_QCH,D_TZPC_UFD_QCH__QCH_EN, D_TZPC_UFD_QCH__CLK_REQ, D_TZPC_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_UFD0_QCH,I2C_UFD0_QCH__QCH_EN, I2C_UFD0_QCH__CLK_REQ, I2C_UFD0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(I2C_UFD1_QCH,I2C_UFD1_QCH__QCH_EN, I2C_UFD1_QCH__CLK_REQ, I2C_UFD1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_UFD_UNPU_QCH,LH_AST_SI_OTF_UFD_UNPU_QCH__QCH_EN, LH_AST_SI_OTF_UFD_UNPU_QCH__CLK_REQ, LH_AST_SI_OTF_UFD_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PDMA_UFD_QCH,PDMA_UFD_QCH__QCH_EN, PDMA_UFD_QCH__CLK_REQ, PDMA_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D_UFD_QCH,PPMU_D_UFD_QCH__QCH_EN, PPMU_D_UFD_QCH__CLK_REQ, PPMU_D_UFD_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH,RSTnSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFD_UNPU_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH,RSTnSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(RSTnSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH,RSTnSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__QCH_EN, RSTnSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__CLK_REQ, RSTnSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2PC_UFD_QCH,S2PC_UFD_QCH__QCH_EN, S2PC_UFD_QCH__CLK_REQ, S2PC_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_MI_OTF_CSIS_UFD_QCH,SLH_AST_MI_OTF_CSIS_UFD_QCH__QCH_EN, SLH_AST_MI_OTF_CSIS_UFD_QCH__CLK_REQ, SLH_AST_MI_OTF_CSIS_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_UFD_QCH,SLH_AST_SI_G_PPMU_UFD_QCH__QCH_EN, SLH_AST_SI_G_PPMU_UFD_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_CMGP_UFD_QCH,SLH_AXI_MI_LP_CMGP_UFD_QCH__QCH_EN, SLH_AXI_MI_LP_CMGP_UFD_QCH__CLK_REQ, SLH_AXI_MI_LP_CMGP_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_D_UFD_QCH,SLH_AXI_SI_D_UFD_QCH__QCH_EN, SLH_AXI_SI_D_UFD_QCH__CLK_REQ, SLH_AXI_SI_D_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LD_UFD_UNPU_QCH,SLH_AXI_SI_LD_UFD_UNPU_QCH__QCH_EN, SLH_AXI_SI_LD_UFD_UNPU_QCH__CLK_REQ, SLH_AXI_SI_LD_UFD_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_UFD_CSIS_QCH,SLH_AXI_SI_LP_UFD_CSIS_QCH__QCH_EN, SLH_AXI_SI_LP_UFD_CSIS_QCH__CLK_REQ, SLH_AXI_SI_LP_UFD_CSIS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SRAM_MIU_UFD_QCH,SRAM_MIU_UFD_QCH__QCH_EN, SRAM_MIU_UFD_QCH__CLK_REQ, SRAM_MIU_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_UFD_QCH_S0,SYSMMU_S0_PMMU0_UFD_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_UFD_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_UFD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_UFD_QCH_S0,SYSMMU_S0_UFD_QCH_S0__QCH_EN, SYSMMU_S0_UFD_QCH_S0__CLK_REQ, SYSMMU_S0_UFD_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_UFD_QCH,SYSREG_UFD_QCH__QCH_EN, SYSREG_UFD_QCH__CLK_REQ, SYSREG_UFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_UFD_SECURE_QCH,SYSREG_UFD_SECURE_QCH__QCH_EN, SYSREG_UFD_SECURE_QCH__CLK_REQ, SYSREG_UFD_SECURE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_D_UFD_QCH,VGEN_LITE_D_UFD_QCH__QCH_EN, VGEN_LITE_D_UFD_QCH__CLK_REQ, VGEN_LITE_D_UFD_QCH__IGNORE_FORCE_PM_EN),
        //CLK_QCH(uFD_QCH,uFD_QCH__QCH_EN, uFD_QCH__CLK_REQ, uFD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MMC_CARD_QCH,MMC_CARD_QCH__QCH_EN, MMC_CARD_QCH__CLK_REQ, MMC_CARD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_UFS_QCH,CMU_UFS_QCH__QCH_EN, CMU_UFS_QCH__CLK_REQ, CMU_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_UFS_QCH,D_TZPC_UFS_QCH__QCH_EN, D_TZPC_UFS_QCH__CLK_REQ, D_TZPC_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(ECU_UFS_QCH,ECU_UFS_QCH__QCH_EN, ECU_UFS_QCH__CLK_REQ, ECU_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_HSI1UFS_QCH,GPIO_HSI1UFS_QCH__QCH_EN, GPIO_HSI1UFS_QCH__CLK_REQ, GPIO_HSI1UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_UFS_QCH,GPIO_UFS_QCH__QCH_EN, GPIO_UFS_QCH__CLK_REQ, GPIO_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_ACEL_SI_D_UFS_QCH,LH_ACEL_SI_D_UFS_QCH__QCH_EN, LH_ACEL_SI_D_UFS_QCH__CLK_REQ, LH_ACEL_SI_D_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_UFS_QCH,PPMU_UFS_QCH__QCH_EN, PPMU_UFS_QCH__CLK_REQ, PPMU_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_PMMU_UFS_QCH_S0,S2MPU_S0_PMMU_UFS_QCH_S0__QCH_EN, S2MPU_S0_PMMU_UFS_QCH_S0__CLK_REQ, S2MPU_S0_PMMU_UFS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(S2MPU_S0_UFS_QCH_S0,S2MPU_S0_UFS_QCH_S0__QCH_EN, S2MPU_S0_UFS_QCH_S0__CLK_REQ, S2MPU_S0_UFS_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_UFS_QCH,SLH_AST_SI_G_PPMU_UFS_QCH__QCH_EN, SLH_AST_SI_G_PPMU_UFS_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_UFS_QCH,SLH_AXI_MI_P_UFS_QCH__QCH_EN, SLH_AXI_MI_P_UFS_QCH__CLK_REQ, SLH_AXI_MI_P_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SPC_UFS_QCH,SPC_UFS_QCH__QCH_EN, SPC_UFS_QCH__CLK_REQ, SPC_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_UFS_QCH,SYSREG_UFS_QCH__QCH_EN, SYSREG_UFS_QCH__CLK_REQ, SYSREG_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(UFS_EMBD_QCH,UFS_EMBD_QCH__QCH_EN, UFS_EMBD_QCH__CLK_REQ, UFS_EMBD_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(UFS_EMBD_QCH_FMP,UFS_EMBD_QCH_FMP__QCH_EN, UFS_EMBD_QCH_FMP__CLK_REQ, UFS_EMBD_QCH_FMP__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_UFS_QCH,VGEN_LITE_UFS_QCH__QCH_EN, VGEN_LITE_UFS_QCH__CLK_REQ, VGEN_LITE_UFS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(UFS_EMBD_QCH_FPC,UFS_EMBD_QCH_FPC__QCH_EN, UFS_EMBD_QCH_FPC__CLK_REQ, UFS_EMBD_QCH_FPC__IGNORE_FORCE_PM_EN),
        CLK_QCH(UFS_EMBD_QCH_PCS,UFS_EMBD_QCH_PCS__QCH_EN, UFS_EMBD_QCH_PCS__CLK_REQ, UFS_EMBD_QCH_PCS__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_UNPU_QCH,CMU_UNPU_QCH__QCH_EN, CMU_UNPU_QCH__CLK_REQ, CMU_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_UNPU_QCH,IP_UNPU_QCH__QCH_EN, IP_UNPU_QCH__CLK_REQ, IP_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_UNPU_QCH_CLKIN,IP_UNPU_QCH_CLKIN__QCH_EN, IP_UNPU_QCH_CLKIN__CLK_REQ, IP_UNPU_QCH_CLKIN__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_UNPU_QCH_DBGCLK,IP_UNPU_QCH_DBGCLK__QCH_EN, IP_UNPU_QCH_DBGCLK__CLK_REQ, IP_UNPU_QCH_DBGCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(IP_UNPU_QCH_SNPU,IP_UNPU_QCH_SNPU__QCH_EN, IP_UNPU_QCH_SNPU__CLK_REQ, IP_UNPU_QCH_SNPU__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH,LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH,LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__QCH_EN, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__CLK_REQ, LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_UFD_UNPU_QCH,LH_AST_MI_OTF_UFD_UNPU_QCH__QCH_EN, LH_AST_MI_OTF_UFD_UNPU_QCH__CLK_REQ, LH_AST_MI_OTF_UFD_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH,LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__QCH_EN, LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__CLK_REQ, LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_IPUNPU1_UNPU_QCH,LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__QCH_EN, LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__CLK_REQ, LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_IPUNPU0_UNPU_QCH,LH_AXI_SI_ID_IPUNPU0_UNPU_QCH__QCH_EN, LH_AXI_SI_ID_IPUNPU0_UNPU_QCH__CLK_REQ, LH_AXI_SI_ID_IPUNPU0_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LD_UFD_UNPU_QCH,SLH_AXI_MI_LD_UFD_UNPU_QCH__QCH_EN, SLH_AXI_MI_LD_UFD_UNPU_QCH__CLK_REQ, SLH_AXI_MI_LD_UFD_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_UNPUALIVE_QCH,BAAW_UNPUALIVE_QCH__QCH_EN, BAAW_UNPUALIVE_QCH__CLK_REQ, BAAW_UNPUALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_UNPU_QCH,D_TZPC_UNPU_QCH__QCH_EN, D_TZPC_UNPU_QCH__CLK_REQ, D_TZPC_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_ID_IPUNPU0_UNPU_QCH,LH_AXI_MI_ID_IPUNPU0_UNPU_QCH__QCH_EN, LH_AXI_MI_ID_IPUNPU0_UNPU_QCH__CLK_REQ, LH_AXI_MI_ID_IPUNPU0_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_IPUNPU1_UNPU_QCH,LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__QCH_EN, LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__CLK_REQ, LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_LP_ALIVE_UNPU_QCH,SLH_AXI_MI_LP_ALIVE_UNPU_QCH__QCH_EN, SLH_AXI_MI_LP_ALIVE_UNPU_QCH__CLK_REQ, SLH_AXI_MI_LP_ALIVE_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_SI_LP_UNPU_ALIVE_QCH,SLH_AXI_SI_LP_UNPU_ALIVE_QCH__QCH_EN, SLH_AXI_SI_LP_UNPU_ALIVE_QCH__CLK_REQ, SLH_AXI_SI_LP_UNPU_ALIVE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_UNPU_QCH,SYSREG_UNPU_QCH__QCH_EN, SYSREG_UNPU_QCH__CLK_REQ, SYSREG_UNPU_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(BAAW_VTS_QCH,BAAW_VTS_QCH__QCH_EN, BAAW_VTS_QCH__CLK_REQ, BAAW_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_VTS_QCH,CMU_VTS_QCH__QCH_EN, CMU_VTS_QCH__CLK_REQ, CMU_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_IF0_QCH_PCLK,DMIC_IF0_QCH_PCLK__QCH_EN, DMIC_IF0_QCH_PCLK__CLK_REQ, DMIC_IF0_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_IF1_QCH_PCLK,DMIC_IF1_QCH_PCLK__QCH_EN, DMIC_IF1_QCH_PCLK__CLK_REQ, DMIC_IF1_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(DMIC_IF2_QCH_PCLK,DMIC_IF2_QCH_PCLK__QCH_EN, DMIC_IF2_QCH_PCLK__CLK_REQ, DMIC_IF2_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(GPIO_VTS_QCH,GPIO_VTS_QCH__QCH_EN, GPIO_VTS_QCH__CLK_REQ, GPIO_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(INTMEM_CODE_QCH,INTMEM_CODE_QCH__QCH_EN, INTMEM_CODE_QCH__CLK_REQ, INTMEM_CODE_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(INTMEM_DATA0_QCH,INTMEM_DATA0_QCH__QCH_EN, INTMEM_DATA0_QCH__CLK_REQ, INTMEM_DATA0_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(INTMEM_DATA1_QCH,INTMEM_DATA1_QCH__QCH_EN, INTMEM_DATA1_QCH__CLK_REQ, INTMEM_DATA1_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(INTMEM_PCM_QCH,INTMEM_PCM_QCH__QCH_EN, INTMEM_PCM_QCH__CLK_REQ, INTMEM_PCM_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH,LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__QCH_EN, LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__CLK_REQ, LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH,LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__QCH_EN, LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__CLK_REQ, LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_ABOX_VTS_QCH,MAILBOX_ABOX_VTS_QCH__QCH_EN, MAILBOX_ABOX_VTS_QCH__CLK_REQ, MAILBOX_ABOX_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_AP_VTS_QCH,MAILBOX_AP_VTS_QCH__QCH_EN, MAILBOX_AP_VTS_QCH__CLK_REQ, MAILBOX_AP_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(MAILBOX_UNPU_VTS_QCH,MAILBOX_UNPU_VTS_QCH__QCH_EN, MAILBOX_UNPU_VTS_QCH__CLK_REQ, MAILBOX_UNPU_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_VTS_QCH_ACLK,SERIAL_LIF_US_PROX_VTS_QCH_ACLK__QCH_EN, SERIAL_LIF_US_PROX_VTS_QCH_ACLK__CLK_REQ, SERIAL_LIF_US_PROX_VTS_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_VTS_QCH_PCLK,SERIAL_LIF_US_PROX_VTS_QCH_PCLK__QCH_EN, SERIAL_LIF_US_PROX_VTS_QCH_PCLK__CLK_REQ, SERIAL_LIF_US_PROX_VTS_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_VT_QCH_ACLK,SERIAL_LIF_VT_QCH_ACLK__QCH_EN, SERIAL_LIF_VT_QCH_ACLK__CLK_REQ, SERIAL_LIF_VT_QCH_ACLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_VT_QCH_PCLK,SERIAL_LIF_VT_QCH_PCLK__QCH_EN, SERIAL_LIF_VT_QCH_PCLK__CLK_REQ, SERIAL_LIF_VT_QCH_PCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_VTS_QCH,SYSREG_VTS_QCH__QCH_EN, SYSREG_VTS_QCH__CLK_REQ, SYSREG_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(TIMER_QCH,TIMER_QCH__QCH_EN, TIMER_QCH__CLK_REQ, TIMER_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(WDT_VTS_QCH,WDT_VTS_QCH__QCH_EN, WDT_VTS_QCH__CLK_REQ, WDT_VTS_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_VT_QCH_BCLK,SERIAL_LIF_VT_QCH_BCLK__QCH_EN, SERIAL_LIF_VT_QCH_BCLK__CLK_REQ, SERIAL_LIF_VT_QCH_BCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_VT_QCH_CCLK,SERIAL_LIF_VT_QCH_CCLK__QCH_EN, SERIAL_LIF_VT_QCH_CCLK__CLK_REQ, SERIAL_LIF_VT_QCH_CCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK,SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__QCH_EN, SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__CLK_REQ, SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(SERIAL_LIF_US_PROX_VTS_QCH_CCLK,SERIAL_LIF_US_PROX_VTS_QCH_CCLK__QCH_EN, SERIAL_LIF_US_PROX_VTS_QCH_CCLK__CLK_REQ, SERIAL_LIF_US_PROX_VTS_QCH_CCLK__IGNORE_FORCE_PM_EN),
        //CLK_QCH(AsyncInterrupt_VTS_QCH_AsyncInterrupt_VT,AsyncInterrupt_VTS_QCH_AsyncInterrupt_VT__QCH_EN, AsyncInterrupt_VTS_QCH_AsyncInterrupt_VT__CLK_REQ, AsyncInterrupt_VTS_QCH_AsyncInterrupt_VT__IGNORE_FORCE_PM_EN),
        CLK_QCH(YAMIN_MCU_VTS_QCH_CLKIN,YAMIN_MCU_VTS_QCH_CLKIN__QCH_EN, YAMIN_MCU_VTS_QCH_CLKIN__CLK_REQ, YAMIN_MCU_VTS_QCH_CLKIN__IGNORE_FORCE_PM_EN),
        CLK_QCH(YAMIN_MCU_VTS_QCH_DBGCLK,YAMIN_MCU_VTS_QCH_DBGCLK__QCH_EN, YAMIN_MCU_VTS_QCH_DBGCLK__CLK_REQ, YAMIN_MCU_VTS_QCH_DBGCLK__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_MI_OTF_MCFP_YUVP_QCH,LH_AST_MI_OTF_MCFP_YUVP_QCH__QCH_EN, LH_AST_MI_OTF_MCFP_YUVP_QCH__CLK_REQ, LH_AST_MI_OTF_MCFP_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_YUVP_MCFP_QCH,LH_AST_SI_OTF_YUVP_MCFP_QCH__QCH_EN, LH_AST_SI_OTF_YUVP_MCFP_QCH__CLK_REQ, LH_AST_SI_OTF_YUVP_MCFP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AST_SI_OTF_YUVP_MCSC_QCH,LH_AST_SI_OTF_YUVP_MCSC_QCH__QCH_EN, LH_AST_SI_OTF_YUVP_MCSC_QCH__CLK_REQ, LH_AST_SI_OTF_YUVP_MCSC_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_MI_LD_MCSC_YUVP_QCH,LH_AXI_MI_LD_MCSC_YUVP_QCH__QCH_EN, LH_AXI_MI_LD_MCSC_YUVP_QCH__CLK_REQ, LH_AXI_MI_LD_MCSC_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D0_YUVP_QCH,LH_AXI_SI_D0_YUVP_QCH__QCH_EN, LH_AXI_SI_D0_YUVP_QCH__CLK_REQ, LH_AXI_SI_D0_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(LH_AXI_SI_D1_YUVP_QCH,LH_AXI_SI_D1_YUVP_QCH__QCH_EN, LH_AXI_SI_D1_YUVP_QCH__CLK_REQ, LH_AXI_SI_D1_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SIU_G_PPMU_YUVP_QCH,SIU_G_PPMU_YUVP_QCH__QCH_EN, SIU_G_PPMU_YUVP_QCH__CLK_REQ, SIU_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AST_SI_G_PPMU_YUVP_QCH,SLH_AST_SI_G_PPMU_YUVP_QCH__QCH_EN, SLH_AST_SI_G_PPMU_YUVP_QCH__CLK_REQ, SLH_AST_SI_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU0_YUVP_QCH_S0,SYSMMU_S0_PMMU0_YUVP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU0_YUVP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU0_YUVP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_PMMU1_YUVP_QCH_S0,SYSMMU_S0_PMMU1_YUVP_QCH_S0__QCH_EN, SYSMMU_S0_PMMU1_YUVP_QCH_S0__CLK_REQ, SYSMMU_S0_PMMU1_YUVP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSMMU_S0_YUVP_QCH_S0,SYSMMU_S0_YUVP_QCH_S0__QCH_EN, SYSMMU_S0_YUVP_QCH_S0__CLK_REQ, SYSMMU_S0_YUVP_QCH_S0__IGNORE_FORCE_PM_EN),
        CLK_QCH(VGEN_LITE_YUVP_QCH,VGEN_LITE_YUVP_QCH__QCH_EN, VGEN_LITE_YUVP_QCH__CLK_REQ, VGEN_LITE_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(YUVP_QCH,YUVP_QCH__QCH_EN, YUVP_QCH__CLK_REQ, YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(YUVP_QCH_VOTF0,YUVP_QCH_VOTF0__QCH_EN, YUVP_QCH_VOTF0__CLK_REQ, YUVP_QCH_VOTF0__IGNORE_FORCE_PM_EN),
        CLK_QCH(CMU_YUVP_QCH,CMU_YUVP_QCH__QCH_EN, CMU_YUVP_QCH__CLK_REQ, CMU_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(D_TZPC_YUVP_QCH,D_TZPC_YUVP_QCH__QCH_EN, D_TZPC_YUVP_QCH__CLK_REQ, D_TZPC_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D0_YUVP_QCH,PPMU_D0_YUVP_QCH__QCH_EN, PPMU_D0_YUVP_QCH__CLK_REQ, PPMU_D0_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(PPMU_D1_YUVP_QCH,PPMU_D1_YUVP_QCH__QCH_EN, PPMU_D1_YUVP_QCH__CLK_REQ, PPMU_D1_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SLH_AXI_MI_P_YUVP_QCH,SLH_AXI_MI_P_YUVP_QCH__QCH_EN, SLH_AXI_MI_P_YUVP_QCH__CLK_REQ, SLH_AXI_MI_P_YUVP_QCH__IGNORE_FORCE_PM_EN),
        CLK_QCH(SYSREG_YUVP_QCH,SYSREG_YUVP_QCH__QCH_EN, SYSREG_YUVP_QCH__CLK_REQ, SYSREG_YUVP_QCH__IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK0, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK1, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK2, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK3, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK4, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK5, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CIS_CLK6, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_CLOCK_REQ, DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_IGNORE_FORCE_PM_EN),
};
unsigned int cmucal_qch_size = ARRAY_SIZE(cmucal_qch_list);

struct cmucal_option cmucal_option_list[] = {
#if 0
        CLK_OPTION(CTRL_OPTION_S5E9945.EVT0,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_TOP,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_ALIVE,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PMU,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_AOCCSIS,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_AUD,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_BRP,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CHUB,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CHUBVTS,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CMGP,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CPUCL0_GLB,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CPUCL0,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CPUCL1H,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CPUCL1L,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CPUCL2,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CSIS,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_CSTAT,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DBGCORE,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DLFE,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DLNE,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DNC,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DPUB,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DPUF0,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DPUF1,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DSP,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_DSU,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_G3DCORE,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_G3D,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_GNPU0,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_GNPU1,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_HSI0,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_HSI1,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_ICPU,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_LME,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_M2M,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MCFP,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MCSC,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MFC,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MFD,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MIF0,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MIF1,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MIF2,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MIF3,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_MODEM,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_NOCL0,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_NOCL1A,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_NOCL1B,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_NOCL2A,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_NPUMEM,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PERIC0,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PERIC1,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PERIC2,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_PERIS,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_RGBP,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_S2D,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_SDMA,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_SNPU0,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_SNPU1,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_SSP,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_STRONG,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_UFD,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_UFS,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_UNPU,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_VTS,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
        CLK_OPTION(CTRL_OPTION_YUVP,CMU_CTRL__ENABLE_PM_EN, CMU_CTRL__ENABLE_AUTOMATIC_CLKGATING),
#endif
};
unsigned int cmucal_option_size = ARRAY_SIZE(cmucal_option_list);
