
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
Options:	-common_ui 
Date:		Tue Mar 14 22:50:14 2023
Host:		pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_58639_pgmicro04_matheus.almeida_QkiUFv.


**INFO:  MMMC transition support version v31-84 

Loading fill procedures ...
[DEV]innovus 1> source physical/1_init.tcl 
Starting library reading in 'Multi-threaded flow' (with '8' threads)

Threads Configured:8
Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
Library reading multithread flow ended.

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
Set DBUPerIGU to M2 pitch 630.

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Tue Mar 14 23:01:12 2023
viaInitial ends at Tue Mar 14 23:01:12 2023
*** Begin netlist parsing (mem=627.5M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 1225 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'innovus/minimips.v'

*** Memory Usage v#1 (Current mem = 627.512M, initial mem = 173.871M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=627.5M) ***
Top level cell is minimips.
** Removed 1 unused lib cells.
**WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 1224 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell minimips ...
*** Netlist is unique.
** info: there are 1284 modules.
** info: there are 10484 stdCell insts.

*** Memory Usage v#1 (Current mem = 645.012M, initial mem = 173.871M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Initializing multi-corner RC extraction with 1 active RC Corners ...
default_emulate_view
Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
Cap table was created using Encounter 07.10-s219_1.
Process name: xc018m6_typ.
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
*Info: initialize multi-corner CTS.
Reading timing constraints file 'innovus//minimips.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:01:30, real=0:10:59, peak res=358.4M, current mem=754.9M)
minimips
minimips
**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7263).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7264).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7265).

Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Reading of timing constraints file innovus//minimips.default_emulate_constraint_mode.sdc completed, with 3 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=376.5M, current mem=774.6M)
Current (total cpu=0:01:31, real=0:10:59, peak res=376.5M, current mem=774.6M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 511
Total number of sequential cells: 234
Total number of tristate cells: 64
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
Total number of usable buffers: 10
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
Total number of usable inverters: 13
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
Total number of identified usable delay cells: 14
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: Added size_only attribute to 434 instances
default_emulate_view
default_emulate_view
default_emulate_view
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :3.15
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.05
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :3.15
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.05
Adjusting core size to PlacementGrid : width :682.92 height : 673.44
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[DEV]innovus 2> source physical/2_power_plan.tcl 

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 960.6M) ***
*** Begin SPECIAL ROUTE on Tue Mar 14 23:01:24 2023 ***
SPECIAL ROUTE ran on directory: /home/INF01185/matheus.almeida/cci2/miniMIPS/synthesis
SPECIAL ROUTE ran on machine: pgmicro04 (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1592.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 825 macros, 154 used
Read in 146 components
  146 core components: 146 unplaced, 0 placed, 0 fixed
Read in 70 logical pins
Read in 70 nets
Read in 7 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 278
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 139
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1604.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 39 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Tue Mar 14 23:01:24 2023
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Mar 14 23:01:24 2023

sroute post-processing starts at Tue Mar 14 23:01:24 2023
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Mar 14 23:01:24 2023
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 45.31 megs
sroute: Total Peak Memory used = 1005.94 megs
Estimated cell power/ground rail width = 0.915 um
**WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
**WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
For 4830 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
Inserted 4830 well-taps <FEED1> cells (prefix WELLTAP).
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
The core ring for gnd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
**WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
**WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 3.40 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
Stripe generation is complete; vias are now being generated.
The power planner created 55 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.3,real: 0:00:01.0, mem: 1007.9M) ***
[DEV]innovus 3> source physical/3_pin_clock.tcl 

**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
*** Starting place_design default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Multithreaded Timing Analysis is initialized with 8 threads

Effort level <high> specified for reg2reg_tmp.58639 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
siFlow : Timing analysis mode is single, using late cdB files
End delay calculation. (MEM=1746.78 CPU=0:00:03.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:01.0  mem= 1746.8M) ***
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 133 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.6) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 4830 physical insts as they were marked preplaced.
*** Starting "NanoPlace(TM) placement v#2 (mem=1738.7M)" ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:05.1 mem=1738.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:05.9 mem=1739.0M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=15216 (4830 fixed + 10386 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=11502 #term=41028 #term/net=3.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
stdCell: 15216 single + 0 double + 0 multi
Total standard cell length = 59.2748 (mm), area = 0.2893 (mm^2)
Average module density = 0.787.
Density for the design = 0.787.
       = stdcell_area 89257 sites (274412 um^2) / alloc_area 113463 sites (348829 um^2).
Pin Density = 0.2743.
            = total # of pins 41028 / total area 149592.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 8 
Found multi-fanin net ram_data[31]
Found multi-fanin net ram_data[30]
Found multi-fanin net ram_data[29]
Found multi-fanin net ram_data[28]
Found multi-fanin net ram_data[27]
Found multi-fanin net ram_data[26]
Found multi-fanin net ram_data[25]
Found multi-fanin net ram_data[24]
Found multi-fanin net ram_data[23]
Found multi-fanin net ram_data[22]
......
Found 32 (out of 11502) multi-fanin nets.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.619e-09 (1.87e-09 1.74e-09)
              Est.  stn bbox = 3.914e-09 (2.01e-09 1.91e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1803.2M
Iteration  2: Total net bbox = 3.619e-09 (1.87e-09 1.74e-09)
              Est.  stn bbox = 3.914e-09 (2.01e-09 1.91e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1803.2M
Iteration  3: Total net bbox = 3.447e+02 (1.50e+02 1.95e+02)
              Est.  stn bbox = 5.006e+02 (2.32e+02 2.69e+02)
              cpu = 0:00:01.2 real = 0:00:00.0 mem = 1803.2M
Iteration  4: Total net bbox = 3.359e+05 (2.24e+05 1.12e+05)
              Est.  stn bbox = 4.673e+05 (3.12e+05 1.55e+05)
              cpu = 0:00:07.7 real = 0:00:02.0 mem = 1803.2M
Iteration  5: Total net bbox = 4.039e+05 (2.42e+05 1.62e+05)
              Est.  stn bbox = 5.868e+05 (3.48e+05 2.39e+05)
              cpu = 0:00:08.0 real = 0:00:01.0 mem = 1803.2M
Iteration  6: Total net bbox = 4.814e+05 (2.66e+05 2.16e+05)
              Est.  stn bbox = 6.824e+05 (3.78e+05 3.05e+05)
              cpu = 0:00:12.5 real = 0:00:03.0 mem = 1835.2M

Iteration  7: Total net bbox = 4.974e+05 (2.79e+05 2.19e+05)
              Est.  stn bbox = 6.986e+05 (3.90e+05 3.08e+05)
              cpu = 0:00:03.3 real = 0:00:01.0 mem = 1835.2M
Iteration  8: Total net bbox = 4.974e+05 (2.79e+05 2.19e+05)
              Est.  stn bbox = 6.986e+05 (3.90e+05 3.08e+05)
              cpu = 0:00:08.3 real = 0:00:06.0 mem = 1835.2M
Iteration  9: Total net bbox = 5.059e+05 (2.79e+05 2.26e+05)
              Est.  stn bbox = 7.091e+05 (3.90e+05 3.19e+05)
              cpu = 0:00:12.8 real = 0:00:03.0 mem = 1835.2M
Iteration 10: Total net bbox = 5.059e+05 (2.79e+05 2.26e+05)
              Est.  stn bbox = 7.091e+05 (3.90e+05 3.19e+05)
              cpu = 0:00:08.0 real = 0:00:05.0 mem = 1835.2M
Iteration 11: Total net bbox = 5.106e+05 (2.82e+05 2.29e+05)
              Est.  stn bbox = 7.131e+05 (3.92e+05 3.21e+05)
              cpu = 0:00:09.7 real = 0:00:03.0 mem = 1835.2M
Iteration 12: Total net bbox = 5.106e+05 (2.82e+05 2.29e+05)
              Est.  stn bbox = 7.131e+05 (3.92e+05 3.21e+05)
              cpu = 0:00:08.0 real = 0:00:05.0 mem = 1835.2M
Iteration 13: Total net bbox = 5.246e+05 (2.87e+05 2.38e+05)
              Est.  stn bbox = 7.251e+05 (3.95e+05 3.30e+05)
              cpu = 0:00:12.5 real = 0:00:03.0 mem = 1835.2M
Iteration 14: Total net bbox = 5.246e+05 (2.87e+05 2.38e+05)
              Est.  stn bbox = 7.251e+05 (3.95e+05 3.30e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1835.2M
*** cost = 5.246e+05 (2.87e+05 2.38e+05) (cpu for global=0:01:34) real=0:00:34.0***
Placement multithread real runtime: 0:00:34.0 with 8 threads.
Info: 41 clock gating cells identified, 41 (on average) moved
minimips
minimips
Core Placement runtime cpu: 0:01:07 real: 0:00:16.0
*** Starting refinePlace (0:03:24 mem=1424.4M) ***
Total net length = 5.247e+05 (2.867e+05 2.381e+05) (ext = 7.941e+03)
Density distribution unevenness ratio = 3.839%
Move report: Detail placement moves 10386 insts, mean move: 6.08 um, max move: 100.67 um
	Max move on inst (U7_banc_registres_reg[21][12]): (361.43, 221.09) --> (460.53, 222.65)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1437.6MB
Summary Report:
Instances move: 10386 (out of 10386 movable)
Mean displacement: 6.08 um
Max displacement: 100.67 um (Instance: U7_banc_registres_reg[21][12]) (361.425, 221.088) -> (460.53, 222.65)
	Length: 18 sites, height: 1 rows, site name: core, cell type: DFRX1
	Violation at original loc: Placement Blockage Violation
Total net length = 5.198e+05 (2.802e+05 2.396e+05) (ext = 7.869e+03)
Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1437.6MB
*** Finished refinePlace (0:03:26 mem=1437.6M) ***
Total net length = 5.315e+05 (2.889e+05 2.425e+05) (ext = 7.929e+03)
*** End of Placement (cpu=0:01:46, real=0:00:45.0, mem=1437.6M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 210 )
Density distribution unevenness ratio = 3.838%
*** Free Virtual Timing Model ...(mem=1437.6M)
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   global_place
congRepair running 8 threads
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4562 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=11502  numIgnoredNets=0
[NR-eagl] There are 42 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 138036

[NR-eagl] Usage: 138035 = (73141 H, 64894 V) = (23.36% H, 20.72% V) = (3.569e+05um H, 3.167e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 138035 = (73141 H, 64894 V) = (23.36% H, 20.72% V) = (3.569e+05um H, 3.167e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V

[NR-eagl] Usage: 138035 = (73141 H, 64894 V) = (23.36% H, 20.72% V) = (3.569e+05um H, 3.167e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 138035 = (73141 H, 64894 V) = (23.36% H, 20.72% V) = (3.569e+05um H, 3.167e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 138035 = (73141 H, 64894 V) = (23.36% H, 20.72% V) = (3.569e+05um H, 3.167e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 40958
[NR-eagl] Layer2(MET2)(V) length: 1.677449e+05um, number of vias: 53496
[NR-eagl] Layer3(MET3)(H) length: 2.511865e+05um, number of vias: 10362
[NR-eagl] Layer4(MET4)(V) length: 1.507679e+05um, number of vias: 4628
[NR-eagl] Layer5(MET5)(H) length: 1.128749e+05um, number of vias: 378
[NR-eagl] Layer6(METTP)(V) length: 1.194868e+04um, number of vias: 0
[NR-eagl] Total length: 6.945228e+05um, number of vias: 109822
End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
*** Finishing place_design default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
***** Total cpu  0:1:54
***** Total real time  0:0:50
**place_design ... cpu = 0: 1:54, real = 0: 0:50, mem = 1369.5M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 3 warning(s), 2 error(s)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         116.7             70                                      place_design
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [19] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1369.5M).
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [17] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1369.5M).
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [18] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1369.5M).
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [16] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1369.5M).
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
cts_extract_clock_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clock... 
  clock_tree clock contains 1723 sinks and 0 clock gates.
  Extraction for clock complete.
Extracting original clock gating for clock done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Begin checking placement ... (start mem=1389.8M, init mem=1389.8M)
*info: Placed = 15216          (Fixed = 4830)
*info: Unplaced = 0           
Placement Density:61.66%(274412/445056)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=1389.8M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_output_max_trans is set for at least one key
setPlaceMode -reorderScan false
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clock:
  Non-default CCOpt properties for clock tree clock:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
    Inverters:   INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
    Clock gates: 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 468352.559um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  For timing_corner default_emulate_delay_corner:setup, late:
    Slew time target (leaf):    0.373ns
    Slew time target (trunk):   0.373ns
    Slew time target (top):     0.373ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.105ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2392.578um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:BUX16, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2360.432um, maxSlew=0.325ns, speed=8181.740um per ns, cellArea=35.167um^2 per 1000um}
    Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1544.682um, maxSlew=0.250ns, speed=8229.526um per ns, cellArea=19.903um^2 per 1000um}
**WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.495.
Type 'man IMPCCOPT-1041' for more detail.
  Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
    Sources:                     pin clock
    Total number of sinks:       1723
    Delay constrained sinks:     1723
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner default_emulate_delay_corner:setup.late:
    Skew target:                 0.105ns
  
  Via Selection for Estimated Routes (rule default):
  
  --------------------------------------------------------------
  Layer    Via Cell      Res.     Cap.     RC       Top of Stack
  Range                  (Ohm)    (fF)     (fs)     Only
  --------------------------------------------------------------
  M1-M2    VIA1_Y        5.962    0.046    0.272    false
  M2-M3    VIA2_small    5.962    0.038    0.228    false
  M2-M3    VIA2_south    5.962    0.069    0.410    true
  M3-M4    VIA3_small    5.962    0.038    0.228    false
  M3-M4    VIA3_west     5.962    0.069    0.410    true
  M4-M5    VIA4_small    5.962    0.038    0.226    false
  M4-M5    VIA4_south    5.962    0.068    0.407    true
  M5-M6    VIATP_X       1.987    0.069    0.137    false
  --------------------------------------------------------------
  
Validating CTS configuration done.
Innovus will update I/O latencies
All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1465.1 MB
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4562 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=11502  numIgnoredNets=0
[NR-eagl] There are 42 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 144859

[NR-eagl] Usage: 144858 = (77134 H, 67724 V) = (24.63% H, 21.63% V) = (3.764e+05um H, 3.305e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 144858 = (77134 H, 67724 V) = (24.63% H, 21.63% V) = (3.764e+05um H, 3.305e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V

[NR-eagl] Usage: 144858 = (77134 H, 67724 V) = (24.63% H, 21.63% V) = (3.764e+05um H, 3.305e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 144858 = (77134 H, 67724 V) = (24.63% H, 21.63% V) = (3.764e+05um H, 3.305e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 144858 = (77134 H, 67724 V) = (24.63% H, 21.63% V) = (3.764e+05um H, 3.305e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.01% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V

[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 40958
[NR-eagl] Layer2(MET2)(V) length: 1.681688e+05um, number of vias: 53466
[NR-eagl] Layer3(MET3)(H) length: 2.533013e+05um, number of vias: 10417
[NR-eagl] Layer4(MET4)(V) length: 1.591457e+05um, number of vias: 4682
[NR-eagl] Layer5(MET5)(H) length: 1.304515e+05um, number of vias: 400
[NR-eagl] Layer6(METTP)(V) length: 1.684210e+04um, number of vias: 0
[NR-eagl] Total length: 7.279094e+05um, number of vias: 109923
[NR-eagl] End Peak syMemory usage = 1401.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.57 seconds
setPlaceMode -reorderScan false
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_output_max_trans is set for at least one key
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clock:
  Non-default CCOpt properties for clock tree clock:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
    Inverters:   INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
    Clock gates: 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 468352.559um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  For timing_corner default_emulate_delay_corner:setup, late:
    Slew time target (leaf):    0.373ns
    Slew time target (trunk):   0.373ns
    Slew time target (top):     0.373ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.105ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2392.578um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:BUX16, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2360.432um, maxSlew=0.325ns, speed=8181.740um per ns, cellArea=35.167um^2 per 1000um}
    Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1544.682um, maxSlew=0.250ns, speed=8229.526um per ns, cellArea=19.903um^2 per 1000um}
**WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.495.
Type 'man IMPCCOPT-1041' for more detail.
  Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
    Sources:                     pin clock
    Total number of sinks:       1723
    Delay constrained sinks:     1723
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner default_emulate_delay_corner:setup.late:
    Skew target:                 0.105ns
  
  Via Selection for Estimated Routes (rule default):
  
  --------------------------------------------------------------
  Layer    Via Cell      Res.     Cap.     RC       Top of Stack
  Range                  (Ohm)    (fF)     (fs)     Only
  --------------------------------------------------------------
  M1-M2    VIA1_Y        5.962    0.046    0.272    false
  M2-M3    VIA2_small    5.962    0.038    0.228    false
  M2-M3    VIA2_south    5.962    0.069    0.410    true
  M3-M4    VIA3_small    5.962    0.038    0.228    false
  M3-M4    VIA3_west     5.962    0.069    0.410    true
  M4-M5    VIA4_small    5.962    0.038    0.226    false
  M4-M5    VIA4_south    5.962    0.068    0.407    true
  M5-M6    VIATP_X       1.987    0.069    0.137    false
  --------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=41, total=41
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=1134.454um^2
    Clustering clock_tree clock... 
    Clustering clock_tree clock done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=88, i=0, cg=0, l=41, total=129
      cell areas     : b=7304.774um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8439.228um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:03:38 mem=1466.9M) ***
Total net length = 6.148e+05 (3.282e+05 2.865e+05) (ext = 4.055e+04)
Density distribution unevenness ratio = 3.528%
Move report: Detail placement moves 1184 insts, mean move: 14.16 um, max move: 95.76 um
	Max move on inst (U8_syscop_RC_CG_HIER_INST41/CTS_ccd_BUF_CLOCK_NODE_UID_A8a04): (364.77, 339.77) --> (460.53, 339.77)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1466.9MB
Summary Report:
Instances move: 1184 (out of 10474 movable)
Mean displacement: 14.16 um
Max displacement: 95.76 um (Instance: U8_syscop_RC_CG_HIER_INST41/CTS_ccd_BUF_CLOCK_NODE_UID_A8a04) (364.77, 339.77) -> (460.53, 339.77)
	Length: 27 sites, height: 1 rows, site name: core, cell type: BUX16
Total net length = 6.148e+05 (3.282e+05 2.865e+05) (ext = 4.055e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1466.9MB
*** Finished refinePlace (0:03:39 mem=1466.9M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      ----------------------------------
      Movement (um)      Number of cells
      ----------------------------------
      [0,9.576)                137
      [9.576,19.152)            39
      [19.152,28.728)           42
      [28.728,38.304)           16
      [38.304,47.88)            17
      [47.88,57.456)            14
      [57.456,67.032)           10
      [67.032,76.608)            5
      [76.608,86.184)            5
      [86.184,95.76)             5
      ----------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      ------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      ------------------------------------------------------------------------------------------------------------------------------------------------------------
          95.76        (376.100,341.425)    (471.860,341.425)    ccd clock buffer, uid:A8a04 (a lib_cell BUX16) at (460.530,339.770), in power domain auto-default
          95.73        (376.100,341.425)    (413.270,282.865)    ccd clock buffer, uid:A8a2b (a lib_cell BUX16) at (401.940,281.210), in power domain auto-default
          95.73        (376.100,341.425)    (413.270,399.985)    ccd clock buffer, uid:A8a08 (a lib_cell BUX16) at (401.940,398.330), in power domain auto-default
          92.74        (376.100,342.995)    (337.040,396.675)    ccd clock buffer, uid:A8a2f (a lib_cell BUX16) at (325.710,393.450), in power domain auto-default
          92.72        (376.100,342.995)    (376.100,435.715)    ccd clock buffer, uid:A8a33 (a lib_cell BUX16) at (364.770,432.490), in power domain auto-default
          85.99        (376.100,341.425)    (452.330,351.185)    ccd clock buffer, uid:A8a37 (a lib_cell BUX16) at (441.000,349.530), in power domain auto-default
          85.97        (376.100,341.425)    (413.270,292.625)    ccd clock buffer, uid:A8a3f (a lib_cell BUX16) at (401.940,290.970), in power domain auto-default
          85.97        (376.100,341.425)    (413.270,390.225)    ccd clock buffer, uid:A8a3b (a lib_cell BUX16) at (401.940,388.570), in power domain auto-default
          82.96        (364.770,339.770)    (364.770,422.730)    port_bit U7_banc_RC_CG_HIER_INST34/ck_out at (364.770,422.730), in power domain auto-default
          82.96        (376.100,342.995)    (376.100,425.955)    ccl clock buffer, uid:A8a41 (a lib_cell BUX16) at (364.770,422.730), in power domain auto-default
      ------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=88, i=0, cg=0, l=41, total=129
      cell areas     : b=7304.774um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8439.228um^2
      wire lengths   : top=0.000um, trunk=7800.736um, leaf=63227.776um, total=71028.512um
      capacitance    : wire=10.280pF, gate=10.772pF, total=21.052pF
      net violations : overSlew={25,0.015ns} average 0.015ns std.dev 0.000ns, overSlew (inc. unfixable)={25,0.015ns} average 0.015ns std.dev 0.000ns, underSlew={187,0.343ns} average 0.245ns std.dev 0.062ns
    Clock tree state after 'Clustering':
      clock_tree clock: worst slew is leaf(0.360),trunk(0.388),top(nil), margined worst slew is leaf(0.360),trunk(0.388),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.166, max=0.589, avg=0.512, sd=0.056], skew [0.423 vs 0.105*, 56.9% {0.455, 0.508, 0.560}] (wid=0.119 ws=0.098) (gid=0.507 gs=0.370)
    Clock network insertion delays are now [0.166ns, 0.589ns] average 0.512ns std.dev 0.056ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... *info: There are 10 candidate Buffer cells
*info: There are 13 candidate Inverter cells

    Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=15304 and nets=12033 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1470.449M)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts    : b=88, i=0, cg=0, l=41, total=129
    cell areas     : b=7304.774um^2, i=0.000um^2, cg=0.000um^2, l=1134.454um^2, total=8439.228um^2
    wire lengths   : top=0.000um, trunk=7800.736um, leaf=63227.776um, total=71028.512um
    capacitance    : wire=10.467pF, gate=10.772pF, total=21.239pF
    net violations : overSlew={25,0.016ns} average 0.016ns std.dev 0.000ns, overSlew (inc. unfixable)={25,0.016ns} average 0.016ns std.dev 0.000ns, underSlew={187,0.343ns} average 0.245ns std.dev 0.062ns
  Clock tree state After congestion update:
    clock_tree clock: worst slew is leaf(0.361),trunk(0.389),top(nil), margined worst slew is leaf(0.361),trunk(0.389),top(nil)
    skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.167, max=0.591, avg=0.513, sd=0.057], skew [0.424 vs 0.105*, 57% {0.458, 0.510, 0.563}] (wid=0.120 ws=0.099) (gid=0.509 gs=0.371)
  Clock network insertion delays are now [0.167ns, 0.591ns] average 0.513ns std.dev 0.057ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=89, i=0, cg=0, l=41, total=130
      cell areas     : b=7286.328um^2, i=0.000um^2, cg=0.000um^2, l=956.138um^2, total=8242.466um^2
      wire lengths   : top=0.000um, trunk=7846.447um, leaf=63235.208um, total=71081.655um
      capacitance    : wire=10.475pF, gate=10.715pF, total=21.189pF
      net violations : underSlew={212,0.363ns} average 0.205ns std.dev 0.102ns
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.373),top(nil), margined worst slew is leaf(0.361),trunk(0.373),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.387, max=0.934, avg=0.766, sd=0.083], skew [0.547 vs 0.105*, 43.5% {0.699, 0.752, 0.804}] (wid=0.117 ws=0.097) (gid=0.864 gs=0.496)
    Clock network insertion delays are now [0.387ns, 0.934ns] average 0.766ns std.dev 0.083ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=89, i=0, cg=0, l=41, total=130
      cell areas     : b=7286.328um^2, i=0.000um^2, cg=0.000um^2, l=956.138um^2, total=8242.466um^2
      wire lengths   : top=0.000um, trunk=7846.447um, leaf=63235.208um, total=71081.655um
      capacitance    : wire=10.475pF, gate=10.715pF, total=21.189pF
      net violations : underSlew={212,0.363ns} average 0.205ns std.dev 0.102ns
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.373),top(nil), margined worst slew is leaf(0.361),trunk(0.373),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.387, max=0.934, avg=0.766, sd=0.083], skew [0.547 vs 0.105*, 43.5% {0.699, 0.752, 0.804}] (wid=0.117 ws=0.097) (gid=0.864 gs=0.496)
    Clock network insertion delays are now [0.387ns, 0.934ns] average 0.766ns std.dev 0.083ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=89, i=0, cg=0, l=41, total=130
      cell areas     : b=7286.328um^2, i=0.000um^2, cg=0.000um^2, l=956.138um^2, total=8242.466um^2
      wire lengths   : top=0.000um, trunk=7846.447um, leaf=63235.208um, total=71081.655um
      capacitance    : wire=10.475pF, gate=10.715pF, total=21.189pF
      net violations : underSlew={212,0.363ns} average 0.205ns std.dev 0.102ns
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.373),top(nil), margined worst slew is leaf(0.361),trunk(0.373),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.387, max=0.934, avg=0.766, sd=0.083], skew [0.547 vs 0.105*, 43.5% {0.699, 0.752, 0.804}] (wid=0.117 ws=0.097) (gid=0.864 gs=0.496)
    Clock network insertion delays are now [0.387ns, 0.934ns] average 0.766ns std.dev 0.083ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=89, i=0, cg=0, l=41, total=130
      cell areas     : b=7286.328um^2, i=0.000um^2, cg=0.000um^2, l=956.138um^2, total=8242.466um^2
      wire lengths   : top=0.000um, trunk=7846.447um, leaf=63235.208um, total=71081.655um
      capacitance    : wire=10.475pF, gate=10.715pF, total=21.189pF
      net violations : underSlew={212,0.363ns} average 0.205ns std.dev 0.102ns
    Clock tree state after 'Equalizing net lengths':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.373),top(nil), margined worst slew is leaf(0.361),trunk(0.373),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.387, max=0.934, avg=0.766, sd=0.083], skew [0.547 vs 0.105*, 43.5% {0.699, 0.752, 0.804}] (wid=0.117 ws=0.097) (gid=0.864 gs=0.496)
    Clock network insertion delays are now [0.387ns, 0.934ns] average 0.766ns std.dev 0.083ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=91, i=0, cg=0, l=41, total=132
      cell areas     : b=7353.965um^2, i=0.000um^2, cg=0.000um^2, l=956.138um^2, total=8310.103um^2
      wire lengths   : top=0.000um, trunk=7974.229um, leaf=63235.208um, total=71209.437um
      capacitance    : wire=10.494pF, gate=10.745pF, total=21.239pF
      net violations : underSlew={215,0.363ns} average 0.207ns std.dev 0.101ns
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.372),top(nil), margined worst slew is leaf(0.361),trunk(0.372),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.387, max=0.906, avg=0.765, sd=0.081], skew [0.518 vs 0.105*, 43.5% {0.699, 0.752, 0.804}] (wid=0.117 ws=0.097) (gid=0.833 gs=0.466)
    Clock network insertion delays are now [0.387ns, 0.906ns] average 0.765ns std.dev 0.081ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=89, i=0, cg=0, l=41, total=130
      cell areas     : b=7187.947um^2, i=0.000um^2, cg=0.000um^2, l=956.138um^2, total=8144.086um^2
      wire lengths   : top=0.000um, trunk=7891.977um, leaf=63220.686um, total=71112.663um
      capacitance    : wire=10.479pF, gate=10.666pF, total=21.145pF
      net violations : underSlew={213,0.363ns} average 0.204ns std.dev 0.102ns
    Clock tree state after removing longest path buffering:
      clock_tree clock: worst slew is leaf(0.361),trunk(0.372),top(nil), margined worst slew is leaf(0.361),trunk(0.372),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.387, max=0.901, avg=0.764, sd=0.081], skew [0.513 vs 0.105*, 43.5% {0.699, 0.752, 0.804}] (wid=0.117 ws=0.097) (gid=0.836 gs=0.468)
    Clock network insertion delays are now [0.387ns, 0.901ns] average 0.764ns std.dev 0.081ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=89, i=0, cg=0, l=41, total=130
      cell areas     : b=7187.947um^2, i=0.000um^2, cg=0.000um^2, l=956.138um^2, total=8144.086um^2
      wire lengths   : top=0.000um, trunk=7891.977um, leaf=63220.686um, total=71112.663um
      capacitance    : wire=10.479pF, gate=10.666pF, total=21.145pF
      net violations : underSlew={213,0.363ns} average 0.204ns std.dev 0.102ns
    Clock tree state after 'Removing longest path buffering':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.372),top(nil), margined worst slew is leaf(0.361),trunk(0.372),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.387, max=0.901, avg=0.764, sd=0.081], skew [0.513 vs 0.105*, 43.5% {0.699, 0.752, 0.804}] (wid=0.117 ws=0.097) (gid=0.836 gs=0.468)
    Clock network insertion delays are now [0.387ns, 0.901ns] average 0.764ns std.dev 0.081ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 449 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=89, i=0, cg=0, l=41, total=130
      cell areas     : b=7197.170um^2, i=0.000um^2, cg=0.000um^2, l=956.138um^2, total=8153.309um^2
      wire lengths   : top=0.000um, trunk=7616.891um, leaf=63413.999um, total=71030.890um
      capacitance    : wire=10.467pF, gate=10.671pF, total=21.138pF
      net violations : underSlew={213,0.363ns} average 0.204ns std.dev 0.101ns
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.372),top(nil), margined worst slew is leaf(0.361),trunk(0.372),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.387, max=0.881, avg=0.763, sd=0.079], skew [0.494 vs 0.105*, 43.5% {0.699, 0.752, 0.804}] (wid=0.117 ws=0.097) (gid=0.822 gs=0.455)
    Clock network insertion delays are now [0.387ns, 0.881ns] average 0.763ns std.dev 0.079ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=89, i=0, cg=0, l=41, total=130
      cell areas     : b=4304.160um^2, i=0.000um^2, cg=0.000um^2, l=937.692um^2, total=5241.852um^2
      wire lengths   : top=0.000um, trunk=7620.147um, leaf=63379.840um, total=70999.987um
      capacitance    : wire=10.462pF, gate=9.220pF, total=19.682pF
      net violations : underSlew={213,0.363ns} average 0.160ns std.dev 0.093ns
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.277),top(nil), margined worst slew is leaf(0.361),trunk(0.277),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.468, max=0.789, avg=0.746, sd=0.048], skew [0.321 vs 0.105*, 89.8% {0.707, 0.760, 0.789}] (wid=0.108 ws=0.094) (gid=0.741 gs=0.287)
    Clock network insertion delays are now [0.468ns, 0.789ns] average 0.746ns std.dev 0.048ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 261 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=89, i=0, cg=0, l=41, total=130
      cell areas     : b=4304.160um^2, i=0.000um^2, cg=0.000um^2, l=937.692um^2, total=5241.852um^2
      wire lengths   : top=0.000um, trunk=7607.441um, leaf=63477.845um, total=71085.286um
      capacitance    : wire=10.474pF, gate=9.220pF, total=19.694pF
      net violations : underSlew={213,0.363ns} average 0.160ns std.dev 0.094ns
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.277),top(nil), margined worst slew is leaf(0.361),trunk(0.277),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.471, max=0.788, avg=0.737, sd=0.049], skew [0.317 vs 0.105*, 89.4% {0.699, 0.751, 0.788}] (wid=0.107 ws=0.090) (gid=0.738 gs=0.294)
    Clock network insertion delays are now [0.471ns, 0.788ns] average 0.737ns std.dev 0.049ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=205, i=0, cg=0, l=41, total=246
          cell areas     : b=5872.104um^2, i=0.000um^2, cg=0.000um^2, l=937.692um^2, total=6809.796um^2
          wire lengths   : top=0.000um, trunk=14977.205um, leaf=64695.341um, total=79672.546um
          capacitance    : wire=11.719pF, gate=9.616pF, total=21.336pF
          net violations : underSlew={329,0.363ns} average 0.210ns std.dev 0.091ns
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts    : b=205, i=0, cg=0, l=41, total=246
          cell areas     : b=5872.104um^2, i=0.000um^2, cg=0.000um^2, l=937.692um^2, total=6809.796um^2
          wire lengths   : top=0.000um, trunk=14977.205um, leaf=64695.341um, total=79672.546um
          capacitance    : wire=11.719pF, gate=9.616pF, total=21.336pF
          net violations : underSlew={329,0.363ns} average 0.210ns std.dev 0.091ns
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=205, i=0, cg=0, l=41, total=246
      cell areas     : b=5872.104um^2, i=0.000um^2, cg=0.000um^2, l=937.692um^2, total=6809.796um^2
      wire lengths   : top=0.000um, trunk=14977.205um, leaf=64695.341um, total=79672.546um
      capacitance    : wire=11.719pF, gate=9.616pF, total=21.336pF
      net violations : underSlew={329,0.363ns} average 0.210ns std.dev 0.091ns
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.358),top(nil), margined worst slew is leaf(0.361),trunk(0.358),top(nil)
    Clock network insertion delays are now [0.684ns, 0.788ns] average 0.750ns std.dev 0.025ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=205, i=0, cg=0, l=41, total=246
    cell areas     : b=5872.104um^2, i=0.000um^2, cg=0.000um^2, l=937.692um^2, total=6809.796um^2
    wire lengths   : top=0.000um, trunk=14977.205um, leaf=64695.341um, total=79672.546um
    capacitance    : wire=11.719pF, gate=9.616pF, total=21.336pF
    net violations : underSlew={329,0.363ns} average 0.210ns std.dev 0.091ns
  Clock tree state after Approximately balancing fragments:
    clock_tree clock: worst slew is leaf(0.361),trunk(0.358),top(nil), margined worst slew is leaf(0.361),trunk(0.358),top(nil)
    skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.684, max=0.788, avg=0.750, sd=0.025], skew [0.104 vs 0.105, 93.6% {0.705, 0.757, 0.788}] (wid=0.085 ws=0.066) (gid=0.765 gs=0.114)
  Clock network insertion delays are now [0.684ns, 0.788ns] average 0.750ns std.dev 0.025ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=205, i=0, cg=0, l=41, total=246
      cell areas     : b=5872.104um^2, i=0.000um^2, cg=0.000um^2, l=937.692um^2, total=6809.796um^2
      wire lengths   : top=0.000um, trunk=14977.205um, leaf=64695.341um, total=79672.546um
      capacitance    : wire=11.719pF, gate=9.616pF, total=21.336pF
      net violations : underSlew={329,0.363ns} average 0.210ns std.dev 0.091ns
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.358),top(nil), margined worst slew is leaf(0.361),trunk(0.358),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.684, max=0.788, avg=0.750, sd=0.025], skew [0.104 vs 0.105, 93.6% {0.705, 0.757, 0.788}] (wid=0.085 ws=0.066) (gid=0.765 gs=0.114)
    Clock network insertion delays are now [0.684ns, 0.788ns] average 0.750ns std.dev 0.025ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=205, i=0, cg=0, l=41, total=246
          cell areas     : b=5872.104um^2, i=0.000um^2, cg=0.000um^2, l=937.692um^2, total=6809.796um^2
          wire lengths   : top=0.000um, trunk=14977.205um, leaf=64695.341um, total=79672.546um
          capacitance    : wire=11.719pF, gate=9.616pF, total=21.336pF
          net violations : underSlew={329,0.363ns} average 0.210ns std.dev 0.091ns
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=205, i=0, cg=0, l=41, total=246
      cell areas     : b=5872.104um^2, i=0.000um^2, cg=0.000um^2, l=937.692um^2, total=6809.796um^2
      wire lengths   : top=0.000um, trunk=14977.205um, leaf=64695.341um, total=79672.546um
      capacitance    : wire=11.719pF, gate=9.616pF, total=21.336pF
      net violations : underSlew={329,0.363ns} average 0.210ns std.dev 0.091ns
    Clock tree state after 'Approximately balancing step':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.358),top(nil), margined worst slew is leaf(0.361),trunk(0.358),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.684, max=0.788, avg=0.750, sd=0.025], skew [0.104 vs 0.105, 93.6% {0.705, 0.757, 0.788}] (wid=0.085 ws=0.066) (gid=0.765 gs=0.114)
    Clock network insertion delays are now [0.684ns, 0.788ns] average 0.750ns std.dev 0.025ns
BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
{clock/default_emulate_constraint_mode,WC: 7879.23 -> 7885.23}
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=205, i=0, cg=0, l=41, total=246
      cell areas     : b=5872.104um^2, i=0.000um^2, cg=0.000um^2, l=937.692um^2, total=6809.796um^2
      wire lengths   : top=0.000um, trunk=14977.205um, leaf=64695.341um, total=79672.546um
      capacitance    : wire=11.719pF, gate=9.616pF, total=21.336pF
      net violations : underSlew={329,0.363ns} average 0.210ns std.dev 0.091ns
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.358),top(nil), margined worst slew is leaf(0.361),trunk(0.358),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.684, max=0.788, avg=0.750, sd=0.025], skew [0.104 vs 0.105, 93.6% {0.705, 0.757, 0.788}] (wid=0.085 ws=0.066) (gid=0.765 gs=0.114)
    Clock network insertion delays are now [0.684ns, 0.788ns] average 0.750ns std.dev 0.025ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=205, i=0, cg=0, l=41, total=246
      cell areas     : b=5872.104um^2, i=0.000um^2, cg=0.000um^2, l=937.692um^2, total=6809.796um^2
      wire lengths   : top=0.000um, trunk=14977.205um, leaf=64695.341um, total=79672.546um
      capacitance    : wire=11.719pF, gate=9.616pF, total=21.336pF
      net violations : underSlew={329,0.363ns} average 0.210ns std.dev 0.091ns
    Clock tree state after 'Approximately balancing paths':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.358),top(nil), margined worst slew is leaf(0.361),trunk(0.358),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.684, max=0.788, avg=0.750, sd=0.025], skew [0.104 vs 0.105, 93.6% {0.705, 0.757, 0.788}] (wid=0.085 ws=0.066) (gid=0.765 gs=0.114)
    Clock network insertion delays are now [0.684ns, 0.788ns] average 0.750ns std.dev 0.025ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=15421 and nets=12150 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1423.578M)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts    : b=205, i=0, cg=0, l=41, total=246
    cell areas     : b=5872.104um^2, i=0.000um^2, cg=0.000um^2, l=937.692um^2, total=6809.796um^2
    wire lengths   : top=0.000um, trunk=14977.205um, leaf=64695.341um, total=79672.546um
    capacitance    : wire=11.719pF, gate=9.616pF, total=21.335pF
    net violations : underSlew={329,0.363ns} average 0.210ns std.dev 0.091ns
  Clock tree state After congestion update:
    clock_tree clock: worst slew is leaf(0.361),trunk(0.359),top(nil), margined worst slew is leaf(0.361),trunk(0.359),top(nil)
    skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.684, max=0.788, avg=0.751, sd=0.025], skew [0.104 vs 0.105, 93.7% {0.705, 0.757, 0.788}] (wid=0.085 ws=0.066) (gid=0.766 gs=0.115)
  Clock network insertion delays are now [0.684ns, 0.788ns] average 0.751ns std.dev 0.025ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=205, i=0, cg=0, l=41, total=246
      cell areas     : b=5872.104um^2, i=0.000um^2, cg=0.000um^2, l=937.692um^2, total=6809.796um^2
      wire lengths   : top=0.000um, trunk=14977.205um, leaf=64695.341um, total=79672.546um
      capacitance    : wire=11.719pF, gate=9.616pF, total=21.335pF
      net violations : underSlew={329,0.363ns} average 0.210ns std.dev 0.091ns
    Clock tree state after 'Improving clock skew':
      clock_tree clock: worst slew is leaf(0.361),trunk(0.359),top(nil), margined worst slew is leaf(0.361),trunk(0.359),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.684, max=0.788, avg=0.751, sd=0.025], skew [0.104 vs 0.105, 93.7% {0.705, 0.757, 0.788}] (wid=0.085 ws=0.066) (gid=0.766 gs=0.115)
    Clock network insertion delays are now [0.684ns, 0.788ns] average 0.751ns std.dev 0.025ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=9.616pF fall=9.616pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Iteration 1: gate capacitance is (rise=8.605pF fall=8.605pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 2: unable to make further power recovery in this step.
    Iteration 2: gate capacitance is (rise=8.563pF fall=8.563pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=205, i=0, cg=0, l=41, total=246
      cell areas     : b=3867.595um^2, i=0.000um^2, cg=0.000um^2, l=922.320um^2, total=4789.915um^2
      wire lengths   : top=0.000um, trunk=14968.249um, leaf=64682.071um, total=79650.320um
      capacitance    : wire=11.714pF, gate=8.563pF, total=20.277pF
      net violations : underSlew={329,0.364ns} average 0.201ns std.dev 0.088ns
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clock: worst slew is leaf(0.366),trunk(0.309),top(nil), margined worst slew is leaf(0.366),trunk(0.309),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.749, max=0.852, avg=0.820, sd=0.023], skew [0.104 vs 0.105, 92.3% {0.774, 0.826, 0.852}] (wid=0.085 ws=0.068) (gid=0.827 gs=0.109)
    Clock network insertion delays are now [0.749ns, 0.852ns] average 0.820ns std.dev 0.023ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clock/default_emulate_constraint_mode,WC: 7885.23 -> 8525}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=205, i=0, cg=0, l=41, total=246
      cell areas     : b=3873.744um^2, i=0.000um^2, cg=0.000um^2, l=922.320um^2, total=4796.064um^2
      wire lengths   : top=0.000um, trunk=14969.633um, leaf=64682.071um, total=79651.704um
      capacitance    : wire=11.715pF, gate=8.565pF, total=20.280pF
      net violations : underSlew={329,0.363ns} average 0.201ns std.dev 0.088ns
    Clock tree state after improving insertion delay:
      clock_tree clock: worst slew is leaf(0.366),trunk(0.258),top(nil), margined worst slew is leaf(0.366),trunk(0.258),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.684, max=0.788, avg=0.756, sd=0.023], skew [0.104 vs 0.105, 92% {0.710, 0.762, 0.788}] (wid=0.085 ws=0.068) (gid=0.762 gs=0.109)
    Clock network insertion delays are now [0.684ns, 0.788ns] average 0.756ns std.dev 0.023ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=205, i=0, cg=0, l=41, total=246
      cell areas     : b=3873.744um^2, i=0.000um^2, cg=0.000um^2, l=922.320um^2, total=4796.064um^2
      wire lengths   : top=0.000um, trunk=14969.633um, leaf=64682.071um, total=79651.704um
      capacitance    : wire=11.715pF, gate=8.565pF, total=20.280pF
      net violations : underSlew={329,0.363ns} average 0.201ns std.dev 0.088ns
    Clock tree state after 'Improving insertion delay':
      clock_tree clock: worst slew is leaf(0.366),trunk(0.258),top(nil), margined worst slew is leaf(0.366),trunk(0.258),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.684, max=0.788, avg=0.756, sd=0.023], skew [0.104 vs 0.105, 92% {0.710, 0.762, 0.788}] (wid=0.085 ws=0.068) (gid=0.762 gs=0.109)
    Clock network insertion delays are now [0.684ns, 0.788ns] average 0.756ns std.dev 0.023ns
  Improving insertion delay done.
  Total capacitance is (rise=20.280pF fall=20.280pF), of which (rise=11.715pF fall=11.715pF) is wire, and (rise=8.565pF fall=8.565pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:04:51 mem=1488.8M) ***
Total net length = 6.464e+05 (3.511e+05 2.953e+05) (ext = 4.028e+04)
Density distribution unevenness ratio = 10.726%
Move report: Detail placement moves 409 insts, mean move: 8.20 um, max move: 36.38 um
	Max move on inst (U4_ex_U1_alu_g21062): (454.23, 408.09) --> (485.73, 403.21)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1488.8MB
Summary Report:
Instances move: 409 (out of 8622 movable)
Mean displacement: 8.20 um
Max displacement: 36.38 um (Instance: U4_ex_U1_alu_g21062) (454.23, 408.09) -> (485.73, 403.21)
	Length: 8 sites, height: 1 rows, site name: core, cell type: AN222X1
Total net length = 6.464e+05 (3.511e+05 2.953e+05) (ext = 4.028e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1488.8MB
*** Finished refinePlace (0:04:51 mem=1488.8M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:04:51 mem=1488.8M) ***
Total net length = 6.522e+05 (3.562e+05 2.960e+05) (ext = 4.029e+04)
Density distribution unevenness ratio = 3.482%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1488.8MB
Summary Report:
Instances move: 0 (out of 10591 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.522e+05 (3.562e+05 2.960e+05) (ext = 4.029e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1488.8MB
*** Finished refinePlace (0:04:51 mem=1488.8M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

CCOPT: Starting clock implementation routing.
Net route status summary:
  Clock:       247 (unrouted=246, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock: 11462 (unrouted=22, trialRouted=11419, noStatus=21, routed=0, fixed=0)
(Not counting 441 nets with <2 term connections)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=15421 and nets=12150 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1490.352M)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.

CCOPT: Preparing to route 247 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 247 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"

  set_multi_cpu_usage -localCpu 8; # current non-default setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Mar 14 23:03:49 2023
#
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 12146 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1015.02 (MB), peak = 1286.82 (MB)
#Merging special wires using 8 threads...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Mar 14 23:03:52 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar 14 23:03:52 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1113           0        5256    79.28%
#  Metal 2        V        1094           0        5256     0.00%
#  Metal 3        H        1113           0        5256     0.00%
#  Metal 4        V        1094           0        5256     0.00%
#  Metal 5        H        1113           0        5256     0.00%
#  Metal 6        V         547           0        5256     0.00%
#  --------------------------------------------------------------
#  Total                   6074       0.00%  31536    13.21%
#
#  247 nets (2.03%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1016.43 (MB), peak = 1286.82 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.01 (MB), peak = 1286.82 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.08 (MB), peak = 1286.82 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 441 (skipped).
#Total number of selected nets for routing = 247.
#Total number of unselected nets (but routable) for routing = 11462 (skipped).
#Total number of nets in the design = 12150.
#
#11462 skipped nets do not have any wires.
#247 routable nets have only global wires.
#247 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                247               0  
#------------------------------------------------
#        Total                247               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                247           11462  
#------------------------------------------------
#        Total                247           11462  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      1(0.02%)   (0.02%)
#   Metal 4      1(0.02%)   (0.02%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 80022 um.
#Total half perimeter of net bounding box = 56237 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 9 um.
#Total wire length on LAYER MET3 = 38988 um.
#Total wire length on LAYER MET4 = 41015 um.
#Total wire length on LAYER MET5 = 9 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6229
#Up-Via Summary (total 6229):
#           
#-----------------------
#  Metal 1         2200
#  Metal 2         2091
#  Metal 3         1936
#  Metal 4            2
#-----------------------
#                  6229 
#
#Total number of involved priority nets 247
#Maximum src to sink distance for priority net 818.2
#Average of max src_to_sink distance for priority net 231.0
#Average of ave src_to_sink distance for priority net 185.7
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.02%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1024.34 (MB), peak = 1286.82 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1019.57 (MB), peak = 1286.82 (MB)
#Start Track Assignment.
#Done with 1504 horizontal wires in 1 hboxes and 1424 vertical wires in 1 hboxes.
#Done with 207 horizontal wires in 1 hboxes and 161 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 84988 um.
#Total half perimeter of net bounding box = 56237 um.
#Total wire length on LAYER MET1 = 3482 um.
#Total wire length on LAYER MET2 = 5 um.
#Total wire length on LAYER MET3 = 39761 um.
#Total wire length on LAYER MET4 = 41714 um.
#Total wire length on LAYER MET5 = 26 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6229
#Up-Via Summary (total 6229):
#           
#-----------------------
#  Metal 1         2200
#  Metal 2         2091
#  Metal 3         1936
#  Metal 4            2
#-----------------------
#                  6229 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1026.07 (MB), peak = 1286.82 (MB)
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 20.44 (MB)
#Total memory = 1026.07 (MB)
#Peak memory = 1286.82 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.8% of the total area was rechecked for DRC, and 81.2% required routing.
#    number of violations = 133
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          0        0        0        0
#	MET2         58       11       64      133
#	Totals       58       11       64      133
#cpu time = 00:00:15, elapsed time = 00:00:02, memory = 1195.07 (MB), peak = 1286.82 (MB)
#start 1st optimization iteration ...
#    number of violations = 68
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         29        7        1       31       68
#	Totals       29        7        1       31       68
#    number of process antenna violations = 105
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1121.73 (MB), peak = 1286.82 (MB)
#start 2nd optimization iteration ...
#    number of violations = 48
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         15       10        2       21       48
#	Totals       15       10        2       21       48
#    number of process antenna violations = 108
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1116.42 (MB), peak = 1286.82 (MB)
#start 3rd optimization iteration ...
#    number of violations = 46
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         17        6        1       22       46
#	Totals       17        6        1       22       46
#    number of process antenna violations = 107
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1112.54 (MB), peak = 1286.82 (MB)
#start 4th optimization iteration ...
#    number of violations = 46
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         13       10        2       21       46
#	Totals       13       10        2       21       46
#    number of process antenna violations = 107
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1112.11 (MB), peak = 1286.82 (MB)
#start 5th optimization iteration ...
#    number of violations = 46
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         17        6        1       22       46
#	Totals       17        6        1       22       46
#    number of process antenna violations = 107
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1111.80 (MB), peak = 1286.82 (MB)
#start 6th optimization iteration ...
#    number of violations = 46
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         13       10        1       22       46
#	Totals       13       10        1       22       46
#    number of process antenna violations = 107
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1208.17 (MB), peak = 1286.82 (MB)
#start 7th optimization iteration ...
#    number of violations = 42
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         12        9        1       20       42
#	Totals       12        9        1       20       42
#    number of process antenna violations = 107
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1213.73 (MB), peak = 1286.82 (MB)
#start 8th optimization iteration ...
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         10       10        1       19       40
#	Totals       10       10        1       19       40
#    number of process antenna violations = 104
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1212.60 (MB), peak = 1286.82 (MB)
#start 9th optimization iteration ...
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          0        0        0        0
#	MET2         13        7       20       40
#	Totals       13        7       20       40
#    number of process antenna violations = 104
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1201.14 (MB), peak = 1286.82 (MB)
#start 10th optimization iteration ...
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         10       10        1       19       40
#	Totals       10       10        1       19       40
#    number of process antenna violations = 104
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1204.62 (MB), peak = 1286.82 (MB)
#start 11th optimization iteration ...
#    number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         12        8        1       16       37
#	Totals       12        8        1       16       37
#    number of process antenna violations = 104
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1325.57 (MB), peak = 1327.54 (MB)
#start 12th optimization iteration ...
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         10       10        1       19       40
#	Totals       10       10        1       19       40
#    number of process antenna violations = 104
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1324.95 (MB), peak = 1327.54 (MB)
#start 13th optimization iteration ...
#    number of violations = 39
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          0        0        0        0
#	MET2         13        7       19       39
#	Totals       13        7       19       39
#    number of process antenna violations = 104
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1327.95 (MB), peak = 1330.69 (MB)
#start 14th optimization iteration ...
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2         10       10        1       19       40
#	Totals       10       10        1       19       40
#    number of process antenna violations = 104
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1327.37 (MB), peak = 1330.69 (MB)
#start 15th optimization iteration ...
#    number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          2        8        1        9       20
#	Totals        2        8        1        9       20
#    number of process antenna violations = 104
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1336.82 (MB), peak = 1337.74 (MB)
#start 16th optimization iteration ...
#    number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          6        4        2        7       19
#	Totals        6        4        2        7       19
#    number of process antenna violations = 104
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1381.48 (MB), peak = 1384.31 (MB)
#start 17th optimization iteration ...
#    number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          5        5        1        9       20
#	Totals        5        5        1        9       20
#    number of process antenna violations = 104
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1381.22 (MB), peak = 1384.31 (MB)
#start 18th optimization iteration ...
#    number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          2        8        2        8       20
#	Totals        2        8        2        8       20
#    number of process antenna violations = 105
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1382.99 (MB), peak = 1384.62 (MB)
#start 19th optimization iteration ...
#    number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          1        9        2        8       20
#	Totals        1        9        2        8       20
#    number of process antenna violations = 104
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1382.03 (MB), peak = 1384.62 (MB)
#start 20th optimization iteration ...
#    number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          0        0        0        0        0
#	MET2          4        6        1        9       20
#	Totals        4        6        1        9       20
#    number of process antenna violations = 105
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1380.28 (MB), peak = 1384.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 81969 um.
#Total half perimeter of net bounding box = 56237 um.
#Total wire length on LAYER MET1 = 197 um.
#Total wire length on LAYER MET2 = 2802 um.
#Total wire length on LAYER MET3 = 38751 um.
#Total wire length on LAYER MET4 = 40219 um.
#Total wire length on LAYER MET5 = 0 um.
#Total wire length on LAYER METTP = 0 um.
#Total number of vias = 6581
#Up-Via Summary (total 6581):
#           
#-----------------------
#  Metal 1         2191
#  Metal 2         2122
#  Metal 3         2268
#-----------------------
#                  6581 
#
#Total number of DRC violations = 20
#Total number of violations on LAYER MET1 = 0
#Total number of violations on LAYER MET2 = 20
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#Cpu time = 00:01:04
#Elapsed time = 00:00:16
#Increased memory = 7.58 (MB)
#Total memory = 1033.65 (MB)
#Peak memory = 1384.62 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:04
#Elapsed time = 00:00:16
#Increased memory = 7.59 (MB)
#Total memory = 1033.66 (MB)
#Peak memory = 1384.62 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:11
#Elapsed time = 00:00:19
#Increased memory = 82.35 (MB)
#Total memory = 1022.89 (MB)
#Peak memory = 1384.62 (MB)
#Number of warnings = 45
#Total number of warnings = 45
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 14 23:04:08 2023
#
Checking guided vs. routed lengths for 247 nets...

    
    Guided max path lengths
    =======================
    
    ---------------------------------------
    From (um)    To (um)    Number of paths
    ---------------------------------------
       0.000     100.000          114
     100.000     200.000           31
     200.000     300.000           19
     300.000     400.000           16
     400.000     500.000           31
     500.000     600.000           18
     600.000     700.000           12
     700.000     800.000            4
     800.000     900.000            2
    ---------------------------------------
    
    Deviation of routing from guided max path lengths
    =================================================
    
    -------------------------------------
    From (%)    To (%)    Number of paths
    -------------------------------------
    below        0.000           32
      0.000     10.000          184
     10.000     20.000           18
     20.000     30.000            6
     30.000     40.000            3
     40.000     50.000            3
     50.000     60.000            1
    -------------------------------------
    

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_40 (62 terminals)
    Guided length:  max path =   274.713um, total =   978.597um
    Routed length:  max path =   370.400um, total =  1023.100um
    Deviation:      max path =    34.832%,  total =     4.548%

    Net CTS_37 (28 terminals)
    Guided length:  max path =   195.485um, total =   934.222um
    Routed length:  max path =   258.080um, total =   951.730um
    Deviation:      max path =    32.020%,  total =     1.874%

    Net CTS_39 (101 terminals)
    Guided length:  max path =   382.378um, total =  1454.182um
    Routed length:  max path =   482.200um, total =  1496.645um
    Deviation:      max path =    26.106%,  total =     2.920%

    Net U7_banc_rc_gclk_13990 (33 terminals)
    Guided length:  max path =   451.791um, total =   924.121um
    Routed length:  max path =   523.510um, total =   981.710um
    Deviation:      max path =    15.874%,  total =     6.232%

    Net CTS_42 (60 terminals)
    Guided length:  max path =   292.513um, total =   730.369um
    Routed length:  max path =   299.090um, total =   821.725um
    Deviation:      max path =     2.248%,  total =    12.508%

    Net U2_ei_rc_gclk (34 terminals)
    Guided length:  max path =   326.310um, total =   674.107um
    Routed length:  max path =   363.030um, total =   703.580um
    Deviation:      max path =    11.253%,  total =     4.372%

    Net CTS_38 (92 terminals)
    Guided length:  max path =   396.936um, total =  1364.414um
    Routed length:  max path =   439.720um, total =  1410.775um
    Deviation:      max path =    10.779%,  total =     3.398%

    Net CTS_36 (46 terminals)
    Guided length:  max path =   199.945um, total =  1190.205um
    Routed length:  max path =   219.510um, total =  1199.780um
    Deviation:      max path =     9.785%,  total =     0.804%

    Net U1_pf_rc_gclk (33 terminals)
    Guided length:  max path =   504.022um, total =   607.878um
    Routed length:  max path =   545.760um, total =   635.960um
    Deviation:      max path =     8.281%,  total =     4.620%

    Net U7_banc_rc_gclk (33 terminals)
    Guided length:  max path =   686.412um, total =  1252.554um
    Routed length:  max path =   733.540um, total =  1348.800um
    Deviation:      max path =     6.866%,  total =     7.684%

Set FIXED routing status on 247 net(s)
Set FIXED placed status on 246 instance(s)
Net route status summary:
  Clock:       247 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=247)
  Non-clock: 11462 (unrouted=11462, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 441 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
congRepair running 8 threads
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4562 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 247  numPreroutedWires = 4188
[NR-eagl] Read numTotalNets=11707  numIgnoredNets=247
[NR-eagl] EstWL : 142366

[NR-eagl] Usage: 142365 = (76700 H, 65665 V) = (24.49% H, 20.97% V) = (3.743e+05um H, 3.204e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 142415 = (76732 H, 65683 V) = (24.50% H, 20.97% V) = (3.745e+05um H, 3.205e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.06% H + 0.04% V

[NR-eagl] Usage: 142415 = (76732 H, 65683 V) = (24.50% H, 20.97% V) = (3.745e+05um H, 3.205e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 142436 = (76740 H, 65696 V) = (24.50% H, 20.98% V) = (3.745e+05um H, 3.206e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 142436 = (76740 H, 65696 V) = (24.50% H, 20.98% V) = (3.745e+05um H, 3.206e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.07% H + 0.02% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.16% H + 0.07% V
[NR-eagl] Overflow after earlyGlobalRoute 0.19% H + 0.09% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(MET1)(F) length: 1.969300e+02um, number of vias: 41344
[NR-eagl] Layer2(MET2)(V) length: 1.623637e+05um, number of vias: 52600
[NR-eagl] Layer3(MET3)(H) length: 2.368320e+05um, number of vias: 14472
[NR-eagl] Layer4(MET4)(V) length: 1.670317e+05um, number of vias: 8777
[NR-eagl] Layer5(MET5)(H) length: 1.838875e+05um, number of vias: 1426
[NR-eagl] Layer6(METTP)(V) length: 4.721521e+04um, number of vias: 0
[NR-eagl] Total length: 7.975270e+05um, number of vias: 118619
End of congRepair (cpu=0:00:00.7, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=15421 and nets=12150 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1614.238M)

    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
There was no routing performed, so no routing correlation information will be displayed.
    
    Routing Correlation Report
    ==========================
    
    No data available
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=205, i=0, cg=0, l=41, total=246
      cell areas     : b=3873.744um^2, i=0.000um^2, cg=0.000um^2, l=922.320um^2, total=4796.064um^2
      wire lengths   : top=0.000um, trunk=15242.770um, leaf=66726.185um, total=81968.955um
      capacitance    : wire=11.688pF, gate=8.565pF, total=20.254pF
      net violations : underSlew={329,0.369ns} average 0.292ns std.dev 0.045ns
    Clock tree state after routing clock trees:
      clock_tree clock: worst slew is leaf(0.269),trunk(0.226),top(nil), margined worst slew is leaf(0.269),trunk(0.226),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.374, max=0.584, avg=0.533, sd=0.028], skew [0.209 vs 0.105*, 97.8% {0.484, 0.536, 0.584}] (wid=0.000 ws=0.000) (gid=0.584 gs=0.209)
    Clock network insertion delays are now [0.374ns, 0.584ns] average 0.533ns std.dev 0.028ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2128.58 CPU=0:00:04.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:02.0  mem= 2128.6M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Resetting previous bufferability status so that PostConditioning will attempt to fix all clock tree violations
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=205, i=0, cg=0, l=41, total=246
        cell areas     : b=3873.744um^2, i=0.000um^2, cg=0.000um^2, l=922.320um^2, total=4796.064um^2
        wire lengths   : top=0.000um, trunk=15242.770um, leaf=66726.185um, total=81968.955um
        capacitance    : wire=11.688pF, gate=8.565pF, total=20.254pF
        net violations : underSlew={329,0.363ns} average 0.202ns std.dev 0.088ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 247, tested: 247, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 2147483.647um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=205, i=0, cg=0, l=41, total=246
          cell areas     : b=3873.744um^2, i=0.000um^2, cg=0.000um^2, l=922.320um^2, total=4796.064um^2
          wire lengths   : top=0.000um, trunk=15242.770um, leaf=66726.185um, total=81968.955um
          capacitance    : wire=11.688pF, gate=8.565pF, total=20.254pF
          net violations : underSlew={329,0.363ns} average 0.202ns std.dev 0.088ns
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clock: worst slew is leaf(0.367),trunk(0.260),top(nil), margined worst slew is leaf(0.367),trunk(0.260),top(nil)
          skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.682, max=0.794, avg=0.754, sd=0.025], skew [0.112 vs 0.105*, 90.7% {0.707, 0.759, 0.794}] (wid=0.097 ws=0.080) (gid=0.758 gs=0.102)
        Clock network insertion delays are now [0.682ns, 0.794ns] average 0.754ns std.dev 0.025ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global causes: DRV fixing with buffering is disabled
      
      Top 5 overslews:
      
      ---------------------------------
      Node    Net    Overslew    Causes
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'minimips' of instances=15421 and nets=12150 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1603.930M)

      Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
      Clock DAG stats PostConditioning final:
        cell counts    : b=205, i=0, cg=0, l=41, total=246
        cell areas     : b=3873.744um^2, i=0.000um^2, cg=0.000um^2, l=922.320um^2, total=4796.064um^2
        wire lengths   : top=0.000um, trunk=15242.770um, leaf=66726.185um, total=81968.955um
        capacitance    : wire=11.688pF, gate=8.565pF, total=20.254pF
        net violations : underSlew={329,0.363ns} average 0.202ns std.dev 0.088ns
    PostConditioning done.
Net route status summary:
  Clock:       247 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=247)
  Non-clock: 11462 (unrouted=2, trialRouted=11460, noStatus=0, routed=0, fixed=0)
(Not counting 441 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=205, i=0, cg=0, l=41, total=246
      cell areas     : b=3873.744um^2, i=0.000um^2, cg=0.000um^2, l=922.320um^2, total=4796.064um^2
      wire lengths   : top=0.000um, trunk=15242.770um, leaf=66726.185um, total=81968.955um
      capacitance    : wire=11.688pF, gate=8.565pF, total=20.254pF
      net violations : underSlew={329,0.363ns} average 0.202ns std.dev 0.088ns
    Clock tree state after post-conditioning:
      clock_tree clock: worst slew is leaf(0.367),trunk(0.260),top(nil), margined worst slew is leaf(0.367),trunk(0.260),top(nil)
      skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.682, max=0.794, avg=0.754, sd=0.025], skew [0.112 vs 0.105*, 90.7% {0.707, 0.759, 0.794}] (wid=0.097 ws=0.080) (gid=0.758 gs=0.102)
    Clock network insertion delays are now [0.682ns, 0.794ns] average 0.754ns std.dev 0.025ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------
  Cell type      Count    Area
  --------------------------------
  Buffers         205     3873.744
  Inverters         0        0.000
  Clock Gates       0        0.000
  Clock Logic      41      922.320
  All             246     4796.064
  --------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     15242.770
  Leaf      66726.185
  Total     81968.955
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------
  Type     Capacitance
  --------------------
  Wire       11.688
  Gate        8.565
  Total      20.254
  --------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------
  Type         Count    Max viol    Average    Std. Dev.
  ------------------------------------------------------
  underSlew     329     0.363ns     0.202ns     0.088ns
  ------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -------------------------------------------------------
  Clock Tree          Worst Trunk Slew    Worst Leaf Slew
  -------------------------------------------------------
  clock_tree clock         0.260               0.367
  -------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                                Skew Group                               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    0.682     0.794     0.112    0.105*           0.080           0.076           0.754        0.025     90.7% {0.707, 0.759, 0.794}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                                Skew Group                               Min/Max    Delay    Pin
  ---------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Min        0.682    U8_syscop_scp_reg_reg[13][26]/C
  default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Max        0.794    U4_ex_EX_adr_reg[13]/C
  ---------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.682ns, 0.794ns] average 0.754ns std.dev 0.025ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2135.59 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2135.6M) ***
	Current asserted source latency: 0
	Executing: set_clock_latency -source -early -max -rise -0.753865 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -early -max -rise -0.753865 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -late -max -rise -0.753865 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -late -max -rise -0.753865 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -early -max -fall -0.824734 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -early -max -fall -0.824734 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -late -max -fall -0.824734 [get_pins 
clock]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -late -max -fall -0.824734 [get_pins 
clock]
Setting all clocks to propagated mode.
Resetting all latency settings from fanout cone of clock 'clock'
default_emulate_constraint_mode
Clock DAG stats after update timingGraph:
  cell counts    : b=205, i=0, cg=0, l=41, total=246
  cell areas     : b=3873.744um^2, i=0.000um^2, cg=0.000um^2, l=922.320um^2, total=4796.064um^2
  wire lengths   : top=0.000um, trunk=15242.770um, leaf=66726.185um, total=81968.955um
  capacitance    : wire=11.688pF, gate=8.565pF, total=20.254pF
  net violations : underSlew={329,0.363ns} average 0.202ns std.dev 0.088ns
Clock tree state after update timingGraph:
  clock_tree clock: worst slew is leaf(0.367),trunk(0.260),top(nil), margined worst slew is leaf(0.367),trunk(0.260),top(nil)
  skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.682, max=0.794, avg=0.754, sd=0.025], skew [0.112 vs 0.105*, 90.7% {0.707, 0.759, 0.794}] (wid=0.097 ws=0.080) (gid=0.758 gs=0.102)
Clock network insertion delays are now [0.682ns, 0.794ns] average 0.754ns std.dev 0.025ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   cts
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
default_emulate_view
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1600.9M, totSessionCpu=0:06:18 **
Added -handlePreroute to trialRouteMode
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1600.9M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2197.15 CPU=0:00:04.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:01.0  mem= 2197.1M) ***
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:02.0 totSessionCpu=0:06:25 mem=2197.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.523  |
|           TNS (ns):| -44.195 |
|    Violating Paths:|   31    |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.249   |     21 (21)      |
|   max_tran     |     15 (706)     |   -1.854   |     17 (708)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.622%
------------------------------------------------------------
**opt_design ... cpu = 0:00:07, real = 0:00:03, mem = 1727.1M, totSessionCpu=0:06:26 **
** INFO : this run is activating low effort ccoptDesign flow
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = default_emulate_view
Number of VT partitions  = 3
Standard cells in design = 810
Instances in design      = 10591

Instance distribution across the VT partitions:

 LVT : inst = 5298 (50.0%), cells = 557 (69%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5298 (50.0%)

 SVT : inst = 5292 (50.0%), cells = 197 (24%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5292 (50.0%)

 HVT : inst = 1 (0.0%), cells = 29 (4%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 1 (0.0%)

Reporting took 0 sec
**INFO : Setting latch borrow mode to budget during optimization
*** Starting optimizing excluded clock nets MEM= 1727.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1727.2M) ***
*** Starting optimizing excluded clock nets MEM= 1727.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1727.2M) ***
**INFO: Num dontuse cells 532, Num usable cells 752
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 752
Begin: GigaOpt DRV Optimization
GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 247 nets with fixed/cover wires excluded.
Info: 247 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    44   |  1529   |    59   |     59  |     0   |     0   |     0   |     0   | -2.52 |          0|          0|          0|  62.62  |            |           |
|     7   |     7   |     7   |      7  |     0   |     0   |     0   |     0   | -1.53 |         30|          0|         36|  62.77  |   0:00:03.0|    2477.3M|
|     7   |     7   |     7   |      7  |     0   |     0   |     0   |     0   | -1.53 |          0|          0|          0|  62.77  |   0:00:00.0|    2477.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:08.5 real=0:00:03.0 mem=2477.3M) ***

*** Starting refinePlace (0:06:43 mem=2477.3M) ***
Total net length = 6.468e+05 (3.505e+05 2.963e+05) (ext = 3.960e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPSP-315):	Found 15451 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 4.447%
Density distribution unevenness ratio = 4.447%
Move report: Detail placement moves 109 insts, mean move: 5.66 um, max move: 22.52 um
	Max move on inst (g2414): (531.72, 149.45) --> (549.36, 144.57)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2477.3MB
Summary Report:
Instances move: 109 (out of 10375 movable)
Mean displacement: 5.66 um
Max displacement: 22.52 um (Instance: g2414) (531.72, 149.45) -> (549.36, 144.57)
	Length: 5 sites, height: 1 rows, site name: core, cell type: AN22X1
Total net length = 6.468e+05 (3.505e+05 2.963e+05) (ext = 3.960e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2477.3MB
*** Finished refinePlace (0:06:43 mem=2477.3M) ***
*** maximum move = 22.52 um ***
*** Finished re-routing un-routed nets (2477.3M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2477.3M) ***
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.25min real=0.17min mem=1736.9M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.529  |
|           TNS (ns):| -18.662 |
|    Violating Paths:|   19    |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.769%
Routing Overflow: 0.19% H and 0.09% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:26, real = 0:00:15, mem = 1736.9M, totSessionCpu=0:06:44 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.529
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 532, Num usable cells 752
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 752
Begin: GigaOpt Optimization in TNS mode
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 247 nets with fixed/cover wires excluded.
Info: 247 clock nets excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 247 clock nets excluded
*info: 7 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 131 no-driver nets excluded.
*info: 247 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.529 TNS Slack -18.662 Density 62.77
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  -1.529|   -1.529| -18.662|  -18.662|    62.77%|   0:00:00.0| 2526.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
|  -1.258|   -1.258| -14.106|  -14.106|    62.77%|   0:00:02.0| 2566.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
|  -1.169|   -1.169| -13.929|  -13.929|    62.78%|   0:00:00.0| 2566.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -1.169|   -1.169| -13.479|  -13.479|    62.78%|   0:00:01.0| 2566.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -1.089|   -1.089| -12.804|  -12.804|    62.78%|   0:00:00.0| 2590.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -1.037|   -1.037| -11.938|  -11.938|    62.78%|   0:00:01.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.827|   -0.827|  -7.868|   -7.868|    62.79%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[63]/D              |
|  -0.788|   -0.788|  -7.537|   -7.537|    62.79%|   0:00:01.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.752|   -0.752|  -7.422|   -7.422|    62.79%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.719|   -0.719|  -6.956|   -6.956|    62.81%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.689|   -0.689|  -6.584|   -6.584|    62.82%|   0:00:01.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.665|   -0.665|  -6.560|   -6.560|    62.82%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.633|   -0.633|  -5.816|   -5.816|    62.83%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.579|   -0.579|  -5.577|   -5.577|    62.83%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.542|   -0.542|  -5.412|   -5.412|    62.84%|   0:00:01.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.519|   -0.519|  -5.098|   -5.098|    62.85%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[57]/D              |
|  -0.379|   -0.379|  -3.121|   -3.121|    62.86%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[57]/D              |
|  -0.347|   -0.347|  -2.680|   -2.680|    62.86%|   0:00:01.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[57]/D              |
|  -0.300|   -0.300|  -2.150|   -2.150|    62.86%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[57]/D              |
|  -0.274|   -0.274|  -1.883|   -1.883|    62.87%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[57]/D              |
|  -0.246|   -0.246|  -1.515|   -1.515|    62.87%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[57]/D              |
|  -0.176|   -0.176|  -0.904|   -0.904|    62.87%|   0:00:01.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[57]/D              |
|  -0.129|   -0.129|  -0.545|   -0.545|    62.88%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[57]/D              |
|  -0.096|   -0.096|  -0.295|   -0.295|    62.91%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.083|   -0.083|  -0.243|   -0.243|    62.91%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.072|   -0.072|  -0.152|   -0.152|    62.91%|   0:00:01.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.052|   -0.052|  -0.090|   -0.090|    62.91%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.027|   -0.027|  -0.038|   -0.038|    62.92%|   0:00:00.0| 2609.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|   0.000|    0.000|   0.000|    0.000|    62.92%|   0:00:00.0| 2609.0M|                  NA|       NA| NA                                       |
|   0.000|    0.000|   0.000|    0.000|    62.92%|   0:00:00.0| 2609.0M|default_emulate_view|       NA| NA                                       |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.9 real=0:00:10.0 mem=2609.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.9 real=0:00:10.0 mem=2609.0M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 62.92
*** Starting refinePlace (0:07:15 mem=2609.0M) ***
Total net length = 6.487e+05 (3.518e+05 2.969e+05) (ext = 3.960e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPSP-315):	Found 15463 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 4.445%
Density distribution unevenness ratio = 4.445%
Move report: Detail placement moves 121 insts, mean move: 4.18 um, max move: 15.59 um
	Max move on inst (U4_ex_U1_alu_mul_138_45/g36606): (86.94, 491.05) --> (76.23, 486.17)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2609.2MB
Summary Report:
Instances move: 121 (out of 10387 movable)
Mean displacement: 4.18 um
Max displacement: 15.59 um (Instance: U4_ex_U1_alu_mul_138_45/g36606) (86.94, 491.05) -> (76.23, 486.17)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
Total net length = 6.487e+05 (3.518e+05 2.969e+05) (ext = 3.960e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2609.2MB
*** Finished refinePlace (0:07:16 mem=2609.2M) ***
*** maximum move = 15.59 um ***
*** Finished re-routing un-routed nets (2609.2M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=2609.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 62.92

*** Finish post-CTS Setup Fixing (cpu=0:00:26.5 real=0:00:12.0 mem=2609.2M) ***

End: GigaOpt Optimization in TNS mode

------------------------------------------------------------
     Summary (cpu=0.54min real=0.30min mem=1869.9M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.009  |  5.137  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.921%
Routing Overflow: 0.19% H and 0.09% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:59, real = 0:00:33, mem = 1867.8M, totSessionCpu=0:07:17 **
**INFO: Num dontuse cells 532, Num usable cells 752
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 752

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=1865.8M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.009  |  5.137  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.921%
Routing Overflow: 0.19% H and 0.09% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:59, real = 0:00:34, mem = 1863.8M, totSessionCpu=0:07:18 **
**INFO: Num dontuse cells 532, Num usable cells 752
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 752

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=1863.8M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  1.009  |  5.137  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.921%
Routing Overflow: 0.19% H and 0.09% V
------------------------------------------------------------
**opt_design ... cpu = 0:01:00, real = 0:00:34, mem = 1863.8M, totSessionCpu=0:07:18 **
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 247 nets with fixed/cover wires excluded.
Info: 247 clock nets excluded from IPO operation.
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4562 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 247  numPreroutedWires = 4188
[NR-eagl] Read numTotalNets=11749  numIgnoredNets=247
[NR-eagl] EstWL : 142780

[NR-eagl] Usage: 142779 = (77016 H, 65763 V) = (24.59% H, 21.00% V) = (3.758e+05um H, 3.209e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 142817 = (77038 H, 65779 V) = (24.60% H, 21.00% V) = (3.759e+05um H, 3.210e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.06% H + 0.04% V

[NR-eagl] Usage: 142817 = (77038 H, 65779 V) = (24.60% H, 21.00% V) = (3.759e+05um H, 3.210e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 142834 = (77047 H, 65787 V) = (24.60% H, 21.01% V) = (3.760e+05um H, 3.210e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 142834 = (77047 H, 65787 V) = (24.60% H, 21.01% V) = (3.760e+05um H, 3.210e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.06% H + 0.02% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.18% H + 0.06% V
[NR-eagl] Overflow after earlyGlobalRoute 0.20% H + 0.08% V

[NR-eagl] Layer1(MET1)(F) length: 1.969300e+02um, number of vias: 41428
[NR-eagl] Layer2(MET2)(V) length: 1.612965e+05um, number of vias: 52703
[NR-eagl] Layer3(MET3)(H) length: 2.373754e+05um, number of vias: 14456
[NR-eagl] Layer4(MET4)(V) length: 1.691750e+05um, number of vias: 8778
[NR-eagl] Layer5(MET5)(H) length: 1.847138e+05um, number of vias: 1419
[NR-eagl] Layer6(METTP)(V) length: 4.659972e+04um, number of vias: 0
[NR-eagl] Total length: 7.993573e+05um, number of vias: 118784
[NR-eagl] End Peak syMemory usage = 1787.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.67 seconds
Extraction called for design 'minimips' of instances=15463 and nets=12192 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1787.152M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Adjusting target slack by 0.1 ns for power optimization
default_emulate_view
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2313.93 CPU=0:00:04.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:05.4  real=0:00:01.0  mem= 2313.9M) ***

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.064  | -0.064  |  1.011  |  5.143  |
|           TNS (ns):| -0.122  | -0.122  |  0.000  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.921%
------------------------------------------------------------
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 247 nets with fixed/cover wires excluded.
Info: 247 clock nets excluded from IPO operation.

Power Net Detected:
    Voltage	    Name
default_emulate_view
default_emulate_view
    0.00V	    gnd!
default_emulate_view
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    0.00V	    VDD

Begin Power Analysis

    0.00V	    gnd!
default_emulate_view
default_emulate_view
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
    0.00V	    vdd!
    0.00V	    vdd
    0.00V	    VDD

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.


** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.




Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1332.88MB/1332.88MB)

Begin Processing Timing Window Data for Power Calculation

clock(100MHz) CK: assigning clock clock to net clock
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1333.00MB/1333.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1333.04MB/1333.04MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT)

Starting Levelizing
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT)
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 10%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 10%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 20%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 20%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 30%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 30%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 40%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 40%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 50%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 50%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 60%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 60%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 70%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 70%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 80%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 80%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 90%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 90%

Finished Levelizing
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT)

Finished Levelizing
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT)

Starting Activity Propagation
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT)

Starting Activity Propagation
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 10%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 10%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 20%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 20%

Finished Activity Propagation
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT)

Finished Activity Propagation
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1333.64MB/1333.64MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT)

Starting Calculating power
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT)
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 10%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 10%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 20%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 20%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 30%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 30%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 40%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 40%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 50%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 50%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 60%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 60%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 70%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 70%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 80%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 80%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 90%
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT): 90%

Finished Calculating power
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT)

Finished Calculating power
2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1347.64MB/1347.64MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1347.64MB/1347.64MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1347.66MB/1347.66MB)

Begin Static Power Report Generation
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: minimips
*
*	Liberty Libraries used:
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-14 23:05:00 (2023-Mar-15 03:05:00 GMT)
*
*----------------------------------------------------------------------------------------
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*
*	Design: minimips
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00063008
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00063008
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002551       39.19
Macro                          1.449e-08    0.002226
Sequential                     0.0002551       39.19
IO                                     0           0
Macro                          1.449e-08    0.002226
IO                                     0           0
Combinational                  0.0003541       54.41
Clock (Combinational)          2.082e-05       3.199
Combinational                  0.0003541       54.41
Clock (Combinational)          2.082e-05       3.199
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006301         100
-----------------------------------------------------------------------------------------
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006301         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   1.8  0.0006301         100
Default                   1.8  0.0006301         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          2.082e-05       3.305


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total                          2.082e-05       3.305
-----------------------------------------------------------------------------------------
clock                          2.082e-05       3.305
-----------------------------------------------------------------------------------------
Total                          2.082e-05       3.305
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: U7_banc_RC_CG_HIER_INST13/CTS_ccd_BUF_clock_G0_L5_54 (BUX16): 	 5.073e-07
 
 
-----------------------------------------------------------------------------------------
* 		Highest Leakage Power: U7_banc_RC_CG_HIER_INST13/CTS_ccd_BUF_clock_G0_L5_54 (BUX16): 	 5.073e-07
*	Power Distribution Summary: 
* 		Highest Average Power: U7_banc_RC_CG_HIER_INST13/CTS_ccd_BUF_clock_G0_L5_54 (BUX16): 	 5.073e-07
* 		Highest Leakage Power: U7_banc_RC_CG_HIER_INST13/CTS_ccd_BUF_clock_G0_L5_54 (BUX16): 	 5.073e-07
* 		Total Cap: 	2.6792e-10 F
* 		Total instances in design: 15463
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  4830
-----------------------------------------------------------------------------------------
 
* 		Total Cap: 	2.6792e-10 F
* 		Total instances in design: 15463
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  4830
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000630084 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 15463 cells ( 100.000000%) , 0.000630084 mW ( 100.000000% ) 
Total leakage power = 0.000630084 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 15463 cells ( 100.000000%) , 0.000630084 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1347.95MB/1347.95MB)

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1347.95MB/1347.95MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                         -0.122            -0.064  report_power
Begin: Leakage Power Optimization
Reclaim Optimization WNS Slack -0.064  TNS Slack -0.122 Density 62.92
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    62.92%|        -|  -0.064|  -0.122|   0:00:00.0| 2586.3M|
|    62.92%|        0|  -0.064|  -0.122|   0:00:16.0| 2586.3M|
|    62.92%|        0|  -0.064|  -0.122|   0:00:00.0| 2586.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.064  TNS Slack -0.122 Density 62.92
** Finished Core Leakage Power Optimization (cpu = 0:00:19.4) (real = 0:00:19.0) **
*** Finished Leakage Power Optimization (cpu=0:00:20, real=0:00:19, mem=1879.16M, totSessionCpu=0:07:51).
Begin: GigaOpt postEco DRV Optimization
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 247 nets with fixed/cover wires excluded.
Info: 247 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8   |     8   |     8   |      8  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          0|  62.92  |            |           |
|     8   |     8   |     8   |      8  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          0|  62.92  |   0:00:00.0|    2602.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2602.2M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.000 -> -0.064 (bump = 0.064)
Begin: GigaOpt postEco optimization
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 247 nets with fixed/cover wires excluded.
Info: 247 clock nets excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 247 clock nets excluded
*info: 7 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 131 no-driver nets excluded.
*info: 247 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.064 TNS Slack -0.122 Density 62.92
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  -0.064|   -0.064|  -0.122|   -0.122|    62.92%|   0:00:00.0| 2602.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[63]/D              |
|   0.000|    0.001|   0.000|    0.000|    62.94%|   0:00:03.0| 2623.1M|default_emulate_view|       NA| NA                                       |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.0 real=0:00:03.0 mem=2623.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.0 real=0:00:03.0 mem=2623.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 62.94
*** Starting refinePlace (0:08:03 mem=2623.1M) ***
Total net length = 6.489e+05 (3.518e+05 2.971e+05) (ext = 3.961e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPSP-315):	Found 15465 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2623.1MB
Summary Report:
Instances move: 0 (out of 10389 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.489e+05 (3.518e+05 2.971e+05) (ext = 3.961e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2623.1MB
*** Finished refinePlace (0:08:03 mem=2623.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2623.1M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2623.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 62.94

*** Finish post-CTS Setup Fixing (cpu=0:00:07.1 real=0:00:04.0 mem=2623.1M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
**INFO : Latch borrow mode reset to max_borrow
Multi-CPU acceleration using 8 CPU(s).

Begin Power Analysis

    0.00V	    gnd!
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    0.00V	    vdd
    0.00V	    VDD

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.26MB/1403.26MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock clock to net clock
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.52MB/1403.52MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.57MB/1403.57MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT)
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT): 10%
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT): 20%
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT): 30%
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT): 40%
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT): 50%
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT): 60%
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT): 70%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 80%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 90%

Finished Levelizing
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT)

Starting Activity Propagation
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT)
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 10%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 20%

Finished Activity Propagation
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1403.96MB/1403.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT)
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 10%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 20%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 30%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 40%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 50%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 60%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 70%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 80%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 90%

Finished Calculating power
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1394.60MB/1394.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1394.60MB/1394.60MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1394.63MB/1394.63MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: minimips
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00063064
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002551       39.16
Macro                          1.449e-08    0.002224
IO                                     0           0
Combinational                  0.0003547       54.44
Clock (Combinational)          2.082e-05       3.197
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006306         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   1.8  0.0006306         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          2.082e-05       3.302
-----------------------------------------------------------------------------------------
Total                          2.082e-05       3.302
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: U7_banc_RC_CG_HIER_INST13/CTS_ccd_BUF_clock_G0_L5_54 (BUX16): 	 5.073e-07
* 		Highest Leakage Power: U7_banc_RC_CG_HIER_INST13/CTS_ccd_BUF_clock_G0_L5_54 (BUX16): 	 5.073e-07
* 		Total Cap: 	2.67981e-10 F
* 		Total instances in design: 15465
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  4830
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000630645 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 15465 cells ( 100.000000%) , 0.000630645 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1394.99MB/1394.99MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_power
doiPBLastSyncSlave
default_emulate_view
default_emulate_view

Warning:
  There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 7 power/gnd nets that are not connected
VDD gnd GND VSS ...
Use 'globalNetConnect' to define rail connections.




Starting Levelizing
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT)
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT): 10%
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT): 20%
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT): 30%
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT): 40%
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT): 50%
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT): 60%
2023-Mar-14 23:05:30 (2023-Mar-15 03:05:30 GMT): 70%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 80%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 90%

Finished Levelizing
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT)

Starting Activity Propagation
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT)
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 10%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 20%

Finished Activity Propagation
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT)

Starting Calculating power
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT)
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 10%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 20%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 30%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 40%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 50%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 60%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 70%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 80%
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT): 90%

Finished Calculating power
2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-14 23:05:31 (2023-Mar-15 03:05:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: minimips
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00063064
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002551       39.16
Macro                          1.449e-08    0.002224
IO                                     0           0
Combinational                  0.0003547       54.44
Clock (Combinational)          2.082e-05       3.197
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006306         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   1.8  0.0006306         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          2.082e-05       3.302
-----------------------------------------------------------------------------------------
Total                          2.082e-05       3.302
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: U7_banc_RC_CG_HIER_INST13/CTS_ccd_BUF_clock_G0_L5_54 (BUX16): 	 5.073e-07
* 		Highest Leakage Power: U7_banc_RC_CG_HIER_INST13/CTS_ccd_BUF_clock_G0_L5_54 (BUX16): 	 5.073e-07
* 		Total Cap: 	2.67981e-10 F
* 		Total instances in design: 15465
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  4830
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000630645 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 15465 cells ( 100.000000%) , 0.000630645 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1394.99MB/1394.99MB)


<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:01:48, real = 0:01:13, mem = 1878.9M, totSessionCpu=0:08:06 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  2.021  |  3.690  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.943%
Routing Overflow: 0.20% H and 0.08% V
------------------------------------------------------------
**opt_design ... cpu = 0:01:50, real = 0:01:14, mem = 1878.9M, totSessionCpu=0:08:08 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             0.000  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   opt_design_postcts
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_ccopt_clock_trees
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_ccopt_skew_groups
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        117.67            190             0.000             0.000  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSE-212            3  Syntax mapping: Un-mached '{' and '}' fo...
WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPCCOPT-1041        2  The cts_source_output_max_transition_tim...
WARNING   IMPCCOPT-1182        2  The cts_clock_gating_cells property has ...
*** Message Summary: 14 warning(s), 3 error(s)

**ccopt_design ... cpu = 0:04:41, real = 0:03:10, mem = 1837.4M, totSessionCpu=0:08:09 **
###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Tue Mar 14 23:05:34 2023
#  Design:            minimips
#  Command:           report_timing
###############################################################
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.825             -0.754
      Net Latency:+          0.871 (P)          0.769 (P)
          Arrival:=          5.047              0.015
 
    Time Borrowed:+          1.786
    Required Time:=          6.833
     Launch Clock:-          0.015
        Data Path:-          6.818
            Slack:=          0.000

#------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C          -      C      R     (arrival)      33  0.307       -    0.015  
  U2_ei_EI_instr_reg[31]/Q          -      C->Q   R     DFRQX1          2      -   0.313    0.328  
  g36181/Q                          -      D->Q   R     OR4X1           2  0.116   0.170    0.499  
  U3_di_g9135/Q                     -      A->Q   F     NO2X1           6  0.140   0.156    0.655  
  U3_di_g9131/Q                     -      B->Q   R     NA2I1X1         3  0.217   0.177    0.832  
  U3_di_g36081/Q                    -      A->Q   F     INX1            4  0.213   0.080    0.912  
  U3_di_g9112/Q                     -      A->Q   R     AN21X0          5  0.094   0.739    1.652  
  U3_di_g9164/Q                     -      A->Q   F     INX1            8  1.273   0.299    1.951  
  U3_di_g9076/Q                     -      B->Q   R     NA2X1           2  0.424   0.186    2.137  
  U3_di_g9061/Q                     -      C->Q   F     ON21X1          3  0.176   0.124    2.260  
  U3_di_g9054/Q                     -      A->Q   R     INX1            3  0.154   0.118    2.379  
  U3_di_g9011/Q                     -      B->Q   F     NO3X1           2  0.146   0.095    2.474  
  g36179/Q                          -      F->Q   F     AO321X2         1  0.190   0.321    2.795  
  U3_di_g8973/Q                     -      C->Q   R     NO3X1           3  0.107   0.232    3.027  
  U3_di_g8971/Q                     -      A->Q   F     INX1            9  0.333   0.191    3.219  
  U3_di_g8963/Q                     -      A->Q   R     NO2X1           5  0.229   0.248    3.467  
  U3_di_g8947/Q                     -      AN->Q  R     NO2I1X1         9  0.360   0.434    3.901  
  U3_di_g8925/Q                     -      B->Q   R     OR2X1           2  0.636   0.202    4.102  
  U3_di_g8914/Q                     -      A->Q   R     AND2X2          5  0.120   0.232    4.334  
  U6_renvoi_g2739/Q                 -      A->Q   R     EN2X1           1  0.279   0.152    4.486  
  U6_renvoi_g2720/Q                 -      A->Q   R     AND6X1          3  0.150   0.295    4.782  
  U6_renvoi_g2715/Q                 -      AN->Q  R     NO2I1X1        35  0.310   1.027    5.809  
  U6_renvoi_g2713/Q                 -      A->Q   F     NO2X1           1  1.774   0.131    5.940  
  U6_renvoi_g2710/Q                 -      C->Q   R     AN21X1          1  0.390   0.160    6.101  
  U6_renvoi_g2704/Q                 -      C->Q   R     OR3X1           4  0.157   0.212    6.313  
  g2731/Q                           -      C->Q   F     AN21X1          1  0.175   0.050    6.363  
  g2680/Q                           -      C->Q   F     AO31X1          1  0.360   0.280    6.643  
  U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q   F     OR2X1           1  0.119   0.189    6.833  
  U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D      F     DLLQX1          1  0.093   0.001    6.833  
#------------------------------------------------------------------------------------------------
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.825             -0.754
      Net Latency:+          0.871 (P)          0.769 (P)
          Arrival:=          5.047              0.015
 
    Time Borrowed:+          1.786
    Required Time:=          6.833
     Launch Clock:-          0.015
        Data Path:-          6.818
            Slack:=          0.000

#------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C          -      C      R     (arrival)      33  0.307       -    0.015  
  U2_ei_EI_instr_reg[31]/Q          -      C->Q   R     DFRQX1          2      -   0.313    0.328  
  g36181/Q                          -      D->Q   R     OR4X1           2  0.116   0.170    0.499  
  U3_di_g9135/Q                     -      A->Q   F     NO2X1           6  0.140   0.156    0.655  
  U3_di_g9131/Q                     -      B->Q   R     NA2I1X1         3  0.217   0.177    0.832  
  U3_di_g36081/Q                    -      A->Q   F     INX1            4  0.213   0.080    0.912  
  U3_di_g9112/Q                     -      A->Q   R     AN21X0          5  0.094   0.739    1.652  
  U3_di_g9164/Q                     -      A->Q   F     INX1            8  1.273   0.299    1.951  
  U3_di_g9076/Q                     -      B->Q   R     NA2X1           2  0.424   0.186    2.137  
  U3_di_g9061/Q                     -      C->Q   F     ON21X1          3  0.176   0.124    2.260  
  U3_di_g9054/Q                     -      A->Q   R     INX1            3  0.154   0.118    2.379  
  U3_di_g9011/Q                     -      B->Q   F     NO3X1           2  0.146   0.095    2.474  
  g36179/Q                          -      F->Q   F     AO321X2         1  0.190   0.321    2.795  
  U3_di_g8973/Q                     -      C->Q   R     NO3X1           3  0.107   0.232    3.027  
  U3_di_g8971/Q                     -      A->Q   F     INX1            9  0.333   0.191    3.219  
  U3_di_g8963/Q                     -      A->Q   R     NO2X1           5  0.229   0.248    3.467  
  U3_di_g8947/Q                     -      AN->Q  R     NO2I1X1         9  0.360   0.434    3.901  
  U3_di_g8925/Q                     -      B->Q   R     OR2X1           2  0.636   0.202    4.102  
  U3_di_g8914/Q                     -      A->Q   R     AND2X2          5  0.120   0.232    4.334  
  U6_renvoi_g2739/Q                 -      A->Q   R     EN2X1           1  0.279   0.152    4.486  
  U6_renvoi_g2720/Q                 -      A->Q   R     AND6X1          3  0.150   0.295    4.782  
  U6_renvoi_g2715/Q                 -      AN->Q  R     NO2I1X1        35  0.310   1.027    5.809  
  U6_renvoi_g2713/Q                 -      A->Q   F     NO2X1           1  1.774   0.131    5.940  
  U6_renvoi_g2710/Q                 -      C->Q   R     AN21X1          1  0.390   0.160    6.101  
  U6_renvoi_g2704/Q                 -      C->Q   R     OR3X1           4  0.157   0.212    6.313  
  g2731/Q                           -      C->Q   F     AN21X1          1  0.175   0.050    6.363  
  g2680/Q                           -      C->Q   F     AO31X1          1  0.360   0.280    6.643  
  U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q   F     OR2X1           1  0.119   0.189    6.833  
  U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D      F     DLLQX1          1  0.093   0.001    6.833  
#------------------------------------------------------------------------------------------------


[DEV]innovus 4> source physical/4_nano_route.tcl 
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1270.20 (MB), peak = 1550.14 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1930.9M, init mem=1930.9M)
*info: Placed = 15465          (Fixed = 5076)
*info: Unplaced = 0           
Placement Density:62.94%(280130/445056)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1930.9M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (247) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1930.9M) ***

globalRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalRoute on Tue Mar 14 23:07:21 2023
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_offset_reg[13] connects to NET CTS_41 at location ( 589.365 151.890 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op2_reg[10] connects to NET CTS_40 at location ( 416.115 249.490 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op2_reg[7] connects to NET CTS_40 at location ( 407.925 254.370 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op2_reg[15] connects to NET CTS_40 at location ( 408.555 151.890 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op1_reg[5] connects to NET CTS_40 at location ( 388.395 156.770 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op2_reg[19] connects to NET CTS_40 at location ( 375.795 161.650 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op1_reg[3] connects to NET CTS_40 at location ( 416.115 132.370 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op1_reg[4] connects to NET CTS_40 at location ( 426.195 142.130 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op2_reg[3] connects to NET CTS_40 at location ( 429.345 127.490 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op1_reg[0] connects to NET CTS_40 at location ( 454.545 142.130 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op2_reg[25] connects to NET CTS_40 at location ( 375.795 200.690 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op2_reg[9] connects to NET CTS_40 at location ( 394.065 273.890 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op2_reg[23] connects to NET CTS_40 at location ( 368.235 303.170 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U3_di_DI_op2_reg[29] connects to NET CTS_40 at location ( 356.265 327.570 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U4_ex_EX_data_ual_reg[12] connects to NET CTS_39 at location ( 544.635 225.090 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U4_ex_EX_data_ual_reg[15] connects to NET CTS_39 at location ( 525.735 151.890 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_39 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U4_ex_EX_data_ual_reg[11] connects to NET CTS_38 at location ( 513.765 151.890 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_38 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U2_ei_EI_instr_reg[2] connects to NET U2_ei_rc_gclk at location ( 547.155 127.490 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U2_ei_EI_instr_reg[8] connects to NET U2_ei_rc_gclk at location ( 445.725 151.890 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U2_ei_EI_instr_reg[20] connects to NET U2_ei_rc_gclk at location ( 429.345 151.890 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET U2_ei_rc_gclk has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET U4_ex_U1_alu_rc_gclk_6887 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U8_syscop_rc_gclk has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U9_bus_ctrl_rc_gclk has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 12190 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1260.35 (MB), peak = 1550.14 (MB)
#Merging special wires using 8 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 524.915 151.975 ) on MET1 for NET CTS_38. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 544.445 151.975 ) on MET1 for NET CTS_39. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 547.595 225.000 ) on MET1 for NET CTS_39. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 390.880 273.815 ) on MET1 for NET CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 407.260 254.295 ) on MET1 for NET CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 430.635 127.415 ) on MET1 for NET CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 354.185 327.655 ) on MET1 for NET CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 372.830 200.775 ) on MET1 for NET CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 367.790 303.080 ) on MET1 for NET CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 372.830 161.735 ) on MET1 for NET CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 408.110 151.975 ) on MET1 for NET CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 414.820 249.565 ) on MET1 for NET CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 387.950 156.680 ) on MET1 for NET CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 414.820 142.205 ) on MET1 for NET CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 414.820 132.445 ) on MET1 for NET CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 451.580 142.700 ) on MET1 for NET CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 602.150 151.975 ) on MET1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 465.440 151.975 ) on MET1 for NET U2_ei_rc_gclk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 548.600 127.400 ) on MET1 for NET U2_ei_rc_gclk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 371.300 449.510 ) on MET1 for NET U4_ex_U1_alu_rc_gclk_6887. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#8 routed nets are extracted.
#    8 (0.07%) extracted nets are partially routed.
#239 routed nets are imported.
#11506 (94.36%) nets are without wires.
#441 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 12194.
#
#Number of eco nets is 8
#
#Start data preparation...
#
#Data preparation is done on Tue Mar 14 23:07:22 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Mar 14 23:07:22 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1113           0        5256    79.68%
#  Metal 2        V        1094           0        5256     0.00%
#  Metal 3        H        1113           0        5256     0.00%
#  Metal 4        V        1094           0        5256     0.00%
#  Metal 5        H        1113           0        5256     0.00%
#  Metal 6        V         547           0        5256     0.00%
#  --------------------------------------------------------------
#  Total                   6074       0.00%  31536    13.28%
#
#  247 nets (2.03%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1260.42 (MB), peak = 1550.14 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1261.71 (MB), peak = 1550.14 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1307.52 (MB), peak = 1550.14 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1307.52 (MB), peak = 1550.14 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 441 (skipped).
#Total number of routable nets = 11753.
#Total number of nets in the design = 12194.
#
#11514 routable nets have only global wires.
#239 routable nets have only detail routed wires.
#8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#239 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  8           11506  
#------------------------------------------------
#        Total                  8           11506  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                247           11506  
#------------------------------------------------
#        Total                247           11506  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 3      5(0.10%)      1(0.02%)   (0.11%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      5(0.02%)      1(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.05% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 798617 um.
#Total half perimeter of net bounding box = 669572 um.
#Total wire length on LAYER MET1 = 244 um.
#Total wire length on LAYER MET2 = 125477 um.
#Total wire length on LAYER MET3 = 249071 um.
#Total wire length on LAYER MET4 = 210420 um.
#Total wire length on LAYER MET5 = 171761 um.
#Total wire length on LAYER METTP = 41643 um.
#Total number of vias = 88471
#Up-Via Summary (total 88471):
#           
#-----------------------
#  Metal 1        40215
#  Metal 2        29548
#  Metal 3        12827
#  Metal 4         5122
#  Metal 5          759
#-----------------------
#                 88471 
#
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.11%.
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1307.52 (MB), peak = 1550.14 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1279.00 (MB), peak = 1550.14 (MB)
#Start Track Assignment.
#Done with 20021 horizontal wires in 1 hboxes and 18908 vertical wires in 1 hboxes.
#Done with 5562 horizontal wires in 1 hboxes and 3954 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 842333 um.
#Total half perimeter of net bounding box = 669572 um.
#Total wire length on LAYER MET1 = 30624 um.
#Total wire length on LAYER MET2 = 123248 um.
#Total wire length on LAYER MET3 = 260385 um.
#Total wire length on LAYER MET4 = 211625 um.
#Total wire length on LAYER MET5 = 174678 um.
#Total wire length on LAYER METTP = 41773 um.
#Total number of vias = 88471
#Up-Via Summary (total 88471):
#           
#-----------------------
#  Metal 1        40215
#  Metal 2        29548
#  Metal 3        12827
#  Metal 4         5122
#  Metal 5          759
#-----------------------
#                 88471 
#
#cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1288.52 (MB), peak = 1550.14 (MB)
#
#
#globalRoute statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:25
#Increased memory = -12.94 (MB)
#Total memory = 1257.31 (MB)
#Peak memory = 1550.14 (MB)
#Number of warnings = 54
#Total number of warnings = 99
#Number of fails = 0
#Total number of fails = 0
#Complete globalRoute on Tue Mar 14 23:07:46 2023
#
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         41.63            133                                      route_design
#routeDesign: cpu time = 00:00:27, elapsed time = 00:00:26, memory = 1170.52 (MB), peak = 1550.14 (MB)
*** Message Summary: 0 warning(s), 0 error(s)


detailRoute

#Start detailRoute on Tue Mar 14 23:07:47 2023
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 12190 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.87 (MB), peak = 1550.14 (MB)
#Merging special wires using 8 threads...
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 1033
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   WreExt   Totals
#	MET1        133       60        1        0        0      194
#	MET2        406       77        0       15      340      838
#	MET3          0        1        0        0        0        1
#	Totals      539      138        1       15      340     1033
#329 out of 15465 instances need to be verified(marked ipoed).
#21.0% of the total area is being checked for drcs
#21.0% of the total area was checked
#    number of violations = 1037
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   WreExt   Totals
#	MET1        133       60        1        0        0      194
#	MET2        407       77        0       15      343      842
#	MET3          0        1        0        0        0        1
#	Totals      540      138        1       15      343     1037
#cpu time = 00:01:18, elapsed time = 00:00:13, memory = 1519.11 (MB), peak = 1550.14 (MB)
#start 1st optimization iteration ...
#    number of violations = 329
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   WreExt   Totals
#	MET1         36       19        1        0        0       56
#	MET2        137       29        0        2      102      270
#	MET3          1        2        0        0        0        3
#	Totals      174       50        1        2      102      329
#    number of process antenna violations = 84
#cpu time = 00:00:27, elapsed time = 00:00:04, memory = 1305.55 (MB), peak = 1550.14 (MB)
#start 2nd optimization iteration ...
#    number of violations = 187
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         18       14        0        0       32
#	MET2         74       36        2       42      154
#	MET3          0        0        0        1        1
#	Totals       92       50        2       43      187
#    number of process antenna violations = 84
#cpu time = 00:00:09, elapsed time = 00:00:01, memory = 1296.16 (MB), peak = 1550.14 (MB)
#start 3rd optimization iteration ...
#    number of violations = 88
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          6       11        0       17
#	MET2         25       16       30       71
#	Totals       31       27       30       88
#    number of process antenna violations = 188
#cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1281.84 (MB), peak = 1550.14 (MB)
#start 4th optimization iteration ...
#    number of violations = 79
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          7       10        0       17
#	MET2         21       12       28       61
#	MET3          0        1        0        1
#	Totals       28       23       28       79
#    number of process antenna violations = 193
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1261.01 (MB), peak = 1550.14 (MB)
#start 5th optimization iteration ...
#    number of violations = 78
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          7       10        0       17
#	MET2         21       12       28       61
#	Totals       28       22       28       78
#    number of process antenna violations = 193
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1257.42 (MB), peak = 1550.14 (MB)
#start 6th optimization iteration ...
#    number of violations = 78
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1         12        0        0        0       12
#	MET2         24       10        1       31       66
#	Totals       36       10        1       31       78
#    number of process antenna violations = 193
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1389.89 (MB), peak = 1550.14 (MB)
#start 7th optimization iteration ...
#    number of violations = 63
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          7        0        0        0        7
#	MET2         24        7        1       24       56
#	Totals       31        7        1       24       63
#    number of process antenna violations = 193
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1373.91 (MB), peak = 1550.14 (MB)
#start 8th optimization iteration ...
#    number of violations = 66
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          6        1        0        0        7
#	MET2         18       12        1       27       58
#	MET3          0        1        0        0        1
#	Totals       24       14        1       27       66
#    number of process antenna violations = 193
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1368.73 (MB), peak = 1550.14 (MB)
#start 9th optimization iteration ...
#    number of violations = 67
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          6        0        0        6
#	MET2         22        9       30       61
#	Totals       28        9       30       67
#    number of process antenna violations = 193
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1380.02 (MB), peak = 1550.14 (MB)
#start 10th optimization iteration ...
#    number of violations = 64
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          6        1        0        0        7
#	MET2         19       11        1       26       57
#	Totals       25       12        1       26       64
#    number of process antenna violations = 193
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1367.74 (MB), peak = 1550.14 (MB)
#start 11th optimization iteration ...
#    number of violations = 59
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          7        1        0        0        8
#	MET2         17        9        3       22       51
#	Totals       24       10        3       22       59
#    number of process antenna violations = 193
#cpu time = 00:00:08, elapsed time = 00:00:01, memory = 1527.37 (MB), peak = 1550.14 (MB)
#start 12th optimization iteration ...
#    number of violations = 55
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          4        0        0        0        4
#	MET2         14       12        3       22       51
#	Totals       18       12        3       22       55
#    number of process antenna violations = 193
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 1534.25 (MB), peak = 1550.14 (MB)
#start 13th optimization iteration ...
#    number of violations = 54
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        1        0        0        4
#	MET2         16       10        2       22       50
#	Totals       19       11        2       22       54
#    number of process antenna violations = 193
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 1522.61 (MB), peak = 1550.14 (MB)
#start 14th optimization iteration ...
#    number of violations = 56
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          4        0        0        0        4
#	MET2         15       11        3       23       52
#	Totals       19       11        3       23       56
#    number of process antenna violations = 193
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 1535.46 (MB), peak = 1550.14 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 811181 um.
#Total half perimeter of net bounding box = 669572 um.
#Total wire length on LAYER MET1 = 22798 um.
#Total wire length on LAYER MET2 = 180422 um.
#Total wire length on LAYER MET3 = 267071 um.
#Total wire length on LAYER MET4 = 165629 um.
#Total wire length on LAYER MET5 = 138101 um.
#Total wire length on LAYER METTP = 37160 um.
#Total number of vias = 97363
#Up-Via Summary (total 97363):
#           
#-----------------------
#  Metal 1        41911
#  Metal 2        38505
#  Metal 3        11881
#  Metal 4         4373
#  Metal 5          693
#-----------------------
#                 97363 
#
#Total number of DRC violations = 56
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 52
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#Cpu time = 00:02:56
#Elapsed time = 00:00:30
#Increased memory = 9.35 (MB)
#Total memory = 1184.02 (MB)
#Peak memory = 1550.14 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 56
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          4        0        0        0        4
#	MET2         15       11        3       23       52
#	Totals       19       11        3       23       56
#cpu time = 00:00:12, elapsed time = 00:00:08, memory = 1184.14 (MB), peak = 1550.14 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:00:12
#Elapsed time = 00:00:08
#Increased memory = 0.12 (MB)
#Total memory = 1184.14 (MB)
#Peak memory = 1550.14 (MB)
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 811181 um.
#Total half perimeter of net bounding box = 669572 um.
#Total wire length on LAYER MET1 = 22798 um.
#Total wire length on LAYER MET2 = 180422 um.
#Total wire length on LAYER MET3 = 267071 um.
#Total wire length on LAYER MET4 = 165629 um.
#Total wire length on LAYER MET5 = 138101 um.
#Total wire length on LAYER METTP = 37160 um.
#Total number of vias = 97363
#Up-Via Summary (total 97363):
#           
#-----------------------
#  Metal 1        41911
#  Metal 2        38505
#  Metal 3        11881
#  Metal 4         4373
#  Metal 5          693
#-----------------------
#                 97363 
#
#Total number of DRC violations = 56
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 52
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          4        0        0        0        4
#	MET2         15       11        3       23       52
#	Totals       19       11        3       23       56
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1176.20 (MB), peak = 1550.14 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 811329 um.
#Total half perimeter of net bounding box = 669572 um.
#Total wire length on LAYER MET1 = 22798 um.
#Total wire length on LAYER MET2 = 180396 um.
#Total wire length on LAYER MET3 = 267021 um.
#Total wire length on LAYER MET4 = 165620 um.
#Total wire length on LAYER MET5 = 138179 um.
#Total wire length on LAYER METTP = 37316 um.
#Total number of vias = 97791
#Up-Via Summary (total 97791):
#           
#-----------------------
#  Metal 1        41911
#  Metal 2        38513
#  Metal 3        12165
#  Metal 4         4447
#  Metal 5          755
#-----------------------
#                 97791 
#
#Total number of DRC violations = 56
#Total number of net violated process antenna rule = 1
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 52
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1173.57 (MB), peak = 1550.14 (MB)
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 811329 um.
#Total half perimeter of net bounding box = 669572 um.
#Total wire length on LAYER MET1 = 22798 um.
#Total wire length on LAYER MET2 = 180396 um.
#Total wire length on LAYER MET3 = 267021 um.
#Total wire length on LAYER MET4 = 165620 um.
#Total wire length on LAYER MET5 = 138179 um.
#Total wire length on LAYER METTP = 37316 um.
#Total number of vias = 97791
#Up-Via Summary (total 97791):
#           
#-----------------------
#  Metal 1        41911
#  Metal 2        38513
#  Metal 3        12165
#  Metal 4         4447
#  Metal 5          755
#-----------------------
#                 97791 
#
#Total number of DRC violations = 56
#Total number of net violated process antenna rule = 1
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 52
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#
#detailRoute statistics:
#Cpu time = 00:03:12
#Elapsed time = 00:00:41
#Increased memory = -5.21 (MB)
#Total memory = 1165.31 (MB)
#Peak memory = 1550.14 (MB)
#Number of warnings = 4
#Total number of warnings = 103
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Tue Mar 14 23:08:28 2023
#

globalDetailRoute

#Start globalDetailRoute on Tue Mar 14 23:08:28 2023
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 12190 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1169.43 (MB), peak = 1550.14 (MB)
#Merging special wires using 8 threads...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.68 (MB)
#Total memory = 1169.96 (MB)
#Peak memory = 1550.14 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start 1st optimization iteration ...
#    number of violations = 54
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        2        0        0        5
#	MET2         13       12        3       21       49
#	Totals       16       14        3       21       54
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1249.72 (MB), peak = 1550.14 (MB)
#start 2nd optimization iteration ...
#    number of violations = 52
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          4        0        0        0        4
#	MET2         14       11        3       20       48
#	Totals       18       11        3       20       52
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1254.61 (MB), peak = 1550.14 (MB)
#start 3rd optimization iteration ...
#    number of violations = 53
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          3        1        0        4
#	MET2         16        9       24       49
#	Totals       19       10       24       53
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1261.16 (MB), peak = 1550.14 (MB)
#start 4th optimization iteration ...
#    number of violations = 54
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          3        1        0        4
#	MET2         14       11       25       50
#	Totals       17       12       25       54
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1260.99 (MB), peak = 1550.14 (MB)
#start 5th optimization iteration ...
#    number of violations = 52
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          4        1        0        5
#	MET2         14       10       23       47
#	Totals       18       11       23       52
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1263.55 (MB), peak = 1550.14 (MB)
#start 6th optimization iteration ...
#    number of violations = 55
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         16       10        1       25       52
#	Totals       19       10        1       25       55
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1410.09 (MB), peak = 1550.14 (MB)
#start 7th optimization iteration ...
#    number of violations = 53
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        0        0        0        3
#	MET2         15       11        1       23       50
#	Totals       18       11        1       23       53
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1412.86 (MB), peak = 1550.14 (MB)
#start 8th optimization iteration ...
#    number of violations = 52
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          4        1        0        0        5
#	MET2         12       12        1       22       47
#	Totals       16       13        1       22       52
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1410.26 (MB), peak = 1550.14 (MB)
#start 9th optimization iteration ...
#    number of violations = 55
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          3        0        0        3
#	MET2         17        9       26       52
#	Totals       20        9       26       55
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1407.67 (MB), peak = 1550.14 (MB)
#start 10th optimization iteration ...
#    number of violations = 52
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          4        1        0        0        5
#	MET2         13       11        1       22       47
#	Totals       17       12        1       22       52
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1404.18 (MB), peak = 1550.14 (MB)
#start 11th optimization iteration ...
#    number of violations = 54
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          3        1        0        0        4
#	MET2         15       10        3       22       50
#	Totals       18       11        3       22       54
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 1587.73 (MB), peak = 1589.73 (MB)
#start 12th optimization iteration ...
#    number of violations = 53
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          4        0        0        0        4
#	MET2         14       11        3       21       49
#	Totals       18       11        3       21       53
#cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1584.16 (MB), peak = 1589.73 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 811338 um.
#Total half perimeter of net bounding box = 669572 um.
#Total wire length on LAYER MET1 = 22798 um.
#Total wire length on LAYER MET2 = 180410 um.
#Total wire length on LAYER MET3 = 267035 um.
#Total wire length on LAYER MET4 = 165628 um.
#Total wire length on LAYER MET5 = 138152 um.
#Total wire length on LAYER METTP = 37316 um.
#Total number of vias = 97783
#Up-Via Summary (total 97783):
#           
#-----------------------
#  Metal 1        41912
#  Metal 2        38510
#  Metal 3        12161
#  Metal 4         4445
#  Metal 5          755
#-----------------------
#                 97783 
#
#Total number of DRC violations = 53
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 49
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#Cpu time = 00:00:38
#Elapsed time = 00:00:06
#Increased memory = 5.71 (MB)
#Total memory = 1175.68 (MB)
#Peak memory = 1589.73 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 53
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          4        0        0        0        4
#	MET2         14       11        3       21       49
#	Totals       18       11        3       21       53
#cpu time = 00:00:11, elapsed time = 00:00:07, memory = 1179.96 (MB), peak = 1589.73 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:00:11
#Elapsed time = 00:00:07
#Increased memory = 4.29 (MB)
#Total memory = 1179.96 (MB)
#Peak memory = 1589.73 (MB)
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 811338 um.
#Total half perimeter of net bounding box = 669572 um.
#Total wire length on LAYER MET1 = 22798 um.
#Total wire length on LAYER MET2 = 180410 um.
#Total wire length on LAYER MET3 = 267035 um.
#Total wire length on LAYER MET4 = 165628 um.
#Total wire length on LAYER MET5 = 138152 um.
#Total wire length on LAYER METTP = 37316 um.
#Total number of vias = 97783
#Up-Via Summary (total 97783):
#           
#-----------------------
#  Metal 1        41912
#  Metal 2        38510
#  Metal 3        12161
#  Metal 4         4445
#  Metal 5          755
#-----------------------
#                 97783 
#
#Total number of DRC violations = 53
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 49
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   WreExt   Totals
#	MET1          4        0        0        0        4
#	MET2         14       11        3       21       49
#	Totals       18       11        3       21       53
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.06 (MB), peak = 1589.73 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 811339 um.
#Total half perimeter of net bounding box = 669572 um.
#Total wire length on LAYER MET1 = 22798 um.
#Total wire length on LAYER MET2 = 180410 um.
#Total wire length on LAYER MET3 = 267033 um.
#Total wire length on LAYER MET4 = 165629 um.
#Total wire length on LAYER MET5 = 138153 um.
#Total wire length on LAYER METTP = 37316 um.
#Total number of vias = 97791
#Up-Via Summary (total 97791):
#           
#-----------------------
#  Metal 1        41912
#  Metal 2        38510
#  Metal 3        12167
#  Metal 4         4447
#  Metal 5          755
#-----------------------
#                 97791 
#
#Total number of DRC violations = 53
#Total number of net violated process antenna rule = 1
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 49
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1172.70 (MB), peak = 1589.73 (MB)
#Total number of nets with non-default rule or having extra spacing = 247
#Total wire length = 811339 um.
#Total half perimeter of net bounding box = 669572 um.
#Total wire length on LAYER MET1 = 22798 um.
#Total wire length on LAYER MET2 = 180410 um.
#Total wire length on LAYER MET3 = 267033 um.
#Total wire length on LAYER MET4 = 165629 um.
#Total wire length on LAYER MET5 = 138153 um.
#Total wire length on LAYER METTP = 37316 um.
#Total number of vias = 97791
#Up-Via Summary (total 97791):
#           
#-----------------------
#  Metal 1        41912
#  Metal 2        38510
#  Metal 3        12167
#  Metal 4         4447
#  Metal 5          755
#-----------------------
#                 97791 
#
#Total number of DRC violations = 53
#Total number of net violated process antenna rule = 1
#Total number of violations on LAYER MET1 = 4
#Total number of violations on LAYER MET2 = 49
#Total number of violations on LAYER MET3 = 0
#Total number of violations on LAYER MET4 = 0
#Total number of violations on LAYER MET5 = 0
#Total number of violations on LAYER METTP = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:51
#Elapsed time = 00:00:15
#Increased memory = 1.38 (MB)
#Total memory = 1171.34 (MB)
#Peak memory = 1589.73 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:18
#Increased memory = 0.25 (MB)
#Total memory = 1165.56 (MB)
#Peak memory = 1589.73 (MB)
#Number of warnings = 5
#Total number of warnings = 108
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 14 23:08:46 2023
#
Begin checking placement ... (start mem=1802.1M, init mem=1802.1M)
*info: Recommended don't use cell = 0           
*info: Placed = 15465          (Fixed = 5076)
*info: Unplaced = 0           
Placement Density:62.94%(280130/445056)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1802.1M)
############################################################################
# Innovus Netlist Design Rule Check
# Tue Mar 14 23:08:46 2023

############################################################################
Design: minimips

------ Design Summary:
Total Standard Cell Number   (cells) : 15465
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 294979.46
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 15465
Number of Nets                 : 12194
Average number of Pins per Net : 3.44
Maximum number of Pins in Net  : 101

------ I/O Port summary

Number of Primary I/O Ports    : 70
Number of Input Ports          : 4
Number of Output Ports         : 34
Number of Bidirectional Ports  : 32
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 70

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 2
**WARN: (IMPDB-2148):	TieHi term 'SN' of instance 'U3_di_DI_code_ual_reg[23]' is tied to net 'vdd!'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieHi term 'SN' of instance 'U3_di_DI_code_ual_reg[21]' is tied to net 'vdd!'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieHi term 'SN' of instance 'U3_di_DI_code_ual_reg[15]' is tied to net 'vdd!'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieHi term 'SN' of instance 'U3_di_DI_code_ual_reg[14]' is tied to net 'vdd!'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieHi term 'C' of instance 'U3_di_g6020' is tied to net 'vdd!'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieHi term 'D' of instance 'U9_bus_ctrl_req_allowed_reg' is tied to net 'vdd!'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'RC_CG_DECLONE_HIER_INST/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U8_syscop_RC_CG_HIER_INST41/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U8_syscop_RC_CG_HIER_INST40/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U3_di_RC_CG_HIER_INST4/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST9/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST39/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST38/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST37/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST36/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST35/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST34/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST33/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST32/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST31/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
**WARN: (EMS-27):	Message (IMPDB-2148) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 47
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 32
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 436
Number of High Fanout nets (>50)               : 28
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (EMS-27):	Message (IMPDB-2139) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

# Number of cells of input netlist marked dont_use = 4830.

Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/minimips.main.htm.ascii.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2139        4830  Input netlist has a cell %s which is mar...
WARNING   IMPDB-2148          47  %sterm '%s' of %sinstance '%s' is tied t...
*** Message Summary: 4877 warning(s), 0 error(s)

###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Tue Mar 14 23:08:46 2023
#  Design:            minimips
#  Command:           report_timing
###############################################################
#################################################################################
# Design Stage: PostRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'minimips' of instances=15465 and nets=12194 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1802.059M)
Calculate delays in Single mode...
End delay calculation. (MEM=2289.94 CPU=0:00:04.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:05.1  real=0:00:01.0  mem= 2289.9M) ***
Path 1: VIOLATED (-0.007 ns) Setup Check with Pin U4_ex_U1_alu_hilo_reg[58]/C->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) U3_di_DI_op2_reg[23]/C
            Clock:(R) clock
         Endpoint:(F) U4_ex_U1_alu_hilo_reg[58]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.754             -0.754
      Net Latency:+          0.770 (P)          0.714 (P)
          Arrival:=         10.016             -0.039
 
            Setup:-          0.112
    Required Time:=          9.904
     Launch Clock:-         -0.039
        Data Path:-          9.951
            Slack:=         -0.007

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[23]/C                    -      C       R     (arrival)      61  0.154       -   -0.039  
  U3_di_DI_op2_reg[23]/Q                    -      C->Q    R     DFRQX1          1      -   0.287    0.247  
  FE_OFC53_U3_di_n_19422/Q                  -      A->Q    R     BUX2           44  0.097   0.553    0.800  
  FE_DBTC7_U3_di_n_19422/Q                  -      A->Q    F     INX1           45  0.918   0.954    1.754  
  U4_ex_U1_alu_mul_138_45/g37917/Q          -      IN0->Q  R     MU2IX1          3  1.423   0.385    2.139  
  U4_ex_U1_alu_mul_138_45/g38358/Q          -      A->Q    F     INX1           32  0.435   0.621    2.760  
  U4_ex_U1_alu_mul_138_45/g37124/Q          -      D->Q    R     ON22X1          1  0.889   0.345    3.106  
  U4_ex_U1_alu_mul_138_45/cdnfadd_025_3/S   -      A->S    R     FAX0            1  0.407   0.852    3.957  
  U4_ex_U1_alu_mul_138_45/cdnfadd_025_5/S   -      CI->S   R     FAX4            1  0.784   0.599    4.556  
  U4_ex_U1_alu_mul_138_45/cdnfadd_025_7/S   -      B->S    R     FAX4            1  0.093   0.435    4.992  
  U4_ex_U1_alu_mul_138_45/cdnfadd_025_9/S   -      CI->S   R     FAX4            1  0.085   0.414    5.406  
  U4_ex_U1_alu_mul_138_45/cdnfadd_025_10/S  -      CI->S   F     FAX0            2  0.084   0.390    5.796  
  U4_ex_U1_alu_mul_138_45/g38222/Q          -      A->Q    F     OR2X2           2  0.179   0.165    5.960  
  U4_ex_U1_alu_mul_138_45/g36279/Q          -      B->Q    R     NA2X4           1  0.070   0.068    6.029  
  U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    F     NA2X4           2  0.078   0.046    6.075  
  U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    R     NA2X4           1  0.074   0.058    6.133  
  U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    F     NA2X4           2  0.080   0.065    6.198  
  U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    R     NA2X4           1  0.104   0.062    6.259  
  U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    F     NA2X4           2  0.075   0.045    6.304  
  U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    R     NA2X4           1  0.078   0.055    6.358  
  U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    F     NA2X4           2  0.079   0.046    6.404  
  U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    R     NA2X4           1  0.073   0.054    6.459  
  U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    F     NA2X4           2  0.075   0.045    6.504  
  U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    R     NA2X4           1  0.073   0.055    6.559  
  U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    F     NA2X4           2  0.080   0.046    6.605  
  U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    R     NA2X4           1  0.074   0.053    6.658  
  U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    F     NA2X4           2  0.073   0.047    6.705  
  U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    R     NA2X4           1  0.076   0.056    6.761  
  U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    F     NA2X4           2  0.076   0.047    6.808  
  U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    R     NA2X4           1  0.078   0.055    6.863  
  U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    F     NA2X4           2  0.073   0.046    6.909  
  U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    R     NA2X4           1  0.077   0.056    6.966  
  U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    F     NA2X4           2  0.076   0.045    7.011  
  U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    R     NA2X4           1  0.074   0.055    7.066  
  U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    F     NA2X4           2  0.075   0.046    7.112  
  U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    R     NA2X4           1  0.076   0.057    7.169  
  U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    F     NA2X4           2  0.078   0.048    7.217  
  U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    R     NA2X4           1  0.077   0.055    7.271  
  U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    F     NA2X4           2  0.073   0.047    7.318  
  U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    R     NA2X4           1  0.078   0.054    7.373  
  U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    F     NA2X4           2  0.073   0.044    7.417  
  U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    R     NA2X4           1  0.074   0.055    7.471  
  U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    F     NA2X4           2  0.074   0.044    7.515  
  U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    R     NA2X4           1  0.072   0.056    7.572  
  U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    F     NA2X4           2  0.077   0.047    7.618  
  U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    R     NA2X4           1  0.076   0.056    7.674  
  U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    F     NA2X4           2  0.076   0.042    7.716  
  U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    R     NA2X4           1  0.071   0.053    7.770  
  U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    F     NA2X4           2  0.073   0.050    7.819  
  U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    R     NA2X4           1  0.079   0.058    7.877  
  U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    F     NA2X4           2  0.085   0.049    7.926  
  U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    R     NA2X4           1  0.077   0.056    7.982  
  U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    F     NA2X4           2  0.075   0.044    8.026  
  U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    R     NA2X4           1  0.071   0.053    8.080  
  U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    F     NA2X4           2  0.074   0.045    8.124  
  U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    R     NA2X4           1  0.073   0.054    8.179  
  U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    F     NA2X4           2  0.075   0.046    8.224  
  U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    R     NA2X4           1  0.075   0.056    8.281  
  U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    F     NA2X4           2  0.077   0.055    8.336  
  U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    R     NA2X4           1  0.087   0.058    8.394  
  U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    F     NA2X4           2  0.075   0.045    8.439  
  U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    R     NA2X4           1  0.075   0.054    8.493  
  U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    F     NA2X4           2  0.073   0.045    8.538  
  U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    R     NA2X4           1  0.075   0.054    8.592  
  U4_ex_U1_alu_mul_138_45/g36157/QPath 1: VIOLATED (-0.007 ns) Setup Check with Pin U4_ex_U1_alu_hilo_reg[58]/C->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) U3_di_DI_op2_reg[23]/C
            Clock:(R) clock
         Endpoint:(F) U4_ex_U1_alu_hilo_reg[58]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.754             -0.754
      Net Latency:+          0.770 (P)          0.714 (P)
          Arrival:=         10.016             -0.039
 
            Setup:-          0.112
    Required Time:=          9.904
     Launch Clock:-         -0.039
        Data Path:-          9.951
            Slack:=         -0.007

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[23]/C                    -      C       R     (arrival)      61  0.154       -   -0.039  
  U3_di_DI_op2_reg[23]/Q                    -      C->Q    R     DFRQX1          1      -   0.287    0.247  
  FE_OFC53_U3_di_n_19422/Q                  -      A->Q    R     BUX2           44  0.097   0.553    0.800  
  FE_DBTC7_U3_di_n_19422/Q                  -      A->Q    F     INX1           45  0.918   0.954    1.754  
  U4_ex_U1_alu_mul_138_45/g37917/Q          -      IN0->Q  R     MU2IX1          3  1.423   0.385    2.139  
  U4_ex_U1_alu_mul_138_45/g38358/Q          -      A->Q    F     INX1           32  0.435   0.621    2.760  
  U4_ex_U1_alu_mul_138_45/g37124/Q          -      D->Q    R     ON22X1          1  0.889   0.345    3.106  
  U4_ex_U1_alu_mul_138_45/cdnfadd_025_3/S   -      A->S    R     FAX0            1  0.407   0.852    3.957  
  U4_ex_U1_alu_mul_138_45/cdnfadd_025_5/S   -      CI->S   R     FAX4            1  0.784   0.599    4.556  
  U4_ex_U1_alu_mul_138_45/cdnfadd_025_7/S   -      B->S    R     FAX4            1  0.093   0.435    4.992  
  U4_ex_U1_alu_mul_138_45/cdnfadd_025_9/S   -      CI->S   R     FAX4            1  0.085   0.414    5.406  
  U4_ex_U1_alu_mul_138_45/cdnfadd_025_10/S  -      CI->S   F     FAX0            2  0.084   0.390    5.796  
  U4_ex_U1_alu_mul_138_45/g38222/Q          -      A->Q    F     OR2X2           2  0.179   0.165    5.960  
  U4_ex_U1_alu_mul_138_45/g36279/Q          -      B->Q    R     NA2X4           1  0.070   0.068    6.029  
  U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    F     NA2X4           2  0.078   0.046    6.075  
  U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    R     NA2X4           1  0.074   0.058    6.133  
  U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    F     NA2X4           2  0.080   0.065    6.198  
  U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    R     NA2X4           1  0.104   0.062    6.259  
  U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    F     NA2X4           2  0.075   0.045    6.304  
  U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    R     NA2X4           1  0.078   0.055    6.358  
  U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    F     NA2X4           2  0.079   0.046    6.404  
  U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    R     NA2X4           1  0.073   0.054    6.459  
  U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    F     NA2X4           2  0.075   0.045    6.504  
  U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    R     NA2X4           1  0.073   0.055    6.559  
  U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    F     NA2X4           2  0.080   0.046    6.605  
  U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    R     NA2X4           1  0.074   0.053    6.658  
  U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    F     NA2X4           2  0.073   0.047    6.705  
  U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    R     NA2X4           1  0.076   0.056    6.761  
  U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    F     NA2X4           2  0.076   0.047    6.808  
  U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    R     NA2X4           1  0.078   0.055    6.863  
  U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    F     NA2X4           2  0.073   0.046    6.909  
  U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    R     NA2X4           1  0.077   0.056    6.966  
  U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    F     NA2X4           2  0.076   0.045    7.011  
  U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    R     NA2X4           1  0.074   0.055    7.066  
  U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    F     NA2X4           2  0.075   0.046    7.112  
  U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    R     NA2X4           1  0.076   0.057    7.169  
  U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    F     NA2X4           2  0.078   0.048    7.217  
  U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    R     NA2X4           1  0.077   0.055    7.271  
  U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    F     NA2X4           2  0.073   0.047    7.318  
  U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    R     NA2X4           1  0.078   0.054    7.373  
  U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    F     NA2X4           2  0.073   0.044    7.417  
  U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    R     NA2X4           1  0.074   0.055    7.471  
  U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    F     NA2X4           2  0.074   0.044    7.515  
  U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    R     NA2X4           1  0.072   0.056    7.572  
  U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    F     NA2X4           2  0.077   0.047    7.618  
  U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    R     NA2X4           1  0.076   0.056    7.674  
  U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    F     NA2X4           2  0.076   0.042    7.716  
  U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    R     NA2X4           1  0.071   0.053    7.770  
  U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    F     NA2X4           2  0.073   0.050    7.819  
  U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    R     NA2X4           1  0.079   0.058    7.877  
  U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    F     NA2X4           2  0.085   0.049    7.926  
  U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    R     NA2X4           1  0.077   0.056    7.982  
  U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    F     NA2X4           2  0.075   0.044    8.026  
  U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    R     NA2X4           1  0.071   0.053    8.080  
  U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    F     NA2X4           2  0.074   0.045    8.124  
  U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    R     NA2X4           1  0.073   0.054    8.179  
  U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    F     NA2X4           2  0.075   0.046    8.224  
  U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    R     NA2X4           1  0.075   0.056    8.281  
  U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    F     NA2X4           2  0.077   0.055    8.336  
  U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    R     NA2X4           1  0.087   0.058    8.394  
  U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    F     NA2X4           2  0.075   0.045    8.439  
  U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    R     NA2X4           1  0.075   0.054    8.493  
  U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    F     NA2X4           2  0.073   0.045    8.538  
  U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    R     NA2X4           1  0.075   0.054    8.592  
  U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    F     NA2X4           2  0.074   0.046    8.639  
  U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    R     NA2X4           1  0.074   0.054    8.693  
  U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    F     NA2X4           2  0.073   0.041    8.733  
  U4_ex_U1_alu_mul_138_45/g36149/Q          -      A->Q    R     NA2X2           1  0.067   0.065    8.799  
  U4_ex_U1_alu_mul_138_45/g36148/Q          -      A->Q    F     NA2X4           2  0.095   0.045    8.844  
  U4_ex_U1_alu_mul_138_45/g36144/Q          -      A->Q    R     NA2X2           1  0.075   0.069    8.912  
  U4_ex_U1_alu_mul_138_45/g36142/Q          -      A->Q    F     NA2X4           2  0.100   0.044    8.957  
  U4_ex_U1_alu_mul_138_45/g36137/Q          -      A->Q    R     NA2X2           1  0.071   0.066    9.023  
  U4_ex_U1_alu_mul_138_45/g36135/Q          -      A->Q    F     NA2X4           2  0.098   0.042    9.065  
  U4_ex_U1_alu_mul_138_45/g36130/Q          -      A->Q    R     NA2X2           1  0.072   0.067    9.132  
  U4_ex_U1_alu_mul_138_45/g36128/Q          -      A->Q    F     NA2X4           2  0.099   0.038    9.171  
  U4_ex_U1_alu_mul_138_45/g36125/Q          -      A->Q    R     NA2X2           1  0.065   0.065    9.235  
  U4_ex_U1_alu_mul_138_45/g36121/Q          -      A->Q    F     NA2X4           2  0.098   0.041    9.276  
  U4_ex_U1_alu_mul_138_45/g36117/Q          -      A->Q    R     AN21X1          1  0.069   0.118    9.394  
  U4_ex_U1_alu_mul_138_45/g38246/Q          -      A->Q    F     EN2X1           1  0.163   0.181    9.575  
  U4_ex_U1_alu_g21027/Q                     -      E->Q    R     AN222X4         1  0.113   0.278    9.853  
  U4_ex_U1_alu_g20880/Q                     -      A->Q    F     NO2X4           1  0.078   0.058    9.912  
  U4_ex_U1_alu_hilo_reg[58]/D               -      D       F     DFRQX0          1  0.279   0.003    9.912  
#---------------------------------------------------------------------------------------------------------
          -      A->Q    F     NA2X4           2  0.074   0.046    8.639  
  U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    R     NA2X4           1  0.074   0.054    8.693  
  U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    F     NA2X4           2  0.073   0.041    8.733  
  U4_ex_U1_alu_mul_138_45/g36149/Q          -      A->Q    R     NA2X2           1  0.067   0.065    8.799  
  U4_ex_U1_alu_mul_138_45/g36148/Q          -      A->Q    F     NA2X4           2  0.095   0.045    8.844  
  U4_ex_U1_alu_mul_138_45/g36144/Q          -      A->Q    R     NA2X2           1  0.075   0.069    8.912  
  U4_ex_U1_alu_mul_138_45/g36142/Q          -      A->Q    F     NA2X4           2  0.100   0.044    8.957  
  U4_ex_U1_alu_mul_138_45/g36137/Q          -      A->Q    R     NA2X2           1  0.071   0.066    9.023  
  U4_ex_U1_alu_mul_138_45/g36135/Q          -      A->Q    F     NA2X4           2  0.098   0.042    9.065  
  U4_ex_U1_alu_mul_138_45/g36130/Q          -      A->Q    R     NA2X2           1  0.072   0.067    9.132  
  U4_ex_U1_alu_mul_138_45/g36128/Q          -      A->Q    F     NA2X4           2  0.099   0.038    9.171  
  U4_ex_U1_alu_mul_138_45/g36125/Q          -      A->Q    R     NA2X2           1  0.065   0.065    9.235  
  U4_ex_U1_alu_mul_138_45/g36121/Q          -      A->Q    F     NA2X4           2  0.098   0.041    9.276  
  U4_ex_U1_alu_mul_138_45/g36117/Q          -      A->Q    R     AN21X1          1  0.069   0.118    9.394  
  U4_ex_U1_alu_mul_138_45/g38246/Q          -      A->Q    F     EN2X1           1  0.163   0.181    9.575  
  U4_ex_U1_alu_g21027/Q                     -      E->Q    R     AN222X4         1  0.113   0.278    9.853  
  U4_ex_U1_alu_g20880/Q                     -      A->Q    F     NO2X4           1  0.078   0.058    9.912  
  U4_ex_U1_alu_hilo_reg[58]/D               -      D       F     DFRQX0          1  0.279   0.003    9.912  
#---------------------------------------------------------------------------------------------------------


 *** Starting Verify DRC (MEM: 2289.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
 Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 *** End Verify DRC (CPU: 0:00:16.3  ELAPSED TIME: 16.00  MEM: 190.2M) ***

[DEV]innovus 5> source physical/5_fillers_reports.tcl 
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED25. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED15. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED10. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED7. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED5. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED3. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED2. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED1. Please check whether it is specified correctly.
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 95 filler insts (cell FEED25 / prefix FILLER).
*INFO:   Added 363 filler insts (cell FEED15 / prefix FILLER).
*INFO:   Added 1353 filler insts (cell FEED10 / prefix FILLER).
*INFO:   Added 1087 filler insts (cell FEED7 / prefix FILLER).
*INFO:   Added 1503 filler insts (cell FEED5 / prefix FILLER).
*INFO:   Added 2811 filler insts (cell FEED3 / prefix FILLER).
*INFO:   Added 2386 filler insts (cell FEED2 / prefix FILLER).
*INFO:   Added 3966 filler insts (cell FEED1 / prefix FILLER).
*INFO: Total 13564 filler insts added - prefix FILLER (CPU: 0:00:01.1).
For 13564 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
Start to collect the design information.
Build netlist information for Cell minimips.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file summaryReport/minimips.main.htm.ascii.
Switching SI Aware to true by default in postroute mode   

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'set_db timing_analysis_type onChipVariation'. It is also recommended to set 'timing_analysis_cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

 *** Starting Verify Geometry (MEM: 2045.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4160
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
  VERIFY GEOMETRY ...... SubArea : 1 of 1
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  3 Viols.
  VERIFY GEOMETRY ...... Wiring         :  47 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 50 Viols. 0 Wrngs.
VG: elapsed time: 7.00
Begin Summary ...
  Cells       : 0
  SameNet     : 3
  Wiring      : 36
  Antenna     : 0
  Short       : 11
  Overlap     : 0
End Summary

  Verification Complete : 50 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:07.2  MEM: 138.2M)

[DEV]innovus 6> check_drc
 *** Starting Verify DRC (MEM: 2183.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
 Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 195 Viols.

  Verification Complete : 195 Viols.

 *** End Verify DRC (CPU: 0:00:11.1  ELAPSED TIME: 11.00  MEM: 0.0M) ***

[DEV]innovus 7> source physical/6_netlist_sdf.tcl 
Writing Netlist "minimips.v" ...
Extraction called for design 'minimips' of instances=29029 and nets=12194 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1981.668M)
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
AAE_INFO-618: Total number of nets in the design is 12194,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2485.69 CPU=0:00:06.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:08.2  real=0:00:02.0  mem= 2485.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
AAE_INFO-618: Total number of nets in the design is 12194,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2453.68 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 2453.7M) ***
[DEV]innovus 8> 