Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 23136dedc6c44a85840a0490e12d461b --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab3_test1_behav xil_defaultlib.Lab3_test1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=8)
Compiling module xil_defaultlib.addsub(N=8)
Compiling module xil_defaultlib.shifter(N=8)
Compiling module xil_defaultlib.logical(N=8)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU(N=8)
Compiling module xil_defaultlib.Lab3_test1
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab3_test1_behav
