# Advanced Digital Project

Design and Verification of a Multi Cycle RISC Processor in Verilog

# Team Members

**Taleed Hamadneh** [GitHub](https://github.com/taleed606)
