
STM32H743-DSP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007eac  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0007757c  08008160  08008160  00009160  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0807f6dc  0807f6dc  000806dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0807f6e0  0807f6e0  000806e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000060  24000000  0807f6e4  00081000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .dtcm_bss     0000c020  20000000  20000000  00082000  2**5
                  ALLOC
  7 .dtcm_data    00000000  2000c020  2000c020  00081060  2**0
                  CONTENTS
  8 .bss          0007e3cc  24000060  24000060  00081060  2**2
                  ALLOC
  9 ._user_heap_stack 00000604  2407e42c  2407e42c  00081060  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00081060  2**0
                  CONTENTS, READONLY
 11 .debug_info   00024d5e  00000000  00000000  0008108e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00005023  00000000  00000000  000a5dec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loclists 00010257  00000000  00000000  000aae0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001398  00000000  00000000  000bb068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001e02  00000000  00000000  000bc400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003a732  00000000  00000000  000be202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028625  00000000  00000000  000f8934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001752bf  00000000  00000000  00120f59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  00296218  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037e4  00000000  00000000  002962cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00299ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000041c4  00000000  00000000  00299b1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000000e0  00000000  00000000  0029dce2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000060 	.word	0x24000060
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800812c 	.word	0x0800812c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000064 	.word	0x24000064
 80002d4:	0800812c 	.word	0x0800812c

080002d8 <arm_bitreversal_32>:
 80002d8:	1c4b      	adds	r3, r1, #1
 80002da:	2b01      	cmp	r3, #1
 80002dc:	bf98      	it	ls
 80002de:	4770      	bxls	lr
 80002e0:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80002e4:	1c91      	adds	r1, r2, #2
 80002e6:	089b      	lsrs	r3, r3, #2

080002e8 <arm_bitreversal_32_0>:
 80002e8:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80002ec:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80002f0:	880a      	ldrh	r2, [r1, #0]
 80002f2:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80002f6:	4480      	add	r8, r0
 80002f8:	4481      	add	r9, r0
 80002fa:	4402      	add	r2, r0
 80002fc:	4484      	add	ip, r0
 80002fe:	f8d9 7000 	ldr.w	r7, [r9]
 8000302:	f8d8 6000 	ldr.w	r6, [r8]
 8000306:	6815      	ldr	r5, [r2, #0]
 8000308:	f8dc 4000 	ldr.w	r4, [ip]
 800030c:	f8c9 6000 	str.w	r6, [r9]
 8000310:	f8c8 7000 	str.w	r7, [r8]
 8000314:	f8cc 5000 	str.w	r5, [ip]
 8000318:	6014      	str	r4, [r2, #0]
 800031a:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800031e:	f8d8 6004 	ldr.w	r6, [r8, #4]
 8000322:	6855      	ldr	r5, [r2, #4]
 8000324:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000328:	f8c9 6004 	str.w	r6, [r9, #4]
 800032c:	f8c8 7004 	str.w	r7, [r8, #4]
 8000330:	f8cc 5004 	str.w	r5, [ip, #4]
 8000334:	6054      	str	r4, [r2, #4]
 8000336:	3108      	adds	r1, #8
 8000338:	3b01      	subs	r3, #1
 800033a:	d1d5      	bne.n	80002e8 <arm_bitreversal_32_0>
 800033c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000340:	4770      	bx	lr

08000342 <arm_bitreversal_16>:
 8000342:	1c4b      	adds	r3, r1, #1
 8000344:	2b01      	cmp	r3, #1
 8000346:	bf98      	it	ls
 8000348:	4770      	bxls	lr
 800034a:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800034e:	1c91      	adds	r1, r2, #2
 8000350:	089b      	lsrs	r3, r3, #2

08000352 <arm_bitreversal_16_0>:
 8000352:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000356:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 800035a:	880a      	ldrh	r2, [r1, #0]
 800035c:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000360:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 8000364:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000368:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 800036c:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000370:	f8d9 7000 	ldr.w	r7, [r9]
 8000374:	f8d8 6000 	ldr.w	r6, [r8]
 8000378:	6815      	ldr	r5, [r2, #0]
 800037a:	f8dc 4000 	ldr.w	r4, [ip]
 800037e:	f8c9 6000 	str.w	r6, [r9]
 8000382:	f8c8 7000 	str.w	r7, [r8]
 8000386:	f8cc 5000 	str.w	r5, [ip]
 800038a:	6014      	str	r4, [r2, #0]
 800038c:	3108      	adds	r1, #8
 800038e:	3b01      	subs	r3, #1
 8000390:	d1df      	bne.n	8000352 <arm_bitreversal_16_0>
 8000392:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000396:	4770      	bx	lr

08000398 <cabinet_simulation_f32_process>:
 *
 * @param self Generic FX handler containing allocated state and FIR pointers.
 * @param p    Audio pipeline context.
 */
static void cabinet_simulation_f32_process(FX_HANDLER_t *self, pipe *p)
{
 8000398:	4603      	mov	r3, r0
    // self->states[2]: pointer to FIR filter handler
    // self->states[1]: pointer to overlap/state buffer
    partitioned_fir_convolution_fft(
 800039a:	4608      	mov	r0, r1
 800039c:	e9d3 2103 	ldrd	r2, r1, [r3, #12]
 80003a0:	f000 bd82 	b.w	8000ea8 <partitioned_fir_convolution_fft>

080003a4 <fx_cabinet_init>:
 * the processing callback.
 *
 * @param fx Pointer to FX_HANDLER_t to configure for cabinet effect.
 */
void fx_cabinet_init(FX_HANDLER_t *fx)
{
 80003a4:	b510      	push	{r4, lr}
    const uint32_t numSegments = 1U;

    // Allocate FFT-domain memory for FIR (numSegments * FFT_SIZE floats + overlap paddings)
    fx->states[0] = _static_mem_alloc(
 80003a6:	2104      	movs	r1, #4
{
 80003a8:	4604      	mov	r4, r0
    fx->states[0] = _static_mem_alloc(
 80003aa:	f242 0008 	movw	r0, #8200	@ 0x2008
 80003ae:	f000 fac1 	bl	8000934 <_static_mem_alloc>
 80003b2:	4603      	mov	r3, r0
        (numSegments * FFT_SIZE + 2 * numSegments) * sizeof(float),
        _Alignof(float)
    );

    // Allocate DTCM state buffer for overlap (BUFFER_SIZE floats)
    fx->states[1] = _dctm_static_mem_alloc(
 80003b4:	2104      	movs	r1, #4
 80003b6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
    fx->states[0] = _static_mem_alloc(
 80003ba:	60a3      	str	r3, [r4, #8]
    fx->states[1] = _dctm_static_mem_alloc(
 80003bc:	f000 faa4 	bl	8000908 <_dctm_static_mem_alloc>
 80003c0:	4603      	mov	r3, r0
        BUFFER_SIZE * sizeof(float),
        _Alignof(float)
    );

    // Allocate FIR filter handler
    fx->states[2] = _static_mem_alloc(
 80003c2:	2104      	movs	r1, #4
 80003c4:	2014      	movs	r0, #20
    fx->states[1] = _dctm_static_mem_alloc(
 80003c6:	60e3      	str	r3, [r4, #12]
    fx->states[2] = _static_mem_alloc(
 80003c8:	f000 fab4 	bl	8000934 <_static_mem_alloc>
 80003cc:	4603      	mov	r3, r0
        sizeof(fir_t),
        _Alignof(fir_t)
    );

    // Allocate cabinet simulation instance
    fx->states[3] = _static_mem_alloc(
 80003ce:	2104      	movs	r1, #4
 80003d0:	2030      	movs	r0, #48	@ 0x30
    fx->states[2] = _static_mem_alloc(
 80003d2:	6123      	str	r3, [r4, #16]
    fx->states[3] = _static_mem_alloc(
 80003d4:	f000 faae 	bl	8000934 <_static_mem_alloc>
 80003d8:	4603      	mov	r3, r0
        sizeof(cabinet_simulation_f32),
        _Alignof(cabinet_simulation_f32)
    );

    // Initialize FIR filter with FFT memory
    fir_OD_M212_VINT_DYN_201_P05_00_f32_init(
 80003da:	68a1      	ldr	r1, [r4, #8]
 80003dc:	6920      	ldr	r0, [r4, #16]
    fx->states[3] = _static_mem_alloc(
 80003de:	6163      	str	r3, [r4, #20]
    fir_OD_M212_VINT_DYN_201_P05_00_f32_init(
 80003e0:	f000 fa06 	bl	80007f0 <fir_OD_M212_VINT_DYN_201_P05_00_f32_init>

    // Initialize cabinet simulation with state buffer and FIR handler
    cabinet_simulation_f32_init(
        (cabinet_simulation_f32 *)fx->states[3],
        (float32_t *)fx->states[1],
        (fir_t *)fx->states[2]
 80003e4:	f104 000c 	add.w	r0, r4, #12
    );

    // Assign processing callback for cabinet effect
    fx->process = cabinet_simulation_f32_process;
 80003e8:	4a02      	ldr	r2, [pc, #8]	@ (80003f4 <fx_cabinet_init+0x50>)
        (fir_t *)fx->states[2]
 80003ea:	c80b      	ldmia	r0, {r0, r1, r3}
    self->fir1  = fir;
 80003ec:	e9c3 100a 	strd	r1, r0, [r3, #40]	@ 0x28
    fx->process = cabinet_simulation_f32_process;
 80003f0:	6062      	str	r2, [r4, #4]
}
 80003f2:	bd10      	pop	{r4, pc}
 80003f4:	08000399 	.word	0x08000399

080003f8 <convolution_reverb_f32_process>:
 */
static void convolution_reverb_f32_process(
    FX_HANDLER_t *self,
    pipe         *p
)
{
 80003f8:	4603      	mov	r3, r0
    // self->states[2]: FIR handler pointer
    // self->states[1]: overlap/state buffer pointer
    partitioned_fir_convolution_fft(
 80003fa:	4608      	mov	r0, r1
 80003fc:	e9d3 2103 	ldrd	r2, r1, [r3, #12]
 8000400:	f000 bd52 	b.w	8000ea8 <partitioned_fir_convolution_fft>

08000404 <fx_reverb_init>:
 * convolution_reverb instance, then initializes and assigns the processing callback.
 *
 * @param fx Pointer to FX_HANDLER_t to configure for reverb effect.
 */
void fx_reverb_init(FX_HANDLER_t *fx)
{
 8000404:	b510      	push	{r4, lr}
    // Allocate FFT-domain memory for reverb: numSegments * FFT_SIZE + space for Handlers
    fx->states[0] = _static_mem_alloc(
 8000406:	2104      	movs	r1, #4
{
 8000408:	4604      	mov	r4, r0
    fx->states[0] = _static_mem_alloc(
 800040a:	4812      	ldr	r0, [pc, #72]	@ (8000454 <fx_reverb_init+0x50>)
 800040c:	f000 fa92 	bl	8000934 <_static_mem_alloc>
 8000410:	4603      	mov	r3, r0
        (NUMSEGMENTS_EMT * FFT_SIZE + 2 * NUMSEGMENTS_EMT) * sizeof(float),
        _Alignof(float)
    );

    // Allocate DTCM state buffer for overlap (BUFFER_SIZE floats)
    fx->states[1] = _dctm_static_mem_alloc(
 8000412:	2104      	movs	r1, #4
 8000414:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
    fx->states[0] = _static_mem_alloc(
 8000418:	60a3      	str	r3, [r4, #8]
    fx->states[1] = _dctm_static_mem_alloc(
 800041a:	f000 fa75 	bl	8000908 <_dctm_static_mem_alloc>
 800041e:	4603      	mov	r3, r0
        BUFFER_SIZE * sizeof(float),
        _Alignof(float)
    );

    // Allocate FIR filter handler
    fx->states[2] = _static_mem_alloc(
 8000420:	2104      	movs	r1, #4
 8000422:	2014      	movs	r0, #20
    fx->states[1] = _dctm_static_mem_alloc(
 8000424:	60e3      	str	r3, [r4, #12]
    fx->states[2] = _static_mem_alloc(
 8000426:	f000 fa85 	bl	8000934 <_static_mem_alloc>
 800042a:	4603      	mov	r3, r0
        sizeof(fir_t),
        _Alignof(fir_t)
    );

    // Allocate convolution reverb simulation instance
    fx->states[3] = _static_mem_alloc(
 800042c:	2104      	movs	r1, #4
 800042e:	2030      	movs	r0, #48	@ 0x30
    fx->states[2] = _static_mem_alloc(
 8000430:	6123      	str	r3, [r4, #16]
    fx->states[3] = _static_mem_alloc(
 8000432:	f000 fa7f 	bl	8000934 <_static_mem_alloc>
 8000436:	4603      	mov	r3, r0
        sizeof(convolution_reverb_f32),
        _Alignof(convolution_reverb_f32)
    );

    // Initialize FIR handler with FFT memory
    fir_emt_140_dark_3_f32_init(
 8000438:	68a1      	ldr	r1, [r4, #8]
 800043a:	6920      	ldr	r0, [r4, #16]
    fx->states[3] = _static_mem_alloc(
 800043c:	6163      	str	r3, [r4, #20]
    fir_emt_140_dark_3_f32_init(
 800043e:	f000 f9eb 	bl	8000818 <fir_emt_140_dark_3_f32_init>

    // Initialize reverb simulation with state buffer and FIR handler
    convolution_reverb_f32_init(
        (convolution_reverb_f32 *)fx->states[3],
        (float32_t *)fx->states[1],
        (fir_t *)fx->states[2]
 8000442:	f104 000c 	add.w	r0, r4, #12
    );

    // Set processing callback for convolution reverb
    fx->process = convolution_reverb_f32_process;
 8000446:	4a04      	ldr	r2, [pc, #16]	@ (8000458 <fx_reverb_init+0x54>)
        (fir_t *)fx->states[2]
 8000448:	c80b      	ldmia	r0, {r0, r1, r3}
    self->fir1  = fir;
 800044a:	e9c3 100a 	strd	r1, r0, [r3, #40]	@ 0x28
    fx->process = convolution_reverb_f32_process;
 800044e:	6062      	str	r2, [r4, #4]
}
 8000450:	bd10      	pop	{r4, pc}
 8000452:	bf00      	nop
 8000454:	0005c170 	.word	0x0005c170
 8000458:	080003f9 	.word	0x080003f9

0800045c <supro_simulation_f32_process>:

/**
 * @brief Main FX chain processing: reverb → preamp → reverb → poweramp → reverb.
 */
static void supro_simulation_f32_process(FX_HANDLER_t *fx, pipe *p)
{
 800045c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    float32_t *overlap = (float32_t *)fx->states[0];
    fir_t     *firs    = (fir_t *)fx->states[2];

    // 1) Dry signal attenuation
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000460:	f244 0708 	movw	r7, #16392	@ 0x4008
    fir_t     *firs    = (fir_t *)fx->states[2];
 8000464:	6903      	ldr	r3, [r0, #16]
    float32_t *overlap = (float32_t *)fx->states[0];
 8000466:	6885      	ldr	r5, [r0, #8]
{
 8000468:	460c      	mov	r4, r1
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 800046a:	440f      	add	r7, r1
    fir_t     *firs    = (fir_t *)fx->states[2];
 800046c:	461e      	mov	r6, r3
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 800046e:	ed9f 0a96 	vldr	s0, [pc, #600]	@ 80006c8 <supro_simulation_f32_process+0x26c>
 8000472:	f44f 6280 	mov.w	r2, #1024	@ 0x400
{
 8000476:	4683      	mov	fp, r0
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000478:	4638      	mov	r0, r7
{
 800047a:	ed2d 8b0a 	vpush	{d8-d12}
 800047e:	b085      	sub	sp, #20
 8000480:	9103      	str	r1, [sp, #12]
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000482:	4639      	mov	r1, r7
    fir_t     *firs    = (fir_t *)fx->states[2];
 8000484:	9302      	str	r3, [sp, #8]
    float32_t *overlap = (float32_t *)fx->states[0];
 8000486:	9501      	str	r5, [sp, #4]
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000488:	f007 f88c 	bl	80075a4 <arm_scale_f32>

    // 2) First convolution reverb
    partitioned_fir_convolution_fft(p, &firs[0], &overlap[0]);
 800048c:	462a      	mov	r2, r5
 800048e:	4631      	mov	r1, r6
 8000490:	4620      	mov	r0, r4
    float32_t        gWet   = a[SUPRO_P_BLEND_IDX];
    float32_t        bias   = a[SUPRO_P_BIAS_IDX];

    // Envelope detection: squared → lowpass → sqrt(2·env)
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);
    arm_biquad_cascade_df1_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5], scratch, env, BUFFER_SIZE);
 8000492:	4e8e      	ldr	r6, [pc, #568]	@ (80006cc <supro_simulation_f32_process+0x270>)
    partitioned_fir_convolution_fft(p, &firs[0], &overlap[0]);
 8000494:	f000 fd08 	bl	8000ea8 <partitioned_fir_convolution_fft>
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);
 8000498:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800049c:	4a8c      	ldr	r2, [pc, #560]	@ (80006d0 <supro_simulation_f32_process+0x274>)
 800049e:	4639      	mov	r1, r7
 80004a0:	4638      	mov	r0, r7
 80004a2:	f506 5580 	add.w	r5, r6, #4096	@ 0x1000
 80004a6:	f007 f8e9 	bl	800767c <arm_mult_f32>
    arm_biquad_cascade_df1_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5], scratch, env, BUFFER_SIZE);
 80004aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004ae:	4988      	ldr	r1, [pc, #544]	@ (80006d0 <supro_simulation_f32_process+0x274>)
 80004b0:	4632      	mov	r2, r6
 80004b2:	f8db 001c 	ldr.w	r0, [fp, #28]
 80004b6:	f006 ffa9 	bl	800740c <arm_biquad_cascade_df1_f32>
    arm_scale_f32(env, 2.0f, env, BUFFER_SIZE);
 80004ba:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 80004be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80004c2:	4631      	mov	r1, r6
 80004c4:	4630      	mov	r0, r6
 80004c6:	f007 f86d 	bl	80075a4 <arm_scale_f32>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) env[i] = sqrtf(fmaxf(env[i], 0.0f));
 80004ca:	eddf 6a82 	vldr	s13, [pc, #520]	@ 80006d4 <supro_simulation_f32_process+0x278>
    arm_scale_f32(env, 2.0f, env, BUFFER_SIZE);
 80004ce:	4633      	mov	r3, r6
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) env[i] = sqrtf(fmaxf(env[i], 0.0f));
 80004d0:	edd3 7a00 	vldr	s15, [r3]
 80004d4:	fec7 7aa6 	vmaxnm.f32	s15, s15, s13
 80004d8:	eeb1 7ae7 	vsqrt.f32	s14, s15
 80004dc:	eca3 7a01 	vstmia	r3!, {s14}
 80004e0:	42ab      	cmp	r3, r5
 80004e2:	d1f5      	bne.n	80004d0 <supro_simulation_f32_process+0x74>

    // Polynomial distortion via Horner's method
    arm_scale_f32(x, gPre, scratch, BUFFER_SIZE);
 80004e4:	ed9f 0a7c 	vldr	s0, [pc, #496]	@ 80006d8 <supro_simulation_f32_process+0x27c>
 80004e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80004ec:	4978      	ldr	r1, [pc, #480]	@ (80006d0 <supro_simulation_f32_process+0x274>)
 80004ee:	4638      	mov	r0, r7
 80004f0:	f007 f858 	bl	80075a4 <arm_scale_f32>
    arm_scale_f32(env, bias, env, BUFFER_SIZE);
 80004f4:	4975      	ldr	r1, [pc, #468]	@ (80006cc <supro_simulation_f32_process+0x270>)
 80004f6:	ed9f 0a79 	vldr	s0, [pc, #484]	@ 80006dc <supro_simulation_f32_process+0x280>
 80004fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80004fe:	4608      	mov	r0, r1
 8000500:	4c77      	ldr	r4, [pc, #476]	@ (80006e0 <supro_simulation_f32_process+0x284>)
 8000502:	f007 f84f 	bl	80075a4 <arm_scale_f32>
    arm_add_f32(scratch, env, scratch, BUFFER_SIZE);
 8000506:	4a72      	ldr	r2, [pc, #456]	@ (80006d0 <supro_simulation_f32_process+0x274>)
 8000508:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800050c:	496f      	ldr	r1, [pc, #444]	@ (80006cc <supro_simulation_f32_process+0x270>)
 800050e:	4610      	mov	r0, r2
    uint32_t K = SUPRO_NUM_A_VALS;
    arm_scale_f32(scratch, a[K-1], env, BUFFER_SIZE);
    for (int k = K-2; k >= 0; --k) {
        arm_mult_f32(scratch, env, env, BUFFER_SIZE);
 8000510:	f8df a1b8 	ldr.w	sl, [pc, #440]	@ 80006cc <supro_simulation_f32_process+0x270>
 8000514:	f8df 91b8 	ldr.w	r9, [pc, #440]	@ 80006d0 <supro_simulation_f32_process+0x274>
 8000518:	f1a4 089c 	sub.w	r8, r4, #156	@ 0x9c
    arm_add_f32(scratch, env, scratch, BUFFER_SIZE);
 800051c:	f007 f8f4 	bl	8007708 <arm_add_f32>
    arm_scale_f32(scratch, a[K-1], env, BUFFER_SIZE);
 8000520:	ed9f 0a70 	vldr	s0, [pc, #448]	@ 80006e4 <supro_simulation_f32_process+0x288>
 8000524:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000528:	4968      	ldr	r1, [pc, #416]	@ (80006cc <supro_simulation_f32_process+0x270>)
 800052a:	4869      	ldr	r0, [pc, #420]	@ (80006d0 <supro_simulation_f32_process+0x274>)
 800052c:	f007 f83a 	bl	80075a4 <arm_scale_f32>
        arm_mult_f32(scratch, env, env, BUFFER_SIZE);
 8000530:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000534:	4652      	mov	r2, sl
 8000536:	4965      	ldr	r1, [pc, #404]	@ (80006cc <supro_simulation_f32_process+0x270>)
 8000538:	4648      	mov	r0, r9
 800053a:	f007 f89f 	bl	800767c <arm_mult_f32>
        for (uint32_t i = 0; i < BUFFER_SIZE; ++i) env[i] += a[k];
 800053e:	ed34 7a01 	vldmdb	r4!, {s14}
 8000542:	4633      	mov	r3, r6
 8000544:	edd3 7a00 	vldr	s15, [r3]
 8000548:	ee77 7a87 	vadd.f32	s15, s15, s14
 800054c:	ece3 7a01 	vstmia	r3!, {s15}
 8000550:	42ab      	cmp	r3, r5
 8000552:	d1f7      	bne.n	8000544 <supro_simulation_f32_process+0xe8>
    for (int k = K-2; k >= 0; --k) {
 8000554:	45a0      	cmp	r8, r4
 8000556:	d1eb      	bne.n	8000530 <supro_simulation_f32_process+0xd4>
    }

    // Wet/dry mix and postgain
    arm_scale_f32(env, gWet, env, BUFFER_SIZE);
 8000558:	495c      	ldr	r1, [pc, #368]	@ (80006cc <supro_simulation_f32_process+0x270>)
 800055a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800055e:	ed9f 0a62 	vldr	s0, [pc, #392]	@ 80006e8 <supro_simulation_f32_process+0x28c>
 8000562:	4608      	mov	r0, r1
 8000564:	4c61      	ldr	r4, [pc, #388]	@ (80006ec <supro_simulation_f32_process+0x290>)
 8000566:	f007 f81d 	bl	80075a4 <arm_scale_f32>
    arm_scale_f32(scratch, 1 - gWet, scratch, BUFFER_SIZE);
 800056a:	4959      	ldr	r1, [pc, #356]	@ (80006d0 <supro_simulation_f32_process+0x274>)
 800056c:	ed9f 0a60 	vldr	s0, [pc, #384]	@ 80006f0 <supro_simulation_f32_process+0x294>
 8000570:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000574:	4608      	mov	r0, r1
 8000576:	f504 5680 	add.w	r6, r4, #4096	@ 0x1000
 800057a:	f007 f813 	bl	80075a4 <arm_scale_f32>
    arm_add_f32(env, scratch, scratch, BUFFER_SIZE);
 800057e:	4a54      	ldr	r2, [pc, #336]	@ (80006d0 <supro_simulation_f32_process+0x274>)
 8000580:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000584:	4851      	ldr	r0, [pc, #324]	@ (80006cc <supro_simulation_f32_process+0x270>)
 8000586:	4611      	mov	r1, r2
 8000588:	f007 f8be 	bl	8007708 <arm_add_f32>
    arm_scale_f32(scratch, gPost, x, BUFFER_SIZE);
 800058c:	ed9f 0a59 	vldr	s0, [pc, #356]	@ 80006f4 <supro_simulation_f32_process+0x298>
 8000590:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000594:	4639      	mov	r1, r7
 8000596:	484e      	ldr	r0, [pc, #312]	@ (80006d0 <supro_simulation_f32_process+0x274>)
 8000598:	f007 f804 	bl	80075a4 <arm_scale_f32>
    partitioned_fir_convolution_fft(p, &firs[1], &overlap[BUFFER_SIZE]);
 800059c:	9b01      	ldr	r3, [sp, #4]
 800059e:	9803      	ldr	r0, [sp, #12]
 80005a0:	f503 5280 	add.w	r2, r3, #4096	@ 0x1000
 80005a4:	9b02      	ldr	r3, [sp, #8]
 80005a6:	f103 0114 	add.w	r1, r3, #20
 80005aa:	f000 fc7d 	bl	8000ea8 <partitioned_fir_convolution_fft>

    float32_t *x       = p->processBuffer;
    float32_t *scratch = pow_scratch;

    // Envelope detection
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);
 80005ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005b2:	4a4e      	ldr	r2, [pc, #312]	@ (80006ec <supro_simulation_f32_process+0x290>)
 80005b4:	4639      	mov	r1, r7
 80005b6:	4638      	mov	r0, r7
 80005b8:	f007 f860 	bl	800767c <arm_mult_f32>
    arm_biquad_cascade_df1_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[6], scratch, scratch, BUFFER_SIZE);
 80005bc:	4a4b      	ldr	r2, [pc, #300]	@ (80006ec <supro_simulation_f32_process+0x290>)
 80005be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005c2:	f8db 0020 	ldr.w	r0, [fp, #32]
 80005c6:	4611      	mov	r1, r2
 80005c8:	f006 ff20 	bl	800740c <arm_biquad_cascade_df1_f32>
    arm_scale_f32(scratch, 2.0f, scratch, BUFFER_SIZE);
 80005cc:	4947      	ldr	r1, [pc, #284]	@ (80006ec <supro_simulation_f32_process+0x290>)
 80005ce:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 80005d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005d6:	4608      	mov	r0, r1
 80005d8:	f006 ffe4 	bl	80075a4 <arm_scale_f32>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) scratch[i] = sqrtf(fmaxf(scratch[i], 0.0f));
 80005dc:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80006d4 <supro_simulation_f32_process+0x278>
    arm_scale_f32(scratch, 2.0f, scratch, BUFFER_SIZE);
 80005e0:	4623      	mov	r3, r4
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) scratch[i] = sqrtf(fmaxf(scratch[i], 0.0f));
 80005e2:	edd3 7a00 	vldr	s15, [r3]
 80005e6:	fec7 7aa6 	vmaxnm.f32	s15, s15, s13
 80005ea:	eeb1 7ae7 	vsqrt.f32	s14, s15
 80005ee:	eca3 7a01 	vstmia	r3!, {s14}
 80005f2:	42b3      	cmp	r3, r6
 80005f4:	d1f5      	bne.n	80005e2 <supro_simulation_f32_process+0x186>
    float32_t coeffP  = (tanh_kP*tanh_kP - 1.0f) / gP;

    // Nonlinearity per sample
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
        float32_t env   = scratch[i];
        float32_t xBias = x[i] - gBias * env;
 80005f6:	eddf 9a39 	vldr	s19, [pc, #228]	@ 80006dc <supro_simulation_f32_process+0x280>
 80005fa:	463d      	mov	r5, r7
        float32_t xPre  = gPre * xBias;
 80005fc:	ed9f 9a3e 	vldr	s18, [pc, #248]	@ 80006f8 <supro_simulation_f32_process+0x29c>
        float32_t m;
        if (xPre > kP) {
 8000600:	eddf 8a3e 	vldr	s17, [pc, #248]	@ 80006fc <supro_simulation_f32_process+0x2a0>
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
        } else if (xPre >= -kN) {
 8000604:	ed9f ba3e 	vldr	s22, [pc, #248]	@ 8000700 <supro_simulation_f32_process+0x2a4>
            m = tanhf(xPre);
        } else {
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 8000608:	eddf aa3e 	vldr	s21, [pc, #248]	@ 8000704 <supro_simulation_f32_process+0x2a8>
 800060c:	ed9f aa3e 	vldr	s20, [pc, #248]	@ 8000708 <supro_simulation_f32_process+0x2ac>
 8000610:	ed9f ca3e 	vldr	s24, [pc, #248]	@ 800070c <supro_simulation_f32_process+0x2b0>
 8000614:	eddf ba3e 	vldr	s23, [pc, #248]	@ 8000710 <supro_simulation_f32_process+0x2b4>
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
 8000618:	ed9f 8a3e 	vldr	s16, [pc, #248]	@ 8000714 <supro_simulation_f32_process+0x2b8>
 800061c:	e00f      	b.n	800063e <supro_simulation_f32_process+0x1e2>
 800061e:	f007 fbcb 	bl	8007db8 <tanhf>
 8000622:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8000718 <supro_simulation_f32_process+0x2bc>
 8000626:	eddf 7a3d 	vldr	s15, [pc, #244]	@ 800071c <supro_simulation_f32_process+0x2c0>
 800062a:	eee0 7a07 	vfma.f32	s15, s0, s14
        }
        x[i] = gPost * m;
 800062e:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8000720 <supro_simulation_f32_process+0x2c4>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 8000632:	42a6      	cmp	r6, r4
        x[i] = gPost * m;
 8000634:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000638:	ed45 7a01 	vstr	s15, [r5, #-4]
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 800063c:	d027      	beq.n	800068e <supro_simulation_f32_process+0x232>
        float32_t env   = scratch[i];
 800063e:	ecb4 7a01 	vldmia	r4!, {s14}
        float32_t xBias = x[i] - gBias * env;
 8000642:	ecf5 7a01 	vldmia	r5!, {s15}
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
 8000646:	ed9f 0a37 	vldr	s0, [pc, #220]	@ 8000724 <supro_simulation_f32_process+0x2c8>
        float32_t xBias = x[i] - gBias * env;
 800064a:	eee7 7a69 	vfms.f32	s15, s14, s19
        if (xPre > kP) {
 800064e:	eef4 7ae8 	vcmpe.f32	s15, s17
        float32_t xPre  = gPre * xBias;
 8000652:	ee27 7a89 	vmul.f32	s14, s15, s18
        if (xPre > kP) {
 8000656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
 800065a:	eea7 0a48 	vfms.f32	s0, s14, s16
        if (xPre > kP) {
 800065e:	dcde      	bgt.n	800061e <supro_simulation_f32_process+0x1c2>
        } else if (xPre >= -kN) {
 8000660:	eef4 7acb 	vcmpe.f32	s15, s22
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 8000664:	eeb0 0a4a 	vmov.f32	s0, s20
        } else if (xPre >= -kN) {
 8000668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 800066c:	eea7 0a2a 	vfma.f32	s0, s14, s21
        } else if (xPre >= -kN) {
 8000670:	db22      	blt.n	80006b8 <supro_simulation_f32_process+0x25c>
            m = tanhf(xPre);
 8000672:	eeb0 0a47 	vmov.f32	s0, s14
 8000676:	f007 fb9f 	bl	8007db8 <tanhf>
 800067a:	eef0 7a40 	vmov.f32	s15, s0
        x[i] = gPost * m;
 800067e:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8000720 <supro_simulation_f32_process+0x2c4>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 8000682:	42a6      	cmp	r6, r4
        x[i] = gPost * m;
 8000684:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000688:	ed45 7a01 	vstr	s15, [r5, #-4]
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 800068c:	d1d7      	bne.n	800063e <supro_simulation_f32_process+0x1e2>
    partitioned_fir_convolution_fft(p, &firs[2], &overlap[2 * BUFFER_SIZE]);
 800068e:	9b01      	ldr	r3, [sp, #4]
 8000690:	9902      	ldr	r1, [sp, #8]
 8000692:	f503 5200 	add.w	r2, r3, #8192	@ 0x2000
 8000696:	9803      	ldr	r0, [sp, #12]
 8000698:	3128      	adds	r1, #40	@ 0x28
 800069a:	f000 fc05 	bl	8000ea8 <partitioned_fir_convolution_fft>
    arm_scale_f32(p->processBuffer, 0.005f, p->processBuffer, BUFFER_SIZE);
 800069e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006a2:	4639      	mov	r1, r7
 80006a4:	ed9f 0a20 	vldr	s0, [pc, #128]	@ 8000728 <supro_simulation_f32_process+0x2cc>
 80006a8:	4638      	mov	r0, r7
}
 80006aa:	b005      	add	sp, #20
 80006ac:	ecbd 8b0a 	vpop	{d8-d12}
 80006b0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    arm_scale_f32(p->processBuffer, 0.005f, p->processBuffer, BUFFER_SIZE);
 80006b4:	f006 bf76 	b.w	80075a4 <arm_scale_f32>
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 80006b8:	f007 fb7e 	bl	8007db8 <tanhf>
 80006bc:	eef0 7a6b 	vmov.f32	s15, s23
 80006c0:	eee0 7a4c 	vfms.f32	s15, s0, s24
 80006c4:	e7b3      	b.n	800062e <supro_simulation_f32_process+0x1d2>
 80006c6:	bf00      	nop
 80006c8:	3dcccccd 	.word	0x3dcccccd
 80006cc:	2400107c 	.word	0x2400107c
 80006d0:	2400207c 	.word	0x2400207c
 80006d4:	00000000 	.word	0x00000000
 80006d8:	3f710983 	.word	0x3f710983
 80006dc:	3f186130 	.word	0x3f186130
 80006e0:	08008210 	.word	0x08008210
 80006e4:	d267d638 	.word	0xd267d638
 80006e8:	3f0d61b4 	.word	0x3f0d61b4
 80006ec:	2400007c 	.word	0x2400007c
 80006f0:	3ee53c98 	.word	0x3ee53c98
 80006f4:	3f7db881 	.word	0x3f7db881
 80006f8:	3f8e9370 	.word	0x3f8e9370
 80006fc:	3f64018b 	.word	0x3f64018b
 8000700:	bf655493 	.word	0xbf655493
 8000704:	3f7fa057 	.word	0x3f7fa057
 8000708:	3f7f71fb 	.word	0x3f7f71fb
 800070c:	bed80d82 	.word	0xbed80d82
 8000710:	bf42bc17 	.word	0xbf42bc17
 8000714:	3f806a2a 	.word	0x3f806a2a
 8000718:	bed8ee5b 	.word	0xbed8ee5b
 800071c:	3f421c45 	.word	0x3f421c45
 8000720:	40d6c29a 	.word	0x40d6c29a
 8000724:	3f7df857 	.word	0x3f7df857
 8000728:	3ba3d70a 	.word	0x3ba3d70a

0800072c <fx_supro_init>:
{
 800072c:	b570      	push	{r4, r5, r6, lr}
    fx->states[0] = _dctm_static_mem_alloc(
 800072e:	2104      	movs	r1, #4
{
 8000730:	4604      	mov	r4, r0
    fx->states[0] = _dctm_static_mem_alloc(
 8000732:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 8000736:	f000 f8e7 	bl	8000908 <_dctm_static_mem_alloc>
 800073a:	4603      	mov	r3, r0
    fx->states[1] = _static_mem_alloc(
 800073c:	2104      	movs	r1, #4
 800073e:	f246 0018 	movw	r0, #24600	@ 0x6018
    fx->states[0] = _dctm_static_mem_alloc(
 8000742:	60a3      	str	r3, [r4, #8]
    fx->states[1] = _static_mem_alloc(
 8000744:	f000 f8f6 	bl	8000934 <_static_mem_alloc>
 8000748:	4603      	mov	r3, r0
    fx->states[2] = _static_mem_alloc(
 800074a:	2104      	movs	r1, #4
 800074c:	203c      	movs	r0, #60	@ 0x3c
    fx->states[1] = _static_mem_alloc(
 800074e:	60e3      	str	r3, [r4, #12]
    fx->states[2] = _static_mem_alloc(
 8000750:	f000 f8f0 	bl	8000934 <_static_mem_alloc>
        float32_t *fftBuf = (float32_t *)fx->states[1];
 8000754:	68e6      	ldr	r6, [r4, #12]
    fx->states[2] = _static_mem_alloc(
 8000756:	6120      	str	r0, [r4, #16]
 8000758:	4605      	mov	r5, r0
        fir_h1_f32_init(&firs[0], &fftBuf[0 * BUFFER_OFFSET]);
 800075a:	4631      	mov	r1, r6
 800075c:	f000 f880 	bl	8000860 <fir_h1_f32_init>
        fir_h2_f32_init(&firs[1], &fftBuf[1 * BUFFER_OFFSET]);
 8000760:	f242 0108 	movw	r1, #8200	@ 0x2008
 8000764:	f105 0014 	add.w	r0, r5, #20
 8000768:	4431      	add	r1, r6
 800076a:	f000 f88d 	bl	8000888 <fir_h2_f32_init>
        fir_h3_f32_init(&firs[2], &fftBuf[2 * BUFFER_OFFSET]);
 800076e:	f244 0110 	movw	r1, #16400	@ 0x4010
 8000772:	f105 0028 	add.w	r0, r5, #40	@ 0x28
    arm_biquad_cascade_df1_init_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5],
 8000776:	4d1c      	ldr	r5, [pc, #112]	@ (80007e8 <fx_supro_init+0xbc>)
        fir_h3_f32_init(&firs[2], &fftBuf[2 * BUFFER_OFFSET]);
 8000778:	4431      	add	r1, r6
 800077a:	f000 f899 	bl	80008b0 <fir_h3_f32_init>
    fx->states[3] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 800077e:	2104      	movs	r1, #4
 8000780:	2010      	movs	r0, #16
 8000782:	f000 f8c1 	bl	8000908 <_dctm_static_mem_alloc>
 8000786:	4603      	mov	r3, r0
    fx->states[4] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 8000788:	2104      	movs	r1, #4
 800078a:	2010      	movs	r0, #16
    fx->states[3] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 800078c:	6163      	str	r3, [r4, #20]
    fx->states[4] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 800078e:	f000 f8bb 	bl	8000908 <_dctm_static_mem_alloc>
 8000792:	4603      	mov	r3, r0
    fx->states[5] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 8000794:	2104      	movs	r1, #4
 8000796:	200c      	movs	r0, #12
    fx->states[4] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 8000798:	61a3      	str	r3, [r4, #24]
    fx->states[5] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 800079a:	f000 f8cb 	bl	8000934 <_static_mem_alloc>
 800079e:	4603      	mov	r3, r0
    fx->states[6] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 80007a0:	2104      	movs	r1, #4
 80007a2:	200c      	movs	r0, #12
    fx->states[5] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 80007a4:	61e3      	str	r3, [r4, #28]
    fx->states[6] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 80007a6:	f000 f8c5 	bl	8000934 <_static_mem_alloc>
    arm_biquad_cascade_df1_init_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5],
 80007aa:	6963      	ldr	r3, [r4, #20]
 80007ac:	462a      	mov	r2, r5
 80007ae:	2101      	movs	r1, #1
    fx->states[6] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 80007b0:	6220      	str	r0, [r4, #32]
    arm_biquad_cascade_df1_init_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5],
 80007b2:	69e0      	ldr	r0, [r4, #28]
 80007b4:	f006 fe1c 	bl	80073f0 <arm_biquad_cascade_df1_init_f32>
    arm_biquad_cascade_df1_init_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[6],
 80007b8:	69a3      	ldr	r3, [r4, #24]
 80007ba:	462a      	mov	r2, r5
 80007bc:	2101      	movs	r1, #1
 80007be:	6a20      	ldr	r0, [r4, #32]
 80007c0:	f006 fe16 	bl	80073f0 <arm_biquad_cascade_df1_init_f32>
    fx->states[7] = _static_mem_alloc(sizeof(supro_simulation_f32), _Alignof(supro_simulation_f32));
 80007c4:	2104      	movs	r1, #4
 80007c6:	2038      	movs	r0, #56	@ 0x38
 80007c8:	f000 f8b4 	bl	8000934 <_static_mem_alloc>
        fir_t     *firs      = (fir_t *)fx->states[2];
 80007cc:	6923      	ldr	r3, [r4, #16]
        float32_t *dtcmState = (float32_t *)fx->states[0];
 80007ce:	68a1      	ldr	r1, [r4, #8]
        supro_simulation_init_f32((supro_simulation_f32 *)fx->states[7],
 80007d0:	f103 0214 	add.w	r2, r3, #20
    fx->states[7] = _static_mem_alloc(sizeof(supro_simulation_f32), _Alignof(supro_simulation_f32));
 80007d4:	6260      	str	r0, [r4, #36]	@ 0x24
    self->fir1  = fir1;
 80007d6:	6283      	str	r3, [r0, #40]	@ 0x28
        supro_simulation_init_f32((supro_simulation_f32 *)fx->states[7],
 80007d8:	3328      	adds	r3, #40	@ 0x28
    self->fir2  = fir2;
 80007da:	62c2      	str	r2, [r0, #44]	@ 0x2c
    fx->process = supro_simulation_f32_process;
 80007dc:	4a03      	ldr	r2, [pc, #12]	@ (80007ec <fx_supro_init+0xc0>)
    self->fir3  = fir3;
 80007de:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
    fx->process = supro_simulation_f32_process;
 80007e2:	6062      	str	r2, [r4, #4]
}
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	bf00      	nop
 80007e8:	08008160 	.word	0x08008160
 80007ec:	0800045d 	.word	0x0800045d

080007f0 <fir_OD_M212_VINT_DYN_201_P05_00_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + OD_M212_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + OD_M212_SCRATCH_FLOATS + OD_M212_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 80007f0:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 80007f4:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 80007f8:	440a      	add	r2, r1
void fir_OD_M212_VINT_DYN_201_P05_00_f32_init(fir_t *self, float *state){
 80007fa:	b430      	push	{r4, r5}
    self->numSegments  = OD_M212_SEGMENTS;
    self->curr_fftidx  = 0;
 80007fc:	2400      	movs	r4, #0
    self->numSegments  = OD_M212_SEGMENTS;
 80007fe:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 8000800:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < OD_M212_SEGMENTS; ++i) {
        IR_TABLE [i] = &_CAB_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8000804:	4a03      	ldr	r2, [pc, #12]	@ (8000814 <fir_OD_M212_VINT_DYN_201_P05_00_f32_init+0x24>)
    self->numSegments  = OD_M212_SEGMENTS;
 8000806:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 8000808:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 800080c:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_CAB_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 800080e:	e9c3 2100 	strd	r2, r1, [r3]
}
 8000812:	4770      	bx	lr
 8000814:	08008260 	.word	0x08008260

08000818 <fir_emt_140_dark_3_f32_init>:
#include "impulse_responses.h"


void fir_emt_140_dark_3_f32_init(fir_t *self, float *state){
 8000818:	b470      	push	{r4, r5, r6}
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + EMT_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + EMT_SCRATCH_FLOATS + EMT_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 800081a:	4c0e      	ldr	r4, [pc, #56]	@ (8000854 <fir_emt_140_dark_3_f32_init+0x3c>)
    self->numSegments  = EMT_SEGMENTS;
    self->curr_fftidx  = 0;
 800081c:	2500      	movs	r5, #0
 800081e:	4b0e      	ldr	r3, [pc, #56]	@ (8000858 <fir_emt_140_dark_3_f32_init+0x40>)
    self->ir_ffts      = IR_TABLE;
 8000820:	f501 26b8 	add.w	r6, r1, #376832	@ 0x5c000
    self->prev_ffts    = PREV_TABLE;
 8000824:	440c      	add	r4, r1
 8000826:	4a0d      	ldr	r2, [pc, #52]	@ (800085c <fir_emt_140_dark_3_f32_init+0x44>)
 8000828:	f503 2cb8 	add.w	ip, r3, #376832	@ 0x5c000
    self->ir_ffts      = IR_TABLE;
 800082c:	6006      	str	r6, [r0, #0]
    self->prev_ffts    = PREV_TABLE;
 800082e:	6044      	str	r4, [r0, #4]
    self->numSegments  = EMT_SEGMENTS;
 8000830:	440a      	add	r2, r1
 8000832:	242e      	movs	r4, #46	@ 0x2e
    self->curr_fftidx  = 0;
 8000834:	e9c0 5502 	strd	r5, r5, [r0, #8]
    self->numSegments  = EMT_SEGMENTS;
 8000838:	6104      	str	r4, [r0, #16]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
        IR_TABLE [i] = &_EMT_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 800083a:	f842 3f04 	str.w	r3, [r2, #4]!
    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
 800083e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
 8000842:	f8c2 10b8 	str.w	r1, [r2, #184]	@ 0xb8
    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
 8000846:	f501 5100 	add.w	r1, r1, #8192	@ 0x2000
 800084a:	4563      	cmp	r3, ip
 800084c:	d1f5      	bne.n	800083a <fir_emt_140_dark_3_f32_init+0x22>
    }

}
 800084e:	bc70      	pop	{r4, r5, r6}
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	0005c0b8 	.word	0x0005c0b8
 8000858:	0800a260 	.word	0x0800a260
 800085c:	0005bffc 	.word	0x0005bffc

08000860 <fir_h1_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + H1_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + H1_SCRATCH_FLOATS + H1_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 8000860:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 8000864:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 8000868:	440a      	add	r2, r1
void fir_h1_f32_init(fir_t *self, float *state){
 800086a:	b430      	push	{r4, r5}
    self->numSegments  = H1_SEGMENTS;
    self->curr_fftidx  = 0;
 800086c:	2400      	movs	r4, #0
    self->numSegments  = H1_SEGMENTS;
 800086e:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 8000870:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < H1_SEGMENTS; ++i) {
        IR_TABLE [i] = &_H1_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8000874:	4a03      	ldr	r2, [pc, #12]	@ (8000884 <fir_h1_f32_init+0x24>)
    self->numSegments  = H1_SEGMENTS;
 8000876:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 8000878:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 800087c:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_H1_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 800087e:	e9c3 2100 	strd	r2, r1, [r3]
}
 8000882:	4770      	bx	lr
 8000884:	08066260 	.word	0x08066260

08000888 <fir_h2_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + H2_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + H2_SCRATCH_FLOATS + H2_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 8000888:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 800088c:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 8000890:	440a      	add	r2, r1
void fir_h2_f32_init(fir_t *self, float *state){
 8000892:	b430      	push	{r4, r5}
    self->numSegments  = H2_SEGMENTS;
    self->curr_fftidx  = 0;
 8000894:	2400      	movs	r4, #0
    self->numSegments  = H2_SEGMENTS;
 8000896:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 8000898:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < H2_SEGMENTS; ++i) {
        IR_TABLE [i] = &_H2_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 800089c:	4a03      	ldr	r2, [pc, #12]	@ (80008ac <fir_h2_f32_init+0x24>)
    self->numSegments  = H2_SEGMENTS;
 800089e:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 80008a0:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 80008a4:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_H2_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80008a6:	e9c3 2100 	strd	r2, r1, [r3]
}
 80008aa:	4770      	bx	lr
 80008ac:	08068260 	.word	0x08068260

080008b0 <fir_h3_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + H3_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + H3_SCRATCH_FLOATS + H3_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 80008b0:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 80008b4:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 80008b8:	440a      	add	r2, r1
void fir_h3_f32_init(fir_t *self, float *state){
 80008ba:	b430      	push	{r4, r5}
    self->numSegments  = H3_SEGMENTS;
    self->curr_fftidx  = 0;
 80008bc:	2400      	movs	r4, #0
    self->numSegments  = H3_SEGMENTS;
 80008be:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 80008c0:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < H3_SEGMENTS; ++i) {
        IR_TABLE [i] = &_H3_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80008c4:	4a03      	ldr	r2, [pc, #12]	@ (80008d4 <fir_h3_f32_init+0x24>)
    self->numSegments  = H3_SEGMENTS;
 80008c6:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 80008c8:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 80008cc:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_H3_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80008ce:	e9c3 2100 	strd	r2, r1, [r3]
}
 80008d2:	4770      	bx	lr
 80008d4:	0806a260 	.word	0x0806a260

080008d8 <dctm_pool_init>:
 * Clears the dtcm_static_pool to zero and resets the head pointer.
 * Must be called once at system startup before any DTCM allocations.
 */
void dctm_pool_init()
{
    dtcm_pool_head = 0u;
 80008d8:	2100      	movs	r1, #0
 80008da:	4b03      	ldr	r3, [pc, #12]	@ (80008e8 <dctm_pool_init+0x10>)
    memset(dtcm_static_pool, 0, DTCM_STATIC_POOL_SIZE);
 80008dc:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 80008e0:	4802      	ldr	r0, [pc, #8]	@ (80008ec <dctm_pool_init+0x14>)
    dtcm_pool_head = 0u;
 80008e2:	6019      	str	r1, [r3, #0]
    memset(dtcm_static_pool, 0, DTCM_STATIC_POOL_SIZE);
 80008e4:	f007 ba36 	b.w	8007d54 <memset>
 80008e8:	20000000 	.word	0x20000000
 80008ec:	20000020 	.word	0x20000020

080008f0 <static_pool_init>:
 * Clears the static_pool to zero and resets the head pointer.
 * Must be called once at system startup before any SRAM allocations.
 */
void static_pool_init()
{
    pool_head = 0u;
 80008f0:	2100      	movs	r1, #0
 80008f2:	4b03      	ldr	r3, [pc, #12]	@ (8000900 <static_pool_init+0x10>)
    memset(static_pool, 0, STATIC_POOL_SIZE);
 80008f4:	f44f 22d0 	mov.w	r2, #425984	@ 0x68000
 80008f8:	4802      	ldr	r0, [pc, #8]	@ (8000904 <static_pool_init+0x14>)
    pool_head = 0u;
 80008fa:	6019      	str	r1, [r3, #0]
    memset(static_pool, 0, STATIC_POOL_SIZE);
 80008fc:	f007 ba2a 	b.w	8007d54 <memset>
 8000900:	2400307c 	.word	0x2400307c
 8000904:	24003080 	.word	0x24003080

08000908 <_dctm_static_mem_alloc>:
 * @param align Required byte alignment for the returned pointer.
 * @return Pointer to the allocated block within dtcm_static_pool.
 *         On overflow, calls _memory_alloc_error_handler().
 */
void *_dctm_static_mem_alloc(size_t size, size_t align)
{
 8000908:	b410      	push	{r4}
    size_t off = align_up(dtcm_pool_head, align);
 800090a:	4c08      	ldr	r4, [pc, #32]	@ (800092c <_dctm_static_mem_alloc+0x24>)
    return (x + (align - 1u)) & ~(align - 1u);
 800090c:	424a      	negs	r2, r1
 800090e:	6823      	ldr	r3, [r4, #0]
 8000910:	3b01      	subs	r3, #1
 8000912:	440b      	add	r3, r1
 8000914:	4013      	ands	r3, r2

    if (off + size > DTCM_STATIC_POOL_SIZE) {
 8000916:	18c2      	adds	r2, r0, r3
 8000918:	f5b2 4f20 	cmp.w	r2, #40960	@ 0xa000
 800091c:	d805      	bhi.n	800092a <_dctm_static_mem_alloc+0x22>
        _memory_alloc_error_handler();
    }

    dtcm_pool_head = off + size;
    return &dtcm_static_pool[off];
 800091e:	4804      	ldr	r0, [pc, #16]	@ (8000930 <_dctm_static_mem_alloc+0x28>)
    dtcm_pool_head = off + size;
 8000920:	6022      	str	r2, [r4, #0]
}
 8000922:	4418      	add	r0, r3
 8000924:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000928:	4770      	bx	lr
 800092a:	e7fe      	b.n	800092a <_dctm_static_mem_alloc+0x22>
 800092c:	20000000 	.word	0x20000000
 8000930:	20000020 	.word	0x20000020

08000934 <_static_mem_alloc>:
 * @param align Required byte alignment for the returned pointer.
 * @return Pointer to the allocated block within static_pool.
 *         On overflow, calls _memory_alloc_error_handler().
 */
void *_static_mem_alloc(size_t size, size_t align)
{
 8000934:	b410      	push	{r4}
    size_t off = align_up(pool_head, align);
 8000936:	4c08      	ldr	r4, [pc, #32]	@ (8000958 <_static_mem_alloc+0x24>)
    return (x + (align - 1u)) & ~(align - 1u);
 8000938:	424a      	negs	r2, r1
 800093a:	6823      	ldr	r3, [r4, #0]
 800093c:	3b01      	subs	r3, #1
 800093e:	440b      	add	r3, r1
 8000940:	4013      	ands	r3, r2

    if (off + size > STATIC_POOL_SIZE) {
 8000942:	18c2      	adds	r2, r0, r3
 8000944:	f5b2 2fd0 	cmp.w	r2, #425984	@ 0x68000
 8000948:	d805      	bhi.n	8000956 <_static_mem_alloc+0x22>
        _memory_alloc_error_handler();
    }

    pool_head = off + size;
    return &static_pool[off];
 800094a:	4804      	ldr	r0, [pc, #16]	@ (800095c <_static_mem_alloc+0x28>)
    pool_head = off + size;
 800094c:	6022      	str	r2, [r4, #0]
}
 800094e:	4418      	add	r0, r3
 8000950:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000954:	4770      	bx	lr
 8000956:	e7fe      	b.n	8000956 <_static_mem_alloc+0x22>
 8000958:	2400307c 	.word	0x2400307c
 800095c:	24003080 	.word	0x24003080

08000960 <HAL_ADC_ConvHalfCpltCallback>:
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000960:	4b0c      	ldr	r3, [pc, #48]	@ (8000994 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8000962:	f003 021f 	and.w	r2, r3, #31
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000966:	f3bf 8f4f 	dsb	sy
 800096a:	f503 6100 	add.w	r1, r3, #2048	@ 0x800
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800096e:	480a      	ldr	r0, [pc, #40]	@ (8000998 <HAL_ADC_ConvHalfCpltCallback+0x38>)
        op_addr += __SCB_DCACHE_LINE_SIZE;
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8000970:	4411      	add	r1, r2
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000972:	f8c0 325c 	str.w	r3, [r0, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000976:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8000978:	1aca      	subs	r2, r1, r3
 800097a:	2a00      	cmp	r2, #0
 800097c:	dcf9      	bgt.n	8000972 <HAL_ADC_ConvHalfCpltCallback+0x12>
 800097e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000982:	f3bf 8f6f 	isb	sy
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
    // DMA has written into adcInput[0…BUFFER_SIZE-1]
    SCB_InvalidateDCache_by_Addr((uint32_t*)adcInput,
                                 BUFFER_SIZE * sizeof(adcInput[0]));
    apipe.adcHalfComplete(&apipe, adcInput);
 8000986:	4805      	ldr	r0, [pc, #20]	@ (800099c <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 8000988:	4902      	ldr	r1, [pc, #8]	@ (8000994 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 800098a:	6943      	ldr	r3, [r0, #20]
 800098c:	f5a0 4070 	sub.w	r0, r0, #61440	@ 0xf000
 8000990:	4718      	bx	r3
 8000992:	bf00      	nop
 8000994:	2406c080 	.word	0x2406c080
 8000998:	e000ed00 	.word	0xe000ed00
 800099c:	2407c110 	.word	0x2407c110

080009a0 <HAL_ADC_ConvCpltCallback>:
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80009a0:	490d      	ldr	r1, [pc, #52]	@ (80009d8 <HAL_ADC_ConvCpltCallback+0x38>)
 80009a2:	f001 021f 	and.w	r2, r1, #31
 80009a6:	f502 6300 	add.w	r3, r2, #2048	@ 0x800
  __ASM volatile ("dsb 0xF":::"memory");
 80009aa:	f3bf 8f4f 	dsb	sy
 80009ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80009b2:	480a      	ldr	r0, [pc, #40]	@ (80009dc <HAL_ADC_ConvCpltCallback+0x3c>)
 80009b4:	4411      	add	r1, r2
 80009b6:	1aca      	subs	r2, r1, r3
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80009b8:	3b20      	subs	r3, #32
      } while ( op_size > 0 );
 80009ba:	2b00      	cmp	r3, #0
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80009bc:	f8c0 225c 	str.w	r2, [r0, #604]	@ 0x25c
      } while ( op_size > 0 );
 80009c0:	dcf9      	bgt.n	80009b6 <HAL_ADC_ConvCpltCallback+0x16>
 80009c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80009c6:	f3bf 8f6f 	isb	sy
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
    // DMA has written into adcInput[BUFFER_SIZE…2*BUFFER_SIZE-1]
    SCB_InvalidateDCache_by_Addr((uint32_t*)&adcInput[BUFFER_SIZE],
                                 BUFFER_SIZE * sizeof(adcInput[0]));
    apipe.adcComplete(&apipe, adcInput);
 80009ca:	4805      	ldr	r0, [pc, #20]	@ (80009e0 <HAL_ADC_ConvCpltCallback+0x40>)
 80009cc:	4905      	ldr	r1, [pc, #20]	@ (80009e4 <HAL_ADC_ConvCpltCallback+0x44>)
 80009ce:	6983      	ldr	r3, [r0, #24]
 80009d0:	f5a0 4070 	sub.w	r0, r0, #61440	@ 0xf000
 80009d4:	4718      	bx	r3
 80009d6:	bf00      	nop
 80009d8:	2406c880 	.word	0x2406c880
 80009dc:	e000ed00 	.word	0xe000ed00
 80009e0:	2407c110 	.word	0x2407c110
 80009e4:	2406c080 	.word	0x2406c080

080009e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009e8:	b530      	push	{r4, r5, lr}
 80009ea:	b09f      	sub	sp, #124	@ 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ec:	224c      	movs	r2, #76	@ 0x4c
 80009ee:	2100      	movs	r1, #0
 80009f0:	a80a      	add	r0, sp, #40	@ 0x28
 80009f2:	f007 f9af 	bl	8007d54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009f6:	2220      	movs	r2, #32
 80009f8:	2100      	movs	r1, #0
 80009fa:	a802      	add	r0, sp, #8
 80009fc:	f007 f9aa 	bl	8007d54 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000a00:	2002      	movs	r0, #2
 8000a02:	f003 fc23 	bl	800424c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000a06:	4a24      	ldr	r2, [pc, #144]	@ (8000a98 <SystemClock_Config+0xb0>)
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4b24      	ldr	r3, [pc, #144]	@ (8000a9c <SystemClock_Config+0xb4>)
 8000a0c:	9101      	str	r1, [sp, #4]
 8000a0e:	6991      	ldr	r1, [r2, #24]
 8000a10:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 8000a14:	6191      	str	r1, [r2, #24]
 8000a16:	6991      	ldr	r1, [r2, #24]
 8000a18:	f401 4140 	and.w	r1, r1, #49152	@ 0xc000
 8000a1c:	9101      	str	r1, [sp, #4]
 8000a1e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000a20:	f041 0101 	orr.w	r1, r1, #1
 8000a24:	62d9      	str	r1, [r3, #44]	@ 0x2c
 8000a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a28:	f003 0301 	and.w	r3, r3, #1
 8000a2c:	9301      	str	r3, [sp, #4]
 8000a2e:	9b01      	ldr	r3, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a30:	6993      	ldr	r3, [r2, #24]
 8000a32:	049b      	lsls	r3, r3, #18
 8000a34:	d5fc      	bpl.n	8000a30 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a36:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a38:	2200      	movs	r2, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000a3a:	2101      	movs	r1, #1
 8000a3c:	2440      	movs	r4, #64	@ 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a3e:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000a40:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a42:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a44:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a46:	9317      	str	r3, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000a48:	910d      	str	r1, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a4a:	9214      	str	r2, [sp, #80]	@ 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000a4c:	940e      	str	r4, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a4e:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000a52:	230c      	movs	r3, #12
 8000a54:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000a56:	233c      	movs	r3, #60	@ 0x3c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a58:	e9cd 221b 	strd	r2, r2, [sp, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000a5c:	e9cd 5315 	strd	r5, r3, [sp, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a60:	f003 fc8a 	bl	8004378 <HAL_RCC_OscConfig>
 8000a64:	4603      	mov	r3, r0
 8000a66:	b108      	cbz	r0, 8000a6c <SystemClock_Config+0x84>
  __ASM volatile ("cpsid i" : : : "memory");
 8000a68:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a6a:	e7fe      	b.n	8000a6a <SystemClock_Config+0x82>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a6c:	223f      	movs	r2, #63	@ 0x3f
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a6e:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000a70:	2308      	movs	r3, #8
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a72:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a74:	9202      	str	r2, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a76:	2203      	movs	r2, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a78:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000a7a:	9409      	str	r4, [sp, #36]	@ 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a7c:	9203      	str	r2, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000a7e:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a86:	e9cd 4307 	strd	r4, r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a8a:	f003 fff1 	bl	8004a70 <HAL_RCC_ClockConfig>
 8000a8e:	b108      	cbz	r0, 8000a94 <SystemClock_Config+0xac>
 8000a90:	b672      	cpsid	i
  while (1)
 8000a92:	e7fe      	b.n	8000a92 <SystemClock_Config+0xaa>
}
 8000a94:	b01f      	add	sp, #124	@ 0x7c
 8000a96:	bd30      	pop	{r4, r5, pc}
 8000a98:	58024800 	.word	0x58024800
 8000a9c:	58000400 	.word	0x58000400

08000aa0 <PeriphCommonClock_Config>:
{
 8000aa0:	b500      	push	{lr}
 8000aa2:	b0b1      	sub	sp, #196	@ 0xc4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000aa4:	22b8      	movs	r2, #184	@ 0xb8
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	a802      	add	r0, sp, #8
 8000aaa:	f007 f953 	bl	8007d54 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8000aae:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000ab2:	2300      	movs	r3, #0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ab4:	4668      	mov	r0, sp
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8000ab6:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000aba:	f004 fa6b 	bl	8004f94 <HAL_RCCEx_PeriphCLKConfig>
 8000abe:	b108      	cbz	r0, 8000ac4 <PeriphCommonClock_Config+0x24>
 8000ac0:	b672      	cpsid	i
  while (1)
 8000ac2:	e7fe      	b.n	8000ac2 <PeriphCommonClock_Config+0x22>
}
 8000ac4:	b031      	add	sp, #196	@ 0xc4
 8000ac6:	f85d fb04 	ldr.w	pc, [sp], #4
 8000aca:	bf00      	nop

08000acc <main>:
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000acc:	2400      	movs	r4, #0
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000ace:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad0:	4d7f      	ldr	r5, [pc, #508]	@ (8000cd0 <main+0x204>)
  GPIO_InitStruct.Pin   = GPIO_PIN_13;
 8000ad2:	f44f 5800 	mov.w	r8, #8192	@ 0x2000
{
 8000ad6:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8000ada:	b093      	sub	sp, #76	@ 0x4c
  GPIO_InitStruct.Pin   = GPIO_PIN_3;
 8000adc:	2708      	movs	r7, #8
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000ade:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 8000ae2:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  HAL_MPU_Disable();
 8000ae6:	f001 fee9 	bl	80028bc <HAL_MPU_Disable>
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000aea:	f248 721f 	movw	r2, #34591	@ 0x871f
 8000aee:	f240 1301 	movw	r3, #257	@ 0x101
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000af2:	a809      	add	r0, sp, #36	@ 0x24
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000af4:	f8ad 6024 	strh.w	r6, [sp, #36]	@ 0x24
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000af8:	930c      	str	r3, [sp, #48]	@ 0x30
 8000afa:	e9cd 420a 	strd	r4, r2, [sp, #40]	@ 0x28
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000afe:	f001 fefb 	bl	80028f8 <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000b02:	2004      	movs	r0, #4
 8000b04:	f001 fee8 	bl	80028d8 <HAL_MPU_Enable>
  HAL_Init();
 8000b08:	f000 feee 	bl	80018e8 <HAL_Init>
  SystemClock_Config();
 8000b0c:	f7ff ff6c 	bl	80009e8 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000b10:	f7ff ffc6 	bl	8000aa0 <PeriphCommonClock_Config>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b14:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b18:	a909      	add	r1, sp, #36	@ 0x24
 8000b1a:	486e      	ldr	r0, [pc, #440]	@ (8000cd4 <main+0x208>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1c:	4333      	orrs	r3, r6
 8000b1e:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8000b22:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000b26:	4033      	ands	r3, r6
 8000b28:	9304      	str	r3, [sp, #16]
 8000b2a:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2c:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000b30:	f043 0304 	orr.w	r3, r3, #4
 8000b34:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8000b38:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
  GPIO_InitStruct.Pin   = GPIO_PIN_3;
 8000b3c:	9709      	str	r7, [sp, #36]	@ 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b3e:	f003 0304 	and.w	r3, r3, #4
 8000b42:	9305      	str	r3, [sp, #20]
 8000b44:	9b05      	ldr	r3, [sp, #20]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8000b46:	e9cd 640a 	strd	r6, r4, [sp, #40]	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b4a:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b4e:	f003 f973 	bl	8003e38 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);   // set high
 8000b52:	4632      	mov	r2, r6
 8000b54:	4639      	mov	r1, r7
 8000b56:	485f      	ldr	r0, [pc, #380]	@ (8000cd4 <main+0x208>)
 8000b58:	f003 fb74 	bl	8004244 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b5c:	a909      	add	r1, sp, #36	@ 0x24
 8000b5e:	485d      	ldr	r0, [pc, #372]	@ (8000cd4 <main+0x208>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b60:	940c      	str	r4, [sp, #48]	@ 0x30
  GPIO_InitStruct.Pin   = GPIO_PIN_13;
 8000b62:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000b66:	e9cd 640a 	strd	r6, r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b6a:	f003 f965 	bl	8003e38 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   // set high
 8000b6e:	4632      	mov	r2, r6
 8000b70:	4641      	mov	r1, r8
 8000b72:	4858      	ldr	r0, [pc, #352]	@ (8000cd4 <main+0x208>)
 8000b74:	f003 fb66 	bl	8004244 <HAL_GPIO_WritePin>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b78:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000b7c:	4622      	mov	r2, r4
 8000b7e:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b80:	4333      	orrs	r3, r6
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000b82:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b84:	f8c5 30d8 	str.w	r3, [r5, #216]	@ 0xd8
 8000b88:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
  hadc1.Instance = ADC1;
 8000b8c:	4d52      	ldr	r5, [pc, #328]	@ (8000cd8 <main+0x20c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b8e:	4033      	ands	r3, r6
 8000b90:	9303      	str	r3, [sp, #12]
 8000b92:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000b94:	f001 fe32 	bl	80027fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000b98:	200b      	movs	r0, #11
 8000b9a:	f001 fe6b 	bl	8002874 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000b9e:	4622      	mov	r2, r4
 8000ba0:	4621      	mov	r1, r4
 8000ba2:	200c      	movs	r0, #12
 8000ba4:	f001 fe2a 	bl	80027fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ba8:	200c      	movs	r0, #12
 8000baa:	f001 fe63 	bl	8002874 <HAL_NVIC_EnableIRQ>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000bae:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000bb2:	612f      	str	r7, [r5, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000bb4:	f44f 6c9c 	mov.w	ip, #1248	@ 0x4e0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000bb8:	4f48      	ldr	r7, [pc, #288]	@ (8000cdc <main+0x210>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bba:	4628      	mov	r0, r5
  ADC_MultiModeTypeDef multimode = {0};
 8000bbc:	9406      	str	r4, [sp, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000bbe:	940f      	str	r4, [sp, #60]	@ 0x3c
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000bc0:	82ac      	strh	r4, [r5, #20]
  hadc1.Init.NbrOfConversion = 1;
 8000bc2:	61ae      	str	r6, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bc4:	772c      	strb	r4, [r5, #28]
  hadc1.Init.OversamplingMode = DISABLE;
 8000bc6:	f885 4038 	strb.w	r4, [r5, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000bca:	63ee      	str	r6, [r5, #60]	@ 0x3c
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000bcc:	e9c5 7300 	strd	r7, r3, [r5]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000bd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bd4:	e9c5 c309 	strd	ip, r3, [r5, #36]	@ 0x24
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000bd8:	2303      	movs	r3, #3
  ADC_ChannelConfTypeDef sConfig = {0};
 8000bda:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 8000bde:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
 8000be2:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
  ADC_MultiModeTypeDef multimode = {0};
 8000be6:	e9cd 4407 	strd	r4, r4, [sp, #28]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bea:	e9c5 4402 	strd	r4, r4, [r5, #8]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000bee:	e9c5 440c 	strd	r4, r4, [r5, #48]	@ 0x30
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000bf2:	62eb      	str	r3, [r5, #44]	@ 0x2c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bf4:	f001 fc26 	bl	8002444 <HAL_ADC_Init>
 8000bf8:	b108      	cbz	r0, 8000bfe <main+0x132>
 8000bfa:	b672      	cpsid	i
  while (1)
 8000bfc:	e7fe      	b.n	8000bfc <main+0x130>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000bfe:	9006      	str	r0, [sp, #24]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c00:	a906      	add	r1, sp, #24
 8000c02:	4628      	mov	r0, r5
 8000c04:	f001 fd86 	bl	8002714 <HAL_ADCEx_MultiModeConfigChannel>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	b108      	cbz	r0, 8000c10 <main+0x144>
 8000c0c:	b672      	cpsid	i
  while (1)
 8000c0e:	e7fe      	b.n	8000c0e <main+0x142>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c10:	4c33      	ldr	r4, [pc, #204]	@ (8000ce0 <main+0x214>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c12:	4628      	mov	r0, r5
  sConfig.Offset = 0;
 8000c14:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c16:	2505      	movs	r5, #5
  sConfig.OffsetSignedSaturation = DISABLE;
 8000c18:	f88d 303d 	strb.w	r3, [sp, #61]	@ 0x3d
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c1c:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c1e:	a909      	add	r1, sp, #36	@ 0x24
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c20:	e9cd 4309 	strd	r4, r3, [sp, #36]	@ 0x24
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c24:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000c28:	e9cd 530b 	strd	r5, r3, [sp, #44]	@ 0x2c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c2c:	2304      	movs	r3, #4
 8000c2e:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c30:	f001 f82c 	bl	8001c8c <HAL_ADC_ConfigChannel>
 8000c34:	b108      	cbz	r0, 8000c3a <main+0x16e>
 8000c36:	b672      	cpsid	i
  while (1)
 8000c38:	e7fe      	b.n	8000c38 <main+0x16c>
  htim8.Instance = TIM8;
 8000c3a:	4c2a      	ldr	r4, [pc, #168]	@ (8000ce4 <main+0x218>)
  htim8.Init.Prescaler = 50-1;
 8000c3c:	2331      	movs	r3, #49	@ 0x31
 8000c3e:	4a2a      	ldr	r2, [pc, #168]	@ (8000ce8 <main+0x21c>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c40:	9008      	str	r0, [sp, #32]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c42:	60a0      	str	r0, [r4, #8]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c44:	61a0      	str	r0, [r4, #24]
  htim8.Init.Prescaler = 50-1;
 8000c46:	e9c4 2300 	strd	r2, r3, [r4]
  htim8.Init.Period = 100-1;
 8000c4a:	2363      	movs	r3, #99	@ 0x63
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c4c:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8000c50:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c54:	e9cd 0006 	strd	r0, r0, [sp, #24]
  htim8.Init.RepetitionCounter = 0;
 8000c58:	e9c4 0004 	strd	r0, r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000c5c:	4620      	mov	r0, r4
  htim8.Init.Period = 100-1;
 8000c5e:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000c60:	f005 fc4a 	bl	80064f8 <HAL_TIM_Base_Init>
 8000c64:	b108      	cbz	r0, 8000c6a <main+0x19e>
 8000c66:	b672      	cpsid	i
  while (1)
 8000c68:	e7fe      	b.n	8000c68 <main+0x19c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000c6e:	a909      	add	r1, sp, #36	@ 0x24
 8000c70:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c72:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000c74:	f005 fd34 	bl	80066e0 <HAL_TIM_ConfigClockSource>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	b108      	cbz	r0, 8000c80 <main+0x1b4>
 8000c7c:	b672      	cpsid	i
  while (1)
 8000c7e:	e7fe      	b.n	8000c7e <main+0x1b2>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c80:	e9cd 3307 	strd	r3, r3, [sp, #28]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c84:	2320      	movs	r3, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000c86:	a906      	add	r1, sp, #24
 8000c88:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c8a:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000c8c:	f005 fdf0 	bl	8006870 <HAL_TIMEx_MasterConfigSynchronization>
 8000c90:	4601      	mov	r1, r0
 8000c92:	b108      	cbz	r0, 8000c98 <main+0x1cc>
 8000c94:	b672      	cpsid	i
  while (1)
 8000c96:	e7fe      	b.n	8000c96 <main+0x1ca>
  DAC_ChannelConfTypeDef sConfig = {0};
 8000c98:	2224      	movs	r2, #36	@ 0x24
  hdac1.Instance = DAC1;
 8000c9a:	4c14      	ldr	r4, [pc, #80]	@ (8000cec <main+0x220>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8000c9c:	eb0d 0002 	add.w	r0, sp, r2
 8000ca0:	f007 f858 	bl	8007d54 <memset>
  hdac1.Instance = DAC1;
 8000ca4:	4b12      	ldr	r3, [pc, #72]	@ (8000cf0 <main+0x224>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000ca6:	4620      	mov	r0, r4
  hdac1.Instance = DAC1;
 8000ca8:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000caa:	f001 fe55 	bl	8002958 <HAL_DAC_Init>
 8000cae:	4602      	mov	r2, r0
 8000cb0:	b108      	cbz	r0, 8000cb6 <main+0x1ea>
 8000cb2:	b672      	cpsid	i
  while (1)
 8000cb4:	e7fe      	b.n	8000cb4 <main+0x1e8>
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8000cb6:	231e      	movs	r3, #30
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000cb8:	a909      	add	r1, sp, #36	@ 0x24
 8000cba:	4620      	mov	r0, r4
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000cbc:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8000cbe:	e9cd 2309 	strd	r2, r3, [sp, #36]	@ 0x24
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000cc2:	e9cd 260b 	strd	r2, r6, [sp, #44]	@ 0x2c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000cc6:	f001 ff2b 	bl	8002b20 <HAL_DAC_ConfigChannel>
 8000cca:	b198      	cbz	r0, 8000cf4 <main+0x228>
 8000ccc:	b672      	cpsid	i
  while (1)
 8000cce:	e7fe      	b.n	8000cce <main+0x202>
 8000cd0:	58024400 	.word	0x58024400
 8000cd4:	58020800 	.word	0x58020800
 8000cd8:	2407c28c 	.word	0x2407c28c
 8000cdc:	40022000 	.word	0x40022000
 8000ce0:	43210000 	.word	0x43210000
 8000ce4:	2407c13c 	.word	0x2407c13c
 8000ce8:	40010400 	.word	0x40010400
 8000cec:	2407c200 	.word	0x2407c200
 8000cf0:	40007400 	.word	0x40007400
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000cf4:	4b5d      	ldr	r3, [pc, #372]	@ (8000e6c <main+0x3a0>)
 8000cf6:	695a      	ldr	r2, [r3, #20]
 8000cf8:	f412 3280 	ands.w	r2, r2, #65536	@ 0x10000
 8000cfc:	d123      	bne.n	8000d46 <main+0x27a>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000cfe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000d02:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8000d06:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000d0a:	f643 74e0 	movw	r4, #16352	@ 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000d0e:	f3c1 324e 	ubfx	r2, r1, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000d12:	f3c1 01c9 	ubfx	r1, r1, #3, #10
 8000d16:	0152      	lsls	r2, r2, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000d18:	ea02 0504 	and.w	r5, r2, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000d1c:	4608      	mov	r0, r1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000d1e:	ea45 7680 	orr.w	r6, r5, r0, lsl #30
      } while (ways-- != 0U);
 8000d22:	3801      	subs	r0, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000d24:	f8c3 6260 	str.w	r6, [r3, #608]	@ 0x260
      } while (ways-- != 0U);
 8000d28:	d2f9      	bcs.n	8000d1e <main+0x252>
    } while(sets-- != 0U);
 8000d2a:	3a20      	subs	r2, #32
 8000d2c:	f112 0f20 	cmn.w	r2, #32
 8000d30:	d1f2      	bne.n	8000d18 <main+0x24c>
 8000d32:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000d36:	695a      	ldr	r2, [r3, #20]
 8000d38:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000d3c:	615a      	str	r2, [r3, #20]
 8000d3e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d42:	f3bf 8f6f 	isb	sy
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000d46:	4b49      	ldr	r3, [pc, #292]	@ (8000e6c <main+0x3a0>)
 8000d48:	695a      	ldr	r2, [r3, #20]
 8000d4a:	f412 3200 	ands.w	r2, r2, #131072	@ 0x20000
 8000d4e:	d111      	bne.n	8000d74 <main+0x2a8>
  __ASM volatile ("dsb 0xF":::"memory");
 8000d50:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d54:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000d58:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000d5c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d60:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000d64:	695a      	ldr	r2, [r3, #20]
 8000d66:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000d6a:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000d6c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d70:	f3bf 8f6f 	isb	sy
  dctm_pool_init();
 8000d74:	f7ff fdb0 	bl	80008d8 <dctm_pool_init>
  static_pool_init();
 8000d78:	4e3d      	ldr	r6, [pc, #244]	@ (8000e70 <main+0x3a4>)
 8000d7a:	f7ff fdb9 	bl	80008f0 <static_pool_init>
  arm_rfft_fast_init_f32(&fft, FFT_SIZE);
 8000d7e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d82:	483c      	ldr	r0, [pc, #240]	@ (8000e74 <main+0x3a8>)
 8000d84:	f5a6 4a30 	sub.w	sl, r6, #45056	@ 0xb000
 8000d88:	f005 fe1a 	bl	80069c0 <arm_rfft_fast_init_f32>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8000d8c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000d90:	2100      	movs	r1, #0
 8000d92:	4839      	ldr	r0, [pc, #228]	@ (8000e78 <main+0x3ac>)
 8000d94:	f001 fc62 	bl	800265c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcInput, BUFFER_SIZE*2);
 8000d98:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000d9c:	4937      	ldr	r1, [pc, #220]	@ (8000e7c <main+0x3b0>)
		 apipe.updateDelayBuffer(&apipe);
 8000d9e:	f5a6 4770 	sub.w	r7, r6, #61440	@ 0xf000
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcInput, BUFFER_SIZE*2);
 8000da2:	4835      	ldr	r0, [pc, #212]	@ (8000e78 <main+0x3ac>)
 8000da4:	f001 f9da 	bl	800215c <HAL_ADC_Start_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)dacOutput, BUFFER_SIZE*2, DAC_ALIGN_12B_R);
 8000da8:	2100      	movs	r1, #0
 8000daa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000dae:	4a34      	ldr	r2, [pc, #208]	@ (8000e80 <main+0x3b4>)
 8000db0:	9100      	str	r1, [sp, #0]
 8000db2:	4834      	ldr	r0, [pc, #208]	@ (8000e84 <main+0x3b8>)
 8000db4:	f001 fde6 	bl	8002984 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim8);
 8000db8:	4833      	ldr	r0, [pc, #204]	@ (8000e88 <main+0x3bc>)
 8000dba:	f005 fc43 	bl	8006644 <HAL_TIM_Base_Start>
  pipeInit(&apipe);
 8000dbe:	4833      	ldr	r0, [pc, #204]	@ (8000e8c <main+0x3c0>)
 8000dc0:	f000 fb7a 	bl	80014b8 <pipeInit>
  fx_reverb_init  ( &fx_handle_0 );
 8000dc4:	4832      	ldr	r0, [pc, #200]	@ (8000e90 <main+0x3c4>)
 8000dc6:	f7ff fb1d 	bl	8000404 <fx_reverb_init>
  fx_cabinet_init ( &fx_handle_1 );
 8000dca:	4832      	ldr	r0, [pc, #200]	@ (8000e94 <main+0x3c8>)
 8000dcc:	f7ff faea 	bl	80003a4 <fx_cabinet_init>
  fx_supro_init   ( &fx_handle_2 );
 8000dd0:	4831      	ldr	r0, [pc, #196]	@ (8000e98 <main+0x3cc>)
 8000dd2:	f7ff fcab 	bl	800072c <fx_supro_init>
 8000dd6:	f8df 90c0 	ldr.w	r9, [pc, #192]	@ 8000e98 <main+0x3cc>
 8000dda:	4b29      	ldr	r3, [pc, #164]	@ (8000e80 <main+0x3b4>)
 8000ddc:	f8df 80b4 	ldr.w	r8, [pc, #180]	@ 8000e94 <main+0x3c8>
 8000de0:	f8df b0ac 	ldr.w	fp, [pc, #172]	@ 8000e90 <main+0x3c4>
	  if (apipe.bufferReady)
 8000de4:	7c32      	ldrb	r2, [r6, #16]
 8000de6:	2a00      	cmp	r2, #0
 8000de8:	d03d      	beq.n	8000e66 <main+0x39a>
		 apipe.updateDelayBuffer(&apipe);
 8000dea:	69f2      	ldr	r2, [r6, #28]
 8000dec:	4638      	mov	r0, r7
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000dee:	f003 041f 	and.w	r4, r3, #31
 8000df2:	4790      	blx	r2
		 apipe.loadProcess(&apipe);
 8000df4:	6ab2      	ldr	r2, [r6, #40]	@ 0x28
 8000df6:	4638      	mov	r0, r7
 8000df8:	4790      	blx	r2
		 fx_handle_2.process(&fx_handle_2, &apipe);
 8000dfa:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8000dfe:	4639      	mov	r1, r7
 8000e00:	4648      	mov	r0, r9
 8000e02:	4790      	blx	r2
		 fx_handle_1.process(&fx_handle_1, &apipe);
 8000e04:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8000e08:	4639      	mov	r1, r7
 8000e0a:	4640      	mov	r0, r8
 8000e0c:	4790      	blx	r2
		 fx_handle_0.process(&fx_handle_0, &apipe);
 8000e0e:	f8db 2004 	ldr.w	r2, [fp, #4]
 8000e12:	4639      	mov	r1, r7
 8000e14:	481e      	ldr	r0, [pc, #120]	@ (8000e90 <main+0x3c4>)
 8000e16:	4790      	blx	r2
	     arm_scale_f32(apipe.processBuffer, 0.01, apipe.processBuffer, BUFFER_SIZE);
 8000e18:	4920      	ldr	r1, [pc, #128]	@ (8000e9c <main+0x3d0>)
 8000e1a:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 8000ea0 <main+0x3d4>
 8000e1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e22:	4608      	mov	r0, r1
 8000e24:	4d16      	ldr	r5, [pc, #88]	@ (8000e80 <main+0x3b4>)
 8000e26:	f006 fbbd 	bl	80075a4 <arm_scale_f32>
		 arm_copy_f32(apipe.processBuffer, apipe.outBuffer, BUFFER_SIZE);
 8000e2a:	f8da 1004 	ldr.w	r1, [sl, #4]
 8000e2e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e32:	481a      	ldr	r0, [pc, #104]	@ (8000e9c <main+0x3d0>)
 8000e34:	f005 fd94 	bl	8006960 <arm_copy_f32>
		 apipe.updateDACOutput(&apipe, dacOutput);
 8000e38:	6a32      	ldr	r2, [r6, #32]
 8000e3a:	4629      	mov	r1, r5
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	f504 5480 	add.w	r4, r4, #4096	@ 0x1000
 8000e42:	4790      	blx	r2
  __ASM volatile ("dsb 0xF":::"memory");
 8000e44:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000e48:	4a08      	ldr	r2, [pc, #32]	@ (8000e6c <main+0x3a0>)
 8000e4a:	462b      	mov	r3, r5
 8000e4c:	3c20      	subs	r4, #32
 8000e4e:	f8c2 5268 	str.w	r5, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000e52:	3520      	adds	r5, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8000e54:	2c00      	cmp	r4, #0
 8000e56:	dcf9      	bgt.n	8000e4c <main+0x380>
 8000e58:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000e5c:	f3bf 8f6f 	isb	sy
		 apipe.bufferReady = false;
 8000e60:	2200      	movs	r2, #0
 8000e62:	7432      	strb	r2, [r6, #16]
 8000e64:	e7be      	b.n	8000de4 <main+0x318>
	      __WFI();
 8000e66:	bf30      	wfi
 8000e68:	e7bc      	b.n	8000de4 <main+0x318>
 8000e6a:	bf00      	nop
 8000e6c:	e000ed00 	.word	0xe000ed00
 8000e70:	2407c110 	.word	0x2407c110
 8000e74:	2406d080 	.word	0x2406d080
 8000e78:	2407c28c 	.word	0x2407c28c
 8000e7c:	2406c080 	.word	0x2406c080
 8000e80:	2406b080 	.word	0x2406b080
 8000e84:	2407c200 	.word	0x2407c200
 8000e88:	2407c13c 	.word	0x2407c13c
 8000e8c:	2406d110 	.word	0x2406d110
 8000e90:	2406d0e8 	.word	0x2406d0e8
 8000e94:	2406d0c0 	.word	0x2406d0c0
 8000e98:	2406d098 	.word	0x2406d098
 8000e9c:	24071118 	.word	0x24071118
 8000ea0:	3c23d70a 	.word	0x3c23d70a

08000ea4 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea4:	b672      	cpsid	i
  while (1)
 8000ea6:	e7fe      	b.n	8000ea6 <Error_Handler+0x2>

08000ea8 <partitioned_fir_convolution_fft>:
__attribute__((section(".dtcm"), aligned(32))) float zeropad[FFT_SIZE];
float fftOut[FFT_SIZE];


void partitioned_fir_convolution_fft(pipe *pipe, fir_t *fir, float* overlap_state_buf )
{
 8000ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	float *zeropaddedinput = zeropad;
	float *overlap         = overlap_state_buf;

    // prepare input
    arm_copy_f32(pipe->processBuffer, zeropaddedinput, BUFFER_SIZE);
 8000eac:	f244 0408 	movw	r4, #16392	@ 0x4008
{
 8000eb0:	b08b      	sub	sp, #44	@ 0x2c
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	460d      	mov	r5, r1
    arm_copy_f32(pipe->processBuffer, zeropaddedinput, BUFFER_SIZE);
 8000eb6:	4404      	add	r4, r0
 8000eb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ebc:	4933      	ldr	r1, [pc, #204]	@ (8000f8c <partitioned_fir_convolution_fft+0xe4>)
 8000ebe:	4620      	mov	r0, r4
{
 8000ec0:	9307      	str	r3, [sp, #28]
    arm_copy_f32(pipe->processBuffer, zeropaddedinput, BUFFER_SIZE);
 8000ec2:	f005 fd4d 	bl	8006960 <arm_copy_f32>
    arm_fill_f32(0.0f, &zeropaddedinput[BUFFER_SIZE], BUFFER_SIZE);
 8000ec6:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 8000f90 <partitioned_fir_convolution_fft+0xe8>
 8000eca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ece:	4831      	ldr	r0, [pc, #196]	@ (8000f94 <partitioned_fir_convolution_fft+0xec>)
 8000ed0:	f005 fd28 	bl	8006924 <arm_fill_f32>

    // forward FFT
    arm_rfft_fast_f32(&fft, zeropaddedinput, fftOut, 0);
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	4a30      	ldr	r2, [pc, #192]	@ (8000f98 <partitioned_fir_convolution_fft+0xf0>)
 8000ed8:	492c      	ldr	r1, [pc, #176]	@ (8000f8c <partitioned_fir_convolution_fft+0xe4>)
 8000eda:	4830      	ldr	r0, [pc, #192]	@ (8000f9c <partitioned_fir_convolution_fft+0xf4>)
 8000edc:	f005 fe22 	bl	8006b24 <arm_rfft_fast_f32>

    // save index and spectrum
    fir->prev_fftidx = fir->curr_fftidx;
    arm_copy_f32(fftOut, fir->prev_ffts[fir->curr_fftidx], FFT_SIZE);
 8000ee0:	482d      	ldr	r0, [pc, #180]	@ (8000f98 <partitioned_fir_convolution_fft+0xf0>)
 8000ee2:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 8000ee6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000eea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    fir->prev_fftidx = fir->curr_fftidx;
 8000eee:	60eb      	str	r3, [r5, #12]
    arm_copy_f32(fftOut, fir->prev_ffts[fir->curr_fftidx], FFT_SIZE);
 8000ef0:	f005 fd36 	bl	8006960 <arm_copy_f32>

    arm_fill_f32(0.0f, fftOut, FFT_SIZE);              /* clear accumulator */
 8000ef4:	4828      	ldr	r0, [pc, #160]	@ (8000f98 <partitioned_fir_convolution_fft+0xf0>)
 8000ef6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000efa:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 8000f90 <partitioned_fir_convolution_fft+0xe8>
 8000efe:	f005 fd11 	bl	8006924 <arm_fill_f32>

    const uint32_t segs = fir->numSegments;
 8000f02:	692b      	ldr	r3, [r5, #16]
 8000f04:	f8df e090 	ldr.w	lr, [pc, #144]	@ 8000f98 <partitioned_fir_convolution_fft+0xf0>
    uint32_t i = 0;
 8000f08:	f04f 0c00 	mov.w	ip, #0
    const uint32_t segs = fir->numSegments;
 8000f0c:	9303      	str	r3, [sp, #12]
    uint32_t idx = fir->prev_fftidx;

    // partitioned convolution with pointer arithmetic
    do {
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 8000f0e:	686b      	ldr	r3, [r5, #4]
 8000f10:	f50e 50ff 	add.w	r0, lr, #8160	@ 0x1fe0
		}
		if (idx-- == 0) {
			idx = segs - 1;
		}

    } while (idx != fir->curr_fftidx);
 8000f14:	68aa      	ldr	r2, [r5, #8]
 8000f16:	f50e 5700 	add.w	r7, lr, #8192	@ 0x2000
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 8000f1a:	9305      	str	r3, [sp, #20]
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 8000f1c:	682b      	ldr	r3, [r5, #0]
    } while (idx != fir->curr_fftidx);
 8000f1e:	9204      	str	r2, [sp, #16]
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 8000f20:	9306      	str	r3, [sp, #24]
 8000f22:	f50e 5380 	add.w	r3, lr, #4096	@ 0x1000
    uint32_t idx = fir->prev_fftidx;
 8000f26:	68ee      	ldr	r6, [r5, #12]
                     float accR = __builtin_fmaf(xr, hr,
 8000f28:	f603 72f8 	addw	r2, r3, #4088	@ 0xff8
 8000f2c:	f603 7be8 	addw	fp, r3, #4072	@ 0xfe8
                     float accI = __builtin_fmaf(xr, hi,
 8000f30:	f603 7aec 	addw	sl, r3, #4076	@ 0xfec
                     float accR = __builtin_fmaf(xr, hr,
 8000f34:	f503 697f 	add.w	r9, r3, #4080	@ 0xff0
                     float accI = __builtin_fmaf(xr, hi,
 8000f38:	f603 78f4 	addw	r8, r3, #4084	@ 0xff4
 8000f3c:	f603 73fc 	addw	r3, r3, #4092	@ 0xffc
                     float accR = __builtin_fmaf(xr, hr,
 8000f40:	9201      	str	r2, [sp, #4]
                     float accI = __builtin_fmaf(xr, hi,
 8000f42:	9302      	str	r3, [sp, #8]
 8000f44:	e9cd 4508 	strd	r4, r5, [sp, #32]
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 8000f48:	9b05      	ldr	r3, [sp, #20]
                 yPtr[0] += xPtr[0] * hPtr[0];
 8000f4a:	ed9e 7a00 	vldr	s14, [lr]
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 8000f4e:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 8000f52:	9b06      	ldr	r3, [sp, #24]
                 yPtr[1] += xPtr[1] * hPtr[1];
 8000f54:	edde 7a01 	vldr	s15, [lr, #4]
 8000f58:	f105 0158 	add.w	r1, r5, #88	@ 0x58
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 8000f5c:	f853 402c 	ldr.w	r4, [r3, ip, lsl #2]
                 yPtr[0] += xPtr[0] * hPtr[0];
 8000f60:	ed95 5a00 	vldr	s10, [r5]
 8000f64:	edd4 5a00 	vldr	s11, [r4]
 8000f68:	f104 0258 	add.w	r2, r4, #88	@ 0x58
                 yPtr[1] += xPtr[1] * hPtr[1];
 8000f6c:	ed95 6a01 	vldr	s12, [r5, #4]
 8000f70:	edd4 6a01 	vldr	s13, [r4, #4]
                 yPtr[0] += xPtr[0] * hPtr[0];
 8000f74:	eea5 7a25 	vfma.f32	s14, s10, s11
                 yPtr[1] += xPtr[1] * hPtr[1];
 8000f78:	eee6 7a26 	vfma.f32	s15, s12, s13
                 yPtr[0] += xPtr[0] * hPtr[0];
 8000f7c:	ed8e 7a00 	vstr	s14, [lr]
                 yPtr[1] += xPtr[1] * hPtr[1];
 8000f80:	edce 7a01 	vstr	s15, [lr, #4]
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8000f84:	f8df e010 	ldr.w	lr, [pc, #16]	@ 8000f98 <partitioned_fir_convolution_fft+0xf0>
 8000f88:	4673      	mov	r3, lr
 8000f8a:	e009      	b.n	8000fa0 <partitioned_fir_convolution_fft+0xf8>
 8000f8c:	2000a020 	.word	0x2000a020
 8000f90:	00000000 	.word	0x00000000
 8000f94:	2000b020 	.word	0x2000b020
 8000f98:	2407c2f0 	.word	0x2407c2f0
 8000f9c:	2406d080 	.word	0x2406d080
                         float xr = *xPtr++; float xi = *xPtr++;
 8000fa0:	ed51 7a13 	vldr	s15, [r1, #-76]	@ 0xffffffb4
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8000fa4:	3350      	adds	r3, #80	@ 0x50
                         float hr = *hPtr++; float hi = *hPtr++;
 8000fa6:	ed52 2a14 	vldr	s5, [r2, #-80]	@ 0xffffffb0
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8000faa:	3150      	adds	r1, #80	@ 0x50
                         float hr = *hPtr++; float hi = *hPtr++;
 8000fac:	ed52 3a13 	vldr	s7, [r2, #-76]	@ 0xffffffb4
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8000fb0:	3250      	adds	r2, #80	@ 0x50
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000fb2:	ed13 4a12 	vldr	s8, [r3, #-72]	@ 0xffffffb8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000fb6:	ed53 4a11 	vldr	s9, [r3, #-68]	@ 0xffffffbc
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000fba:	eea7 4ae3 	vfms.f32	s8, s15, s7
                         float xr = *xPtr++; float xi = *xPtr++;
 8000fbe:	ed11 3a28 	vldr	s6, [r1, #-160]	@ 0xffffff60
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000fc2:	eee7 4aa2 	vfma.f32	s9, s15, s5
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000fc6:	ed13 5a10 	vldr	s10, [r3, #-64]	@ 0xffffffc0
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000fca:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000fce:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000fd2:	ed13 6a0d 	vldr	s12, [r3, #-52]	@ 0xffffffcc
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000fd6:	ed13 7a0c 	vldr	s14, [r3, #-48]	@ 0xffffffd0
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000fda:	eea3 4a22 	vfma.f32	s8, s6, s5
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000fde:	ed53 7a0b 	vldr	s15, [r3, #-44]	@ 0xffffffd4
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000fe2:	eee3 4a23 	vfma.f32	s9, s6, s7
                         *yPtr     = accR;
 8000fe6:	ed03 4a12 	vstr	s8, [r3, #-72]	@ 0xffffffb8
                         *(yPtr+1) = accI;
 8000fea:	ed43 4a11 	vstr	s9, [r3, #-68]	@ 0xffffffbc
                         float hr = *hPtr++; float hi = *hPtr++;
 8000fee:	ed52 3a26 	vldr	s7, [r2, #-152]	@ 0xffffff68
 8000ff2:	ed52 4a25 	vldr	s9, [r2, #-148]	@ 0xffffff6c
                         float xr = *xPtr++; float xi = *xPtr++;
 8000ff6:	ed11 3a25 	vldr	s6, [r1, #-148]	@ 0xffffff6c
 8000ffa:	ed11 4a26 	vldr	s8, [r1, #-152]	@ 0xffffff68
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000ffe:	eea3 5a64 	vfms.f32	s10, s6, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001002:	eee3 5a23 	vfma.f32	s11, s6, s7
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001006:	eea4 5a23 	vfma.f32	s10, s8, s7
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800100a:	eee4 5a24 	vfma.f32	s11, s8, s9
                         *yPtr     = accR;
 800100e:	ed03 5a10 	vstr	s10, [r3, #-64]	@ 0xffffffc0
                         *(yPtr+1) = accI;
 8001012:	ed43 5a0f 	vstr	s11, [r3, #-60]	@ 0xffffffc4
                         float xr = *xPtr++; float xi = *xPtr++;
 8001016:	ed11 4a23 	vldr	s8, [r1, #-140]	@ 0xffffff74
                         float hr = *hPtr++; float hi = *hPtr++;
 800101a:	ed52 5a24 	vldr	s11, [r2, #-144]	@ 0xffffff70
 800101e:	ed52 4a23 	vldr	s9, [r2, #-140]	@ 0xffffff74
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001022:	eea4 6a25 	vfma.f32	s12, s8, s11
                         float xr = *xPtr++; float xi = *xPtr++;
 8001026:	ed11 5a24 	vldr	s10, [r1, #-144]	@ 0xffffff70
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800102a:	eee4 6a64 	vfms.f32	s13, s8, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800102e:	eea5 6a24 	vfma.f32	s12, s10, s9
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001032:	eee5 6a25 	vfma.f32	s13, s10, s11
                         *(yPtr+1) = accI;
 8001036:	ed03 6a0d 	vstr	s12, [r3, #-52]	@ 0xffffffcc
                         *yPtr     = accR;
 800103a:	ed43 6a0e 	vstr	s13, [r3, #-56]	@ 0xffffffc8
                         float xr = *xPtr++; float xi = *xPtr++;
 800103e:	ed11 5a21 	vldr	s10, [r1, #-132]	@ 0xffffff7c
                         float hr = *hPtr++; float hi = *hPtr++;
 8001042:	ed52 5a22 	vldr	s11, [r2, #-136]	@ 0xffffff78
 8001046:	ed52 6a21 	vldr	s13, [r2, #-132]	@ 0xffffff7c
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800104a:	eee5 7a25 	vfma.f32	s15, s10, s11
                         float xr = *xPtr++; float xi = *xPtr++;
 800104e:	ed11 6a22 	vldr	s12, [r1, #-136]	@ 0xffffff78
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001052:	eea5 7a66 	vfms.f32	s14, s10, s13
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001056:	eee6 7a26 	vfma.f32	s15, s12, s13
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800105a:	eea6 7a25 	vfma.f32	s14, s12, s11
                         *(yPtr+1) = accI;
 800105e:	ed43 7a0b 	vstr	s15, [r3, #-44]	@ 0xffffffd4
                         *yPtr     = accR;
 8001062:	ed03 7a0c 	vstr	s14, [r3, #-48]	@ 0xffffffd0
                         float xr = *xPtr++; float xi = *xPtr++;
 8001066:	ed11 3a20 	vldr	s6, [r1, #-128]	@ 0xffffff80
 800106a:	ed51 7a1f 	vldr	s15, [r1, #-124]	@ 0xffffff84
                         float hr = *hPtr++; float hi = *hPtr++;
 800106e:	ed52 3a1f 	vldr	s7, [r2, #-124]	@ 0xffffff84
 8001072:	ed52 2a20 	vldr	s5, [r2, #-128]	@ 0xffffff80
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001076:	ed13 4a0a 	vldr	s8, [r3, #-40]	@ 0xffffffd8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800107a:	ed53 4a09 	vldr	s9, [r3, #-36]	@ 0xffffffdc
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800107e:	eea7 4ae3 	vfms.f32	s8, s15, s7
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001082:	ed53 5a08 	vldr	s11, [r3, #-32]	@ 0xffffffe0
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001086:	eee7 4aa2 	vfma.f32	s9, s15, s5
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800108a:	ed13 5a07 	vldr	s10, [r3, #-28]	@ 0xffffffe4
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800108e:	ed13 6a06 	vldr	s12, [r3, #-24]	@ 0xffffffe8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001092:	ed53 6a05 	vldr	s13, [r3, #-20]	@ 0xffffffec
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001096:	ed53 7a04 	vldr	s15, [r3, #-16]
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800109a:	ed13 7a03 	vldr	s14, [r3, #-12]
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800109e:	eea3 4a22 	vfma.f32	s8, s6, s5
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80010a2:	eee3 4a23 	vfma.f32	s9, s6, s7
                         *yPtr     = accR;
 80010a6:	ed03 4a0a 	vstr	s8, [r3, #-40]	@ 0xffffffd8
                         *(yPtr+1) = accI;
 80010aa:	ed43 4a09 	vstr	s9, [r3, #-36]	@ 0xffffffdc
                         float hr = *hPtr++; float hi = *hPtr++;
 80010ae:	ed52 4a1e 	vldr	s9, [r2, #-120]	@ 0xffffff88
                         float xr = *xPtr++; float xi = *xPtr++;
 80010b2:	ed11 3a1d 	vldr	s6, [r1, #-116]	@ 0xffffff8c
                         float hr = *hPtr++; float hi = *hPtr++;
 80010b6:	ed52 3a1d 	vldr	s7, [r2, #-116]	@ 0xffffff8c
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80010ba:	eea3 5a24 	vfma.f32	s10, s6, s9
                         float xr = *xPtr++; float xi = *xPtr++;
 80010be:	ed11 4a1e 	vldr	s8, [r1, #-120]	@ 0xffffff88
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80010c2:	eee3 5a63 	vfms.f32	s11, s6, s7
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80010c6:	eea4 5a23 	vfma.f32	s10, s8, s7
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80010ca:	eee4 5a24 	vfma.f32	s11, s8, s9
                         *(yPtr+1) = accI;
 80010ce:	ed03 5a07 	vstr	s10, [r3, #-28]	@ 0xffffffe4
                         *yPtr     = accR;
 80010d2:	ed43 5a08 	vstr	s11, [r3, #-32]	@ 0xffffffe0
                         float xr = *xPtr++; float xi = *xPtr++;
 80010d6:	ed11 4a1b 	vldr	s8, [r1, #-108]	@ 0xffffff94
                         float hr = *hPtr++; float hi = *hPtr++;
 80010da:	ed52 4a1c 	vldr	s9, [r2, #-112]	@ 0xffffff90
 80010de:	ed52 5a1b 	vldr	s11, [r2, #-108]	@ 0xffffff94
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80010e2:	eee4 6a24 	vfma.f32	s13, s8, s9
                         float xr = *xPtr++; float xi = *xPtr++;
 80010e6:	ed11 5a1c 	vldr	s10, [r1, #-112]	@ 0xffffff90
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80010ea:	eea4 6a65 	vfms.f32	s12, s8, s11
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80010ee:	eee5 6a25 	vfma.f32	s13, s10, s11
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80010f2:	eea5 6a24 	vfma.f32	s12, s10, s9
                         *(yPtr+1) = accI;
 80010f6:	ed43 6a05 	vstr	s13, [r3, #-20]	@ 0xffffffec
                         *yPtr     = accR;
 80010fa:	ed03 6a06 	vstr	s12, [r3, #-24]	@ 0xffffffe8
                         float hr = *hPtr++; float hi = *hPtr++;
 80010fe:	ed52 6a1a 	vldr	s13, [r2, #-104]	@ 0xffffff98
 8001102:	ed52 5a19 	vldr	s11, [r2, #-100]	@ 0xffffff9c
                         float xr = *xPtr++; float xi = *xPtr++;
 8001106:	ed11 5a19 	vldr	s10, [r1, #-100]	@ 0xffffff9c
 800110a:	ed11 6a1a 	vldr	s12, [r1, #-104]	@ 0xffffff98
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800110e:	eea5 7a26 	vfma.f32	s14, s10, s13
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001112:	eee5 7a65 	vfms.f32	s15, s10, s11
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001116:	eea6 7a25 	vfma.f32	s14, s12, s11
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800111a:	eee6 7a26 	vfma.f32	s15, s12, s13
                         *(yPtr+1) = accI;
 800111e:	ed03 7a03 	vstr	s14, [r3, #-12]
                         *yPtr     = accR;
 8001122:	ed43 7a04 	vstr	s15, [r3, #-16]
                         float xr = *xPtr++; float xi = *xPtr++;
 8001126:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
                         float hr = *hPtr++; float hi = *hPtr++;
 800112a:	ed52 5a17 	vldr	s11, [r2, #-92]	@ 0xffffffa4
                         float xr = *xPtr++; float xi = *xPtr++;
 800112e:	ed11 4a17 	vldr	s8, [r1, #-92]	@ 0xffffffa4
                         float hr = *hPtr++; float hi = *hPtr++;
 8001132:	ed52 4a18 	vldr	s9, [r2, #-96]	@ 0xffffffa0
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001136:	ed13 6a02 	vldr	s12, [r3, #-8]
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800113a:	ed53 6a01 	vldr	s13, [r3, #-4]
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800113e:	eea4 6a65 	vfms.f32	s12, s8, s11
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001142:	ed93 7a00 	vldr	s14, [r3]
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001146:	eee4 6a24 	vfma.f32	s13, s8, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800114a:	edd3 7a01 	vldr	s15, [r3, #4]
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800114e:	eea5 6a24 	vfma.f32	s12, s10, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001152:	eee5 6a25 	vfma.f32	s13, s10, s11
                         *yPtr     = accR;
 8001156:	ed03 6a02 	vstr	s12, [r3, #-8]
                         *(yPtr+1) = accI;
 800115a:	ed43 6a01 	vstr	s13, [r3, #-4]
                         float xr = *xPtr++; float xi = *xPtr++;
 800115e:	ed11 5a15 	vldr	s10, [r1, #-84]	@ 0xffffffac
                         float hr = *hPtr++; float hi = *hPtr++;
 8001162:	ed52 5a16 	vldr	s11, [r2, #-88]	@ 0xffffffa8
 8001166:	ed52 6a15 	vldr	s13, [r2, #-84]	@ 0xffffffac
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800116a:	eee5 7a25 	vfma.f32	s15, s10, s11
                         float xr = *xPtr++; float xi = *xPtr++;
 800116e:	ed11 6a16 	vldr	s12, [r1, #-88]	@ 0xffffffa8
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001172:	eea5 7a66 	vfms.f32	s14, s10, s13
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001176:	eee6 7a26 	vfma.f32	s15, s12, s13
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800117a:	eea6 7a25 	vfma.f32	s14, s12, s11
                         *(yPtr+1) = accI;
 800117e:	edc3 7a01 	vstr	s15, [r3, #4]
                         *yPtr     = accR;
 8001182:	ed83 7a00 	vstr	s14, [r3]
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8001186:	4283      	cmp	r3, r0
 8001188:	f47f af0a 	bne.w	8000fa0 <partitioned_fir_convolution_fft+0xf8>
                     float accR = __builtin_fmaf(xr, hr,
 800118c:	9b01      	ldr	r3, [sp, #4]
		if (++i >= segs) {
 800118e:	f10c 0c01 	add.w	ip, ip, #1
                     float accI = __builtin_fmaf(xr, hi,
 8001192:	9a02      	ldr	r2, [sp, #8]
                     float accR = __builtin_fmaf(xr, hr,
 8001194:	ed93 7a00 	vldr	s14, [r3]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001198:	f505 5380 	add.w	r3, r5, #4096	@ 0x1000
                     float accI = __builtin_fmaf(xr, hi,
 800119c:	edd2 7a00 	vldr	s15, [r2]
                     float xr = *xPtr++;  float xi = *xPtr++;
 80011a0:	f505 5500 	add.w	r5, r5, #8192	@ 0x2000
                     float hr = *hPtr++;  float hi = *hPtr++;
 80011a4:	f504 5280 	add.w	r2, r4, #4096	@ 0x1000
 80011a8:	f504 5400 	add.w	r4, r4, #8192	@ 0x2000
                     float accR = __builtin_fmaf(xr, hr,
 80011ac:	ed97 5a00 	vldr	s10, [r7]
                     float xr = *xPtr++;  float xi = *xPtr++;
 80011b0:	ed95 2a01 	vldr	s4, [r5, #4]
                     float hr = *hPtr++;  float hi = *hPtr++;
 80011b4:	edd4 2a01 	vldr	s5, [r4, #4]
			i = 0;
 80011b8:	9903      	ldr	r1, [sp, #12]
                     float accR = __builtin_fmaf(xr, hr,
 80011ba:	eea2 5a62 	vfms.f32	s10, s4, s5
                     float accI = __builtin_fmaf(xr, hi,
 80011be:	edd7 5a01 	vldr	s11, [r7, #4]
                     float xr = *xPtr++;  float xi = *xPtr++;
 80011c2:	ed95 3a00 	vldr	s6, [r5]
			i = 0;
 80011c6:	4561      	cmp	r1, ip
 80011c8:	bf98      	it	ls
 80011ca:	f04f 0c00 	movls.w	ip, #0
                     float hr = *hPtr++;  float hi = *hPtr++;
 80011ce:	edd4 3a00 	vldr	s7, [r4]
                     float xr = *xPtr++;  float xi = *xPtr++;
 80011d2:	f603 71ec 	addw	r1, r3, #4076	@ 0xfec
                     float accR = __builtin_fmaf(xr, hr,
 80011d6:	ed9b 4a00 	vldr	s8, [fp]
                     float accI = __builtin_fmaf(xr, hi,
 80011da:	eee2 5a23 	vfma.f32	s11, s4, s7
 80011de:	edda 4a00 	vldr	s9, [sl]
                     float accR = __builtin_fmaf(xr, hr,
 80011e2:	ed99 6a00 	vldr	s12, [r9]
 80011e6:	eea3 5a23 	vfma.f32	s10, s6, s7
                     float xr = *xPtr++;  float xi = *xPtr++;
 80011ea:	edd1 3a00 	vldr	s7, [r1]
                     float hr = *hPtr++;  float hi = *hPtr++;
 80011ee:	f602 71e8 	addw	r1, r2, #4072	@ 0xfe8
                     float accI = __builtin_fmaf(xr, hi,
 80011f2:	edd8 6a00 	vldr	s13, [r8]
                     float hr = *hPtr++;  float hi = *hPtr++;
 80011f6:	edd1 0a00 	vldr	s1, [r1]
 80011fa:	f602 71ec 	addw	r1, r2, #4076	@ 0xfec
                     float accI = __builtin_fmaf(xr, hi,
 80011fe:	eee3 5a22 	vfma.f32	s11, s6, s5
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001202:	edd1 1a00 	vldr	s3, [r1]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001206:	f603 71f4 	addw	r1, r3, #4084	@ 0xff4
                     float accI = __builtin_fmaf(xr, hi,
 800120a:	eee3 4aa0 	vfma.f32	s9, s7, s1
                     float accR = __builtin_fmaf(xr, hr,
 800120e:	eea3 4ae1 	vfms.f32	s8, s7, s3
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001212:	edd1 3a00 	vldr	s7, [r1]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001216:	f502 617f 	add.w	r1, r2, #4080	@ 0xff0
 800121a:	ed91 2a00 	vldr	s4, [r1]
 800121e:	f602 71f4 	addw	r1, r2, #4084	@ 0xff4
 8001222:	edd1 2a00 	vldr	s5, [r1]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001226:	f603 71fc 	addw	r1, r3, #4092	@ 0xffc
                     float accI = __builtin_fmaf(xr, hi,
 800122a:	eee3 6a82 	vfma.f32	s13, s7, s4
                     float xr = *xPtr++;  float xi = *xPtr++;
 800122e:	ed91 1a00 	vldr	s2, [r1]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001232:	f602 71f8 	addw	r1, r2, #4088	@ 0xff8
 8001236:	f602 72fc 	addw	r2, r2, #4092	@ 0xffc
                     float accR = __builtin_fmaf(xr, hr,
 800123a:	eea3 6ae2 	vfms.f32	s12, s7, s5
                     float hr = *hPtr++;  float hi = *hPtr++;
 800123e:	ed91 3a00 	vldr	s6, [r1]
 8001242:	edd2 3a00 	vldr	s7, [r2]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001246:	f603 72e8 	addw	r2, r3, #4072	@ 0xfe8
                     float accI = __builtin_fmaf(xr, hi,
 800124a:	eee1 7a03 	vfma.f32	s15, s2, s6
                     float accR = __builtin_fmaf(xr, hr,
 800124e:	eea1 7a63 	vfms.f32	s14, s2, s7
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001252:	ed92 1a00 	vldr	s2, [r2]
 8001256:	f503 627f 	add.w	r2, r3, #4080	@ 0xff0
 800125a:	f603 73f8 	addw	r3, r3, #4088	@ 0xff8
                     float accR = __builtin_fmaf(xr, hr,
 800125e:	eea1 4a20 	vfma.f32	s8, s2, s1
                     float accI = __builtin_fmaf(xr, hi,
 8001262:	eee1 4a21 	vfma.f32	s9, s2, s3
                     *yPtr     = accR;
 8001266:	ed8b 4a00 	vstr	s8, [fp]
                     float xr = *xPtr++;  float xi = *xPtr++;
 800126a:	ed92 4a00 	vldr	s8, [r2]
                     *(yPtr+1) = accI;
 800126e:	edca 4a00 	vstr	s9, [sl]
                     float accR = __builtin_fmaf(xr, hr,
 8001272:	eea4 6a02 	vfma.f32	s12, s8, s4
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001276:	edd3 4a00 	vldr	s9, [r3]
                     float accI = __builtin_fmaf(xr, hi,
 800127a:	eee4 6a22 	vfma.f32	s13, s8, s5
                     *yPtr     = accR;
 800127e:	ed87 5a00 	vstr	s10, [r7]
                     float accR = __builtin_fmaf(xr, hr,
 8001282:	eea4 7a83 	vfma.f32	s14, s9, s6
                     *(yPtr+1) = accI;
 8001286:	edc7 5a01 	vstr	s11, [r7, #4]
                     float accI = __builtin_fmaf(xr, hi,
 800128a:	eee4 7aa3 	vfma.f32	s15, s9, s7
                     *yPtr     = accR;
 800128e:	ed89 6a00 	vstr	s12, [r9]
                     *(yPtr+1) = accI;
 8001292:	edc8 6a00 	vstr	s13, [r8]
                     *yPtr     = accR;
 8001296:	9b01      	ldr	r3, [sp, #4]
                     *(yPtr+1) = accI;
 8001298:	9a02      	ldr	r2, [sp, #8]
                     *yPtr     = accR;
 800129a:	ed83 7a00 	vstr	s14, [r3]
                     *(yPtr+1) = accI;
 800129e:	edc2 7a00 	vstr	s15, [r2]
		if (idx-- == 0) {
 80012a2:	b396      	cbz	r6, 800130a <partitioned_fir_convolution_fft+0x462>
 80012a4:	3e01      	subs	r6, #1
    } while (idx != fir->curr_fftidx);
 80012a6:	9b04      	ldr	r3, [sp, #16]
 80012a8:	42b3      	cmp	r3, r6
 80012aa:	f47f ae4d 	bne.w	8000f48 <partitioned_fir_convolution_fft+0xa0>

    // advance write index
    if (++fir->curr_fftidx >= segs) {
        fir->curr_fftidx = 0;
 80012ae:	9e03      	ldr	r6, [sp, #12]
    if (++fir->curr_fftidx >= segs) {
 80012b0:	3301      	adds	r3, #1
    }

    // inverse FFT
    arm_rfft_fast_f32(&fft, fftOut, zeropaddedinput, 1);
 80012b2:	4a17      	ldr	r2, [pc, #92]	@ (8001310 <partitioned_fir_convolution_fft+0x468>)
        fir->curr_fftidx = 0;
 80012b4:	42b3      	cmp	r3, r6
 80012b6:	bf28      	it	cs
 80012b8:	2300      	movcs	r3, #0
    arm_rfft_fast_f32(&fft, fftOut, zeropaddedinput, 1);
 80012ba:	4916      	ldr	r1, [pc, #88]	@ (8001314 <partitioned_fir_convolution_fft+0x46c>)
 80012bc:	4816      	ldr	r0, [pc, #88]	@ (8001318 <partitioned_fir_convolution_fft+0x470>)
    if (++fir->curr_fftidx >= segs) {
 80012be:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
 80012c2:	60ab      	str	r3, [r5, #8]
    arm_rfft_fast_f32(&fft, fftOut, zeropaddedinput, 1);
 80012c4:	2301      	movs	r3, #1
 80012c6:	f005 fc2d 	bl	8006b24 <arm_rfft_fast_f32>

    // overlap-add and scaling
    const float32_t invN = 1.0f / (float32_t)segs;
 80012ca:	ee07 6a90 	vmov	s15, r6
 80012ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001310 <partitioned_fir_convolution_fft+0x468>)
 80012d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012d8:	9b07      	ldr	r3, [sp, #28]
 80012da:	f502 5180 	add.w	r1, r2, #4096	@ 0x1000
 80012de:	eec7 6a27 	vdiv.f32	s13, s14, s15
    for (uint32_t k = 0;  k < BUFFER_SIZE;  ++k) {
 80012e2:	460d      	mov	r5, r1
        float32_t s = zeropaddedinput[k]            * invN;
 80012e4:	ecf2 7a01 	vldmia	r2!, {s15}
        float32_t o = overlap[k]                    * invN;
 80012e8:	ed93 7a00 	vldr	s14, [r3]
    for (uint32_t k = 0;  k < BUFFER_SIZE;  ++k) {
 80012ec:	4295      	cmp	r5, r2
        pipe->processBuffer[k] = s + o;
 80012ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012f2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012f6:	ece4 7a01 	vstmia	r4!, {s15}
        overlap[k]             = zeropaddedinput[BUFFER_SIZE + k];
 80012fa:	f851 0b04 	ldr.w	r0, [r1], #4
 80012fe:	f843 0b04 	str.w	r0, [r3], #4
    for (uint32_t k = 0;  k < BUFFER_SIZE;  ++k) {
 8001302:	d1ef      	bne.n	80012e4 <partitioned_fir_convolution_fft+0x43c>
    }

}
 8001304:	b00b      	add	sp, #44	@ 0x2c
 8001306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			idx = segs - 1;
 800130a:	9b03      	ldr	r3, [sp, #12]
 800130c:	1e5e      	subs	r6, r3, #1
 800130e:	e7ca      	b.n	80012a6 <partitioned_fir_convolution_fft+0x3fe>
 8001310:	2000a020 	.word	0x2000a020
 8001314:	2407c2f0 	.word	0x2407c2f0
 8001318:	2406d080 	.word	0x2406d080

0800131c <pipe_getDelayBuffer>:

float32_t *pipe_getDelayBuffer(pipe *self, uint16_t n)
{
    uint32_t offset = n * BUFFER_SIZE;

    uint32_t index = (self->delayIndex + DELAY_BUFFER_SIZE - offset) % DELAY_BUFFER_SIZE;
 800131c:	f500 4370 	add.w	r3, r0, #61440	@ 0xf000
 8001320:	4a09      	ldr	r2, [pc, #36]	@ (8001348 <pipe_getDelayBuffer+0x2c>)

    return &self->delayBuffer[index];
 8001322:	f241 4c02 	movw	ip, #5122	@ 0x1402
    uint32_t index = (self->delayIndex + DELAY_BUFFER_SIZE - offset) % DELAY_BUFFER_SIZE;
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 800132c:	eba3 2181 	sub.w	r1, r3, r1, lsl #10
 8001330:	fba2 2301 	umull	r2, r3, r2, r1
 8001334:	0b5b      	lsrs	r3, r3, #13
 8001336:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800133a:	eba1 21c3 	sub.w	r1, r1, r3, lsl #11
    return &self->delayBuffer[index];
 800133e:	448c      	add	ip, r1
}
 8001340:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	cccccccd 	.word	0xcccccccd

0800134c <pipe_loadProcess>:
    }
}

static void pipe_loadProcess(pipe *self)
{
	arm_copy_f32(self->inBuffer, self->processBuffer, BUFFER_SIZE);
 800134c:	f244 0108 	movw	r1, #16392	@ 0x4008
 8001350:	f500 4380 	add.w	r3, r0, #16384	@ 0x4000
 8001354:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001358:	4401      	add	r1, r0
 800135a:	6818      	ldr	r0, [r3, #0]
 800135c:	f005 bb00 	b.w	8006960 <arm_copy_f32>

08001360 <pipe_updateDelayBuffer>:
{
 8001360:	b510      	push	{r4, lr}
    arm_copy_f32(self->inBuffer, &self->delayBuffer[self->delayIndex], BUFFER_SIZE);
 8001362:	f500 4470 	add.w	r4, r0, #61440	@ 0xf000
 8001366:	f241 4102 	movw	r1, #5122	@ 0x1402
 800136a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800136e:	68e3      	ldr	r3, [r4, #12]
 8001370:	4419      	add	r1, r3
 8001372:	f500 4380 	add.w	r3, r0, #16384	@ 0x4000
 8001376:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800137a:	6818      	ldr	r0, [r3, #0]
 800137c:	f005 faf0 	bl	8006960 <arm_copy_f32>
    self->delayIndex += BUFFER_SIZE;
 8001380:	68e3      	ldr	r3, [r4, #12]
 8001382:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
        self->delayIndex = 0;
 8001386:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800138a:	bf28      	it	cs
 800138c:	2300      	movcs	r3, #0
 800138e:	60e3      	str	r3, [r4, #12]
}
 8001390:	bd10      	pop	{r4, pc}
 8001392:	bf00      	nop

08001394 <pipe_updateDACOutput>:
{
 8001394:	b570      	push	{r4, r5, r6, lr}
    arm_offset_f32(self->outBuffer, 1.0f, self->outBuffer, BUFFER_SIZE);
 8001396:	f500 4580 	add.w	r5, r0, #16384	@ 0x4000
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 800139a:	f500 4370 	add.w	r3, r0, #61440	@ 0xf000
{
 800139e:	460c      	mov	r4, r1
    arm_offset_f32(self->outBuffer, 1.0f, self->outBuffer, BUFFER_SIZE);
 80013a0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80013a4:	6869      	ldr	r1, [r5, #4]
 80013a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 80013aa:	7a1e      	ldrb	r6, [r3, #8]
    arm_offset_f32(self->outBuffer, 1.0f, self->outBuffer, BUFFER_SIZE);
 80013ac:	4608      	mov	r0, r1
 80013ae:	f006 f92f 	bl	8007610 <arm_offset_f32>
    arm_scale_f32(self->outBuffer, DAC_VOLTS2BITS, self->outBuffer, BUFFER_SIZE);
 80013b2:	6869      	ldr	r1, [r5, #4]
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 80013b4:	fab6 f686 	clz	r6, r6
    arm_scale_f32(self->outBuffer, DAC_VOLTS2BITS, self->outBuffer, BUFFER_SIZE);
 80013b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013bc:	4608      	mov	r0, r1
 80013be:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 80013ec <pipe_updateDACOutput+0x58>
 80013c2:	f006 f8ef 	bl	80075a4 <arm_scale_f32>
 80013c6:	686a      	ldr	r2, [r5, #4]
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 80013c8:	0976      	lsrs	r6, r6, #5
    for (i = 0; i < BUFFER_SIZE; i++)
 80013ca:	f502 5080 	add.w	r0, r2, #4096	@ 0x1000
 80013ce:	eb04 21c6 	add.w	r1, r4, r6, lsl #11
        dacBuffer[BUFFER_SIZE * half + i] = (uint16_t)self->outBuffer[i];
 80013d2:	ecf2 7a01 	vldmia	r2!, {s15}
 80013d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    for (i = 0; i < BUFFER_SIZE; i++)
 80013da:	4290      	cmp	r0, r2
        dacBuffer[BUFFER_SIZE * half + i] = (uint16_t)self->outBuffer[i];
 80013dc:	ee17 3a90 	vmov	r3, s15
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	f821 3b02 	strh.w	r3, [r1], #2
    for (i = 0; i < BUFFER_SIZE; i++)
 80013e6:	d1f4      	bne.n	80013d2 <pipe_updateDACOutput+0x3e>
}
 80013e8:	bd70      	pop	{r4, r5, r6, pc}
 80013ea:	bf00      	nop
 80013ec:	45000000 	.word	0x45000000

080013f0 <pipe_ADC_Complete>:
{
 80013f0:	b538      	push	{r3, r4, r5, lr}
 80013f2:	f500 5580 	add.w	r5, r0, #4096	@ 0x1000
 80013f6:	4604      	mov	r4, r0
    for (i = 0; i < BUFFER_SIZE; i++)
 80013f8:	f501 6c00 	add.w	ip, r1, #2048	@ 0x800
 80013fc:	f500 5e00 	add.w	lr, r0, #8192	@ 0x2000
 8001400:	462a      	mov	r2, r5
        self->inBuffer2[i] = (float32_t)adcInput[BUFFER_SIZE + i];
 8001402:	f83c 3b02 	ldrh.w	r3, [ip], #2
 8001406:	b29b      	uxth	r3, r3
 8001408:	ee07 3a90 	vmov	s15, r3
 800140c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001410:	ece2 7a01 	vstmia	r2!, {s15}
    for (i = 0; i < BUFFER_SIZE; i++)
 8001414:	4572      	cmp	r2, lr
 8001416:	d1f4      	bne.n	8001402 <pipe_ADC_Complete+0x12>
    arm_scale_f32(self->inBuffer2, ADC_BITS2VOLTS, self->inBuffer2, BUFFER_SIZE);
 8001418:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800141c:	4629      	mov	r1, r5
 800141e:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8001454 <pipe_ADC_Complete+0x64>
 8001422:	4628      	mov	r0, r5
 8001424:	f006 f8be 	bl	80075a4 <arm_scale_f32>
    arm_offset_f32(self->inBuffer2, -1.0f, self->inBuffer2, BUFFER_SIZE);
 8001428:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800142c:	4629      	mov	r1, r5
 800142e:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8001432:	4628      	mov	r0, r5
 8001434:	f006 f8ec 	bl	8007610 <arm_offset_f32>
    self->inBuffer  = self->inBuffer2;
 8001438:	f504 4280 	add.w	r2, r4, #16384	@ 0x4000
    self->ppState   = 0;
 800143c:	f504 4370 	add.w	r3, r4, #61440	@ 0xf000
    self->outBuffer = self->outBuffer2;
 8001440:	f504 5440 	add.w	r4, r4, #12288	@ 0x3000
    self->ppState   = 0;
 8001444:	2100      	movs	r1, #0
    self->outBuffer = self->outBuffer2;
 8001446:	e9c2 5400 	strd	r5, r4, [r2]
    self->bufferReady = true;
 800144a:	2201      	movs	r2, #1
    self->ppState   = 0;
 800144c:	7219      	strb	r1, [r3, #8]
    self->bufferReady = true;
 800144e:	741a      	strb	r2, [r3, #16]
}
 8001450:	bd38      	pop	{r3, r4, r5, pc}
 8001452:	bf00      	nop
 8001454:	38000000 	.word	0x38000000

08001458 <pipe_ADC_HalfComplete>:
{
 8001458:	b510      	push	{r4, lr}
 800145a:	468c      	mov	ip, r1
 800145c:	4604      	mov	r4, r0
    for (i = 0; i < BUFFER_SIZE; i++)
 800145e:	4602      	mov	r2, r0
 8001460:	f500 5e80 	add.w	lr, r0, #4096	@ 0x1000
        self->inBuffer1[i] = (float32_t)adcInput[i];
 8001464:	f83c 3b02 	ldrh.w	r3, [ip], #2
 8001468:	b29b      	uxth	r3, r3
 800146a:	ee07 3a90 	vmov	s15, r3
 800146e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001472:	ece2 7a01 	vstmia	r2!, {s15}
    for (i = 0; i < BUFFER_SIZE; i++)
 8001476:	4572      	cmp	r2, lr
 8001478:	d1f4      	bne.n	8001464 <pipe_ADC_HalfComplete+0xc>
    arm_scale_f32(self->inBuffer1, ADC_BITS2VOLTS, self->inBuffer1, BUFFER_SIZE);
 800147a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800147e:	4621      	mov	r1, r4
 8001480:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 80014b4 <pipe_ADC_HalfComplete+0x5c>
 8001484:	4620      	mov	r0, r4
 8001486:	f006 f88d 	bl	80075a4 <arm_scale_f32>
    arm_offset_f32(self->inBuffer1, -1.0f, self->inBuffer1, BUFFER_SIZE);
 800148a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800148e:	4621      	mov	r1, r4
 8001490:	4620      	mov	r0, r4
 8001492:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8001496:	f006 f8bb 	bl	8007610 <arm_offset_f32>
    self->ppState   = 1;
 800149a:	2201      	movs	r2, #1
 800149c:	f504 4370 	add.w	r3, r4, #61440	@ 0xf000
    self->inBuffer  = self->inBuffer1;
 80014a0:	f504 4180 	add.w	r1, r4, #16384	@ 0x4000
    self->outBuffer = self->outBuffer1;
 80014a4:	f504 5000 	add.w	r0, r4, #8192	@ 0x2000
 80014a8:	e9c1 4000 	strd	r4, r0, [r1]
    self->ppState   = 1;
 80014ac:	721a      	strb	r2, [r3, #8]
    self->bufferReady = true;
 80014ae:	741a      	strb	r2, [r3, #16]
}
 80014b0:	bd10      	pop	{r4, pc}
 80014b2:	bf00      	nop
 80014b4:	38000000 	.word	0x38000000

080014b8 <pipeInit>:
}

void pipeInit(pipe *self)
{
 80014b8:	4684      	mov	ip, r0
    self->delayIndex = 0;
    self->bufferReady = false;

    self->adcHalfComplete = pipe_ADC_HalfComplete;
    self->adcComplete     = pipe_ADC_Complete;
    self->updateDelayBuffer = pipe_updateDelayBuffer;
 80014ba:	4811      	ldr	r0, [pc, #68]	@ (8001500 <pipeInit+0x48>)
    self->ppState   = 0;
 80014bc:	2100      	movs	r1, #0
    self->inBuffer  = self->inBuffer2;
 80014be:	f50c 4280 	add.w	r2, ip, #16384	@ 0x4000
    self->ppState   = 0;
 80014c2:	f50c 4370 	add.w	r3, ip, #61440	@ 0xf000
{
 80014c6:	b470      	push	{r4, r5, r6}
    self->inBuffer  = self->inBuffer2;
 80014c8:	f50c 5680 	add.w	r6, ip, #4096	@ 0x1000
    self->adcHalfComplete = pipe_ADC_HalfComplete;
 80014cc:	4d0d      	ldr	r5, [pc, #52]	@ (8001504 <pipeInit+0x4c>)
    self->adcComplete     = pipe_ADC_Complete;
 80014ce:	4c0e      	ldr	r4, [pc, #56]	@ (8001508 <pipeInit+0x50>)
    self->inBuffer  = self->inBuffer2;
 80014d0:	6016      	str	r6, [r2, #0]
    self->outBuffer = self->outBuffer2;
 80014d2:	f50c 5640 	add.w	r6, ip, #12288	@ 0x3000
 80014d6:	6056      	str	r6, [r2, #4]
    self->updateDACOutput = pipe_updateDACOutput;
 80014d8:	4a0c      	ldr	r2, [pc, #48]	@ (800150c <pipeInit+0x54>)
    self->adcHalfComplete = pipe_ADC_HalfComplete;
 80014da:	615d      	str	r5, [r3, #20]
    self->ppState   = 0;
 80014dc:	7219      	strb	r1, [r3, #8]
    self->adcComplete     = pipe_ADC_Complete;
 80014de:	619c      	str	r4, [r3, #24]
    self->delayIndex = 0;
 80014e0:	60d9      	str	r1, [r3, #12]
    self->bufferReady = false;
 80014e2:	7419      	strb	r1, [r3, #16]
    self->updateDACOutput = pipe_updateDACOutput;
 80014e4:	e9c3 0207 	strd	r0, r2, [r3, #28]
    self->getDelayBuffer = pipe_getDelayBuffer;
 80014e8:	4809      	ldr	r0, [pc, #36]	@ (8001510 <pipeInit+0x58>)
    self->loadProcess = pipe_loadProcess;
 80014ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001514 <pipeInit+0x5c>)
 80014ec:	e9c3 0209 	strd	r0, r2, [r3, #36]	@ 0x24

    for(int i = 0; i < BUFFER_SIZE ; i++) {

    	self->processBuffer[i] = 0;
 80014f0:	f244 0008 	movw	r0, #16392	@ 0x4008
 80014f4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80014f8:	4460      	add	r0, ip

    }

}
 80014fa:	bc70      	pop	{r4, r5, r6}
    	self->processBuffer[i] = 0;
 80014fc:	f006 bc2a 	b.w	8007d54 <memset>
 8001500:	08001361 	.word	0x08001361
 8001504:	08001459 	.word	0x08001459
 8001508:	080013f1 	.word	0x080013f1
 800150c:	08001395 	.word	0x08001395
 8001510:	0800131d 	.word	0x0800131d
 8001514:	0800134d 	.word	0x0800134d

08001518 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001518:	4b07      	ldr	r3, [pc, #28]	@ (8001538 <HAL_MspInit+0x20>)
{
 800151a:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800151c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8001520:	f042 0202 	orr.w	r2, r2, #2
 8001524:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8001528:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800152c:	f003 0302 	and.w	r3, r3, #2
 8001530:	9301      	str	r3, [sp, #4]
 8001532:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001534:	b002      	add	sp, #8
 8001536:	4770      	bx	lr
 8001538:	58024400 	.word	0x58024400

0800153c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800153c:	b570      	push	{r4, r5, r6, lr}
 800153e:	b0b8      	sub	sp, #224	@ 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001540:	2100      	movs	r1, #0
{
 8001542:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001544:	22c0      	movs	r2, #192	@ 0xc0
 8001546:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001548:	9106      	str	r1, [sp, #24]
 800154a:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800154e:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001552:	f006 fbff 	bl	8007d54 <memset>
  if(hadc->Instance==ADC1)
 8001556:	4b31      	ldr	r3, [pc, #196]	@ (800161c <HAL_ADC_MspInit+0xe0>)
 8001558:	6822      	ldr	r2, [r4, #0]
 800155a:	429a      	cmp	r2, r3
 800155c:	d001      	beq.n	8001562 <HAL_ADC_MspInit+0x26>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800155e:	b038      	add	sp, #224	@ 0xe0
 8001560:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001562:	2300      	movs	r3, #0
 8001564:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001568:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800156a:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 800156e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001572:	9331      	str	r3, [sp, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001574:	f003 fd0e 	bl	8004f94 <HAL_RCCEx_PeriphCLKConfig>
 8001578:	2800      	cmp	r0, #0
 800157a:	d148      	bne.n	800160e <HAL_ADC_MspInit+0xd2>
    __HAL_RCC_ADC12_CLK_ENABLE();
 800157c:	4b28      	ldr	r3, [pc, #160]	@ (8001620 <HAL_ADC_MspInit+0xe4>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157e:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001580:	a902      	add	r1, sp, #8
    hdma_adc1.Instance = DMA1_Stream0;
 8001582:	4d28      	ldr	r5, [pc, #160]	@ (8001624 <HAL_ADC_MspInit+0xe8>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001584:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8001588:	f042 0220 	orr.w	r2, r2, #32
 800158c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8001590:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8001594:	f002 0220 	and.w	r2, r2, #32
 8001598:	9200      	str	r2, [sp, #0]
 800159a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800159c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80015a0:	f042 0201 	orr.w	r2, r2, #1
 80015a4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015a8:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b0:	f003 0301 	and.w	r3, r3, #1
 80015b4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015b6:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b8:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ba:	481b      	ldr	r0, [pc, #108]	@ (8001628 <HAL_ADC_MspInit+0xec>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c0:	f002 fc3a 	bl	8003e38 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 80015c4:	4a19      	ldr	r2, [pc, #100]	@ (800162c <HAL_ADC_MspInit+0xf0>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80015c6:	2309      	movs	r3, #9
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80015c8:	4628      	mov	r0, r5
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015ca:	626e      	str	r6, [r5, #36]	@ 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80015cc:	e885 004c 	stmia.w	r5, {r2, r3, r6}
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80015d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80015d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80015d8:	e9c5 6203 	strd	r6, r2, [r5, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80015dc:	616b      	str	r3, [r5, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80015de:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015e6:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80015ea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80015ee:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80015f0:	f001 fc4c 	bl	8002e8c <HAL_DMA_Init>
 80015f4:	b970      	cbnz	r0, 8001614 <HAL_ADC_MspInit+0xd8>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80015f6:	2200      	movs	r2, #0
 80015f8:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80015fa:	64e5      	str	r5, [r4, #76]	@ 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80015fc:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80015fe:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001600:	f001 f8fc 	bl	80027fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001604:	2012      	movs	r0, #18
 8001606:	f001 f935 	bl	8002874 <HAL_NVIC_EnableIRQ>
}
 800160a:	b038      	add	sp, #224	@ 0xe0
 800160c:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800160e:	f7ff fc49 	bl	8000ea4 <Error_Handler>
 8001612:	e7b3      	b.n	800157c <HAL_ADC_MspInit+0x40>
      Error_Handler();
 8001614:	f7ff fc46 	bl	8000ea4 <Error_Handler>
 8001618:	e7ed      	b.n	80015f6 <HAL_ADC_MspInit+0xba>
 800161a:	bf00      	nop
 800161c:	40022000 	.word	0x40022000
 8001620:	58024400 	.word	0x58024400
 8001624:	2407c214 	.word	0x2407c214
 8001628:	58020000 	.word	0x58020000
 800162c:	40020010 	.word	0x40020010

08001630 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8001630:	4b2c      	ldr	r3, [pc, #176]	@ (80016e4 <HAL_DAC_MspInit+0xb4>)
 8001632:	6802      	ldr	r2, [r0, #0]
{
 8001634:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC1)
 8001636:	429a      	cmp	r2, r3
{
 8001638:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163a:	f04f 0400 	mov.w	r4, #0
 800163e:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001642:	9404      	str	r4, [sp, #16]
 8001644:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC1)
 8001648:	d001      	beq.n	800164e <HAL_DAC_MspInit+0x1e>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 800164a:	b008      	add	sp, #32
 800164c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 800164e:	4b26      	ldr	r3, [pc, #152]	@ (80016e8 <HAL_DAC_MspInit+0xb8>)
 8001650:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001652:	a902      	add	r1, sp, #8
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8001654:	4e25      	ldr	r6, [pc, #148]	@ (80016ec <HAL_DAC_MspInit+0xbc>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 8001656:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800165a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800165e:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001662:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001666:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 800166a:	9200      	str	r2, [sp, #0]
 800166c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800166e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001672:	f042 0201 	orr.w	r2, r2, #1
 8001676:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800167a:	2210      	movs	r2, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800167c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001680:	f003 0301 	and.w	r3, r3, #1
 8001684:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001686:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001688:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800168a:	4819      	ldr	r0, [pc, #100]	@ (80016f0 <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800168c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001690:	f002 fbd2 	bl	8003e38 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8001694:	4a17      	ldr	r2, [pc, #92]	@ (80016f4 <HAL_DAC_MspInit+0xc4>)
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8001696:	2343      	movs	r3, #67	@ 0x43
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001698:	4630      	mov	r0, r6
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800169a:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800169c:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800169e:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 80016a0:	e9c6 2300 	strd	r2, r3, [r6]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016a4:	2240      	movs	r2, #64	@ 0x40
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80016a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016aa:	60b2      	str	r2, [r6, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80016ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80016b0:	6133      	str	r3, [r6, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80016b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016b6:	e9c6 2305 	strd	r2, r3, [r6, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80016ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016be:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80016c0:	f001 fbe4 	bl	8002e8c <HAL_DMA_Init>
 80016c4:	b958      	cbnz	r0, 80016de <HAL_DAC_MspInit+0xae>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80016c6:	2200      	movs	r2, #0
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80016c8:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80016ca:	2036      	movs	r0, #54	@ 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80016cc:	63b5      	str	r5, [r6, #56]	@ 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80016ce:	4611      	mov	r1, r2
 80016d0:	f001 f894 	bl	80027fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80016d4:	2036      	movs	r0, #54	@ 0x36
 80016d6:	f001 f8cd 	bl	8002874 <HAL_NVIC_EnableIRQ>
}
 80016da:	b008      	add	sp, #32
 80016dc:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80016de:	f7ff fbe1 	bl	8000ea4 <Error_Handler>
 80016e2:	e7f0      	b.n	80016c6 <HAL_DAC_MspInit+0x96>
 80016e4:	40007400 	.word	0x40007400
 80016e8:	58024400 	.word	0x58024400
 80016ec:	2407c188 	.word	0x2407c188
 80016f0:	58020000 	.word	0x58020000
 80016f4:	40020028 	.word	0x40020028

080016f8 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM8)
 80016f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001724 <HAL_TIM_Base_MspInit+0x2c>)
 80016fa:	6802      	ldr	r2, [r0, #0]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d000      	beq.n	8001702 <HAL_TIM_Base_MspInit+0xa>
 8001700:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001702:	4b09      	ldr	r3, [pc, #36]	@ (8001728 <HAL_TIM_Base_MspInit+0x30>)
{
 8001704:	b082      	sub	sp, #8
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001706:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800170a:	f042 0202 	orr.w	r2, r2, #2
 800170e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001712:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	9301      	str	r3, [sp, #4]
 800171c:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM8_MspInit 1 */

  }

}
 800171e:	b002      	add	sp, #8
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	40010400 	.word	0x40010400
 8001728:	58024400 	.word	0x58024400

0800172c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800172c:	e7fe      	b.n	800172c <NMI_Handler>
 800172e:	bf00      	nop

08001730 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001730:	e7fe      	b.n	8001730 <HardFault_Handler>
 8001732:	bf00      	nop

08001734 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001734:	e7fe      	b.n	8001734 <MemManage_Handler>
 8001736:	bf00      	nop

08001738 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001738:	e7fe      	b.n	8001738 <BusFault_Handler>
 800173a:	bf00      	nop

0800173c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800173c:	e7fe      	b.n	800173c <UsageFault_Handler>
 800173e:	bf00      	nop

08001740 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop

08001744 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop

08001748 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop

0800174c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800174c:	f000 b8fc 	b.w	8001948 <HAL_IncTick>

08001750 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001750:	4801      	ldr	r0, [pc, #4]	@ (8001758 <DMA1_Stream0_IRQHandler+0x8>)
 8001752:	f002 b95f 	b.w	8003a14 <HAL_DMA_IRQHandler>
 8001756:	bf00      	nop
 8001758:	2407c214 	.word	0x2407c214

0800175c <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800175c:	4801      	ldr	r0, [pc, #4]	@ (8001764 <DMA1_Stream1_IRQHandler+0x8>)
 800175e:	f002 b959 	b.w	8003a14 <HAL_DMA_IRQHandler>
 8001762:	bf00      	nop
 8001764:	2407c188 	.word	0x2407c188

08001768 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001768:	4801      	ldr	r0, [pc, #4]	@ (8001770 <ADC_IRQHandler+0x8>)
 800176a:	f000 b90f 	b.w	800198c <HAL_ADC_IRQHandler>
 800176e:	bf00      	nop
 8001770:	2407c28c 	.word	0x2407c28c

08001774 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8001774:	4801      	ldr	r0, [pc, #4]	@ (800177c <TIM6_DAC_IRQHandler+0x8>)
 8001776:	f001 b9a1 	b.w	8002abc <HAL_DAC_IRQHandler>
 800177a:	bf00      	nop
 800177c:	2407c200 	.word	0x2407c200

08001780 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001780:	4927      	ldr	r1, [pc, #156]	@ (8001820 <SystemInit+0xa0>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001782:	4a28      	ldr	r2, [pc, #160]	@ (8001824 <SystemInit+0xa4>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001784:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8001788:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
{
 800178c:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800178e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001792:	6813      	ldr	r3, [r2, #0]
 8001794:	f003 030f 	and.w	r3, r3, #15
 8001798:	2b06      	cmp	r3, #6
 800179a:	d805      	bhi.n	80017a8 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800179c:	6813      	ldr	r3, [r2, #0]
 800179e:	f023 030f 	bic.w	r3, r3, #15
 80017a2:	f043 0307 	orr.w	r3, r3, #7
 80017a6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80017a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001828 <SystemInit+0xa8>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80017aa:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80017ac:	4a1f      	ldr	r2, [pc, #124]	@ (800182c <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 80017ae:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80017b0:	481c      	ldr	r0, [pc, #112]	@ (8001824 <SystemInit+0xa4>)
  RCC->CR |= RCC_CR_HSION;
 80017b2:	f041 0101 	orr.w	r1, r1, #1
 80017b6:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 80017b8:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 80017ba:	6819      	ldr	r1, [r3, #0]
 80017bc:	400a      	ands	r2, r1
 80017be:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80017c0:	6803      	ldr	r3, [r0, #0]
 80017c2:	071b      	lsls	r3, r3, #28
 80017c4:	d505      	bpl.n	80017d2 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80017c6:	6803      	ldr	r3, [r0, #0]
 80017c8:	f023 030f 	bic.w	r3, r3, #15
 80017cc:	f043 0307 	orr.w	r3, r3, #7
 80017d0:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80017d2:	4b15      	ldr	r3, [pc, #84]	@ (8001828 <SystemInit+0xa8>)
 80017d4:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80017d6:	4916      	ldr	r1, [pc, #88]	@ (8001830 <SystemInit+0xb0>)
  RCC->PLLCFGR = 0x01FF0000;
 80017d8:	4816      	ldr	r0, [pc, #88]	@ (8001834 <SystemInit+0xb4>)
  RCC->PLLCKSELR = 0x02020200;
 80017da:	4c17      	ldr	r4, [pc, #92]	@ (8001838 <SystemInit+0xb8>)
  RCC->D1CFGR = 0x00000000;
 80017dc:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 80017de:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 80017e0:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 80017e2:	629c      	str	r4, [r3, #40]	@ 0x28
  RCC->PLLCFGR = 0x01FF0000;
 80017e4:	62d8      	str	r0, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x01010280;
 80017e6:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80017e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80017ea:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80017ec:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80017ee:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80017f0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80017f2:	6819      	ldr	r1, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80017f4:	4811      	ldr	r0, [pc, #68]	@ (800183c <SystemInit+0xbc>)
  RCC->CR &= 0xFFFBFFFFU;
 80017f6:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 80017fa:	6019      	str	r1, [r3, #0]
  RCC->CIER = 0x00000000;
 80017fc:	661a      	str	r2, [r3, #96]	@ 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80017fe:	6803      	ldr	r3, [r0, #0]
 8001800:	f36f 030f 	bfc	r3, #0, #16
 8001804:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001808:	d203      	bcs.n	8001812 <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800180a:	4b0d      	ldr	r3, [pc, #52]	@ (8001840 <SystemInit+0xc0>)
 800180c:	2201      	movs	r2, #1
 800180e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001812:	4b0c      	ldr	r3, [pc, #48]	@ (8001844 <SystemInit+0xc4>)
 8001814:	f243 02d2 	movw	r2, #12498	@ 0x30d2
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001818:	f85d 4b04 	ldr.w	r4, [sp], #4
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800181c:	601a      	str	r2, [r3, #0]
}
 800181e:	4770      	bx	lr
 8001820:	e000ed00 	.word	0xe000ed00
 8001824:	52002000 	.word	0x52002000
 8001828:	58024400 	.word	0x58024400
 800182c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001830:	01010280 	.word	0x01010280
 8001834:	01ff0000 	.word	0x01ff0000
 8001838:	02020200 	.word	0x02020200
 800183c:	5c001000 	.word	0x5c001000
 8001840:	51008000 	.word	0x51008000
 8001844:	52004000 	.word	0x52004000

08001848 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001848:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001880 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800184c:	f7ff ff98 	bl	8001780 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001850:	480c      	ldr	r0, [pc, #48]	@ (8001884 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001852:	490d      	ldr	r1, [pc, #52]	@ (8001888 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001854:	4a0d      	ldr	r2, [pc, #52]	@ (800188c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001856:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001858:	e002      	b.n	8001860 <LoopCopyDataInit>

0800185a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800185a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800185c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800185e:	3304      	adds	r3, #4

08001860 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001860:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001862:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001864:	d3f9      	bcc.n	800185a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001866:	4a0a      	ldr	r2, [pc, #40]	@ (8001890 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001868:	4c0a      	ldr	r4, [pc, #40]	@ (8001894 <LoopFillZerobss+0x22>)
  movs r3, #0
 800186a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800186c:	e001      	b.n	8001872 <LoopFillZerobss>

0800186e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800186e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001870:	3204      	adds	r2, #4

08001872 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001872:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001874:	d3fb      	bcc.n	800186e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001876:	f006 fa7b 	bl	8007d70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800187a:	f7ff f927 	bl	8000acc <main>
  bx  lr
 800187e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001880:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001884:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001888:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 800188c:	0807f6e4 	.word	0x0807f6e4
  ldr r2, =_sbss
 8001890:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 8001894:	2407e42c 	.word	0x2407e42c

08001898 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001898:	e7fe      	b.n	8001898 <ADC3_IRQHandler>
	...

0800189c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800189c:	4b0f      	ldr	r3, [pc, #60]	@ (80018dc <HAL_InitTick+0x40>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b90b      	cbnz	r3, 80018a6 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 80018a2:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80018a4:	4770      	bx	lr
{
 80018a6:	b510      	push	{r4, lr}
 80018a8:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80018aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018ae:	4a0c      	ldr	r2, [pc, #48]	@ (80018e0 <HAL_InitTick+0x44>)
 80018b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80018b4:	6810      	ldr	r0, [r2, #0]
 80018b6:	fbb0 f0f3 	udiv	r0, r0, r3
 80018ba:	f000 ffe9 	bl	8002890 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018be:	2c0f      	cmp	r4, #15
 80018c0:	d800      	bhi.n	80018c4 <HAL_InitTick+0x28>
 80018c2:	b108      	cbz	r0, 80018c8 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 80018c4:	2001      	movs	r0, #1
}
 80018c6:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018c8:	2200      	movs	r2, #0
 80018ca:	4621      	mov	r1, r4
 80018cc:	f04f 30ff 	mov.w	r0, #4294967295
 80018d0:	f000 ff94 	bl	80027fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018d4:	4b03      	ldr	r3, [pc, #12]	@ (80018e4 <HAL_InitTick+0x48>)
 80018d6:	2000      	movs	r0, #0
 80018d8:	601c      	str	r4, [r3, #0]
}
 80018da:	bd10      	pop	{r4, pc}
 80018dc:	24000008 	.word	0x24000008
 80018e0:	24000004 	.word	0x24000004
 80018e4:	2400000c 	.word	0x2400000c

080018e8 <HAL_Init>:
{
 80018e8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018ea:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80018ec:	4c12      	ldr	r4, [pc, #72]	@ (8001938 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018ee:	f000 ff73 	bl	80027d8 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80018f2:	f003 f82f 	bl	8004954 <HAL_RCC_GetSysClockFreq>
 80018f6:	4b11      	ldr	r3, [pc, #68]	@ (800193c <HAL_Init+0x54>)
 80018f8:	4911      	ldr	r1, [pc, #68]	@ (8001940 <HAL_Init+0x58>)
 80018fa:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80018fc:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80018fe:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001902:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001906:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001908:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800190a:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 800190e:	490d      	ldr	r1, [pc, #52]	@ (8001944 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001910:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001914:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001916:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 800191a:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800191c:	200f      	movs	r0, #15
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800191e:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001920:	f7ff ffbc 	bl	800189c <HAL_InitTick>
 8001924:	b110      	cbz	r0, 800192c <HAL_Init+0x44>
    return HAL_ERROR;
 8001926:	2401      	movs	r4, #1
}
 8001928:	4620      	mov	r0, r4
 800192a:	bd10      	pop	{r4, pc}
 800192c:	4604      	mov	r4, r0
  HAL_MspInit();
 800192e:	f7ff fdf3 	bl	8001518 <HAL_MspInit>
}
 8001932:	4620      	mov	r0, r4
 8001934:	bd10      	pop	{r4, pc}
 8001936:	bf00      	nop
 8001938:	24000000 	.word	0x24000000
 800193c:	58024400 	.word	0x58024400
 8001940:	0806c260 	.word	0x0806c260
 8001944:	24000004 	.word	0x24000004

08001948 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001948:	4a03      	ldr	r2, [pc, #12]	@ (8001958 <HAL_IncTick+0x10>)
 800194a:	4b04      	ldr	r3, [pc, #16]	@ (800195c <HAL_IncTick+0x14>)
 800194c:	6811      	ldr	r1, [r2, #0]
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	440b      	add	r3, r1
 8001952:	6013      	str	r3, [r2, #0]
}
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	2407e2f0 	.word	0x2407e2f0
 800195c:	24000008 	.word	0x24000008

08001960 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001960:	4b01      	ldr	r3, [pc, #4]	@ (8001968 <HAL_GetTick+0x8>)
 8001962:	6818      	ldr	r0, [r3, #0]
}
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	2407e2f0 	.word	0x2407e2f0

0800196c <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 800196c:	4b01      	ldr	r3, [pc, #4]	@ (8001974 <HAL_GetREVID+0x8>)
 800196e:	6818      	ldr	r0, [r3, #0]
}
 8001970:	0c00      	lsrs	r0, r0, #16
 8001972:	4770      	bx	lr
 8001974:	5c001000 	.word	0x5c001000

08001978 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001978:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 800197a:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800197c:	f7fe fff0 	bl	8000960 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001980:	bd08      	pop	{r3, pc}
 8001982:	bf00      	nop

08001984 <HAL_ADC_LevelOutOfWindowCallback>:
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop

08001988 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop

0800198c <HAL_ADC_IRQHandler>:
{
 800198c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800198e:	4a8e      	ldr	r2, [pc, #568]	@ (8001bc8 <HAL_ADC_IRQHandler+0x23c>)
{
 8001990:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001992:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001994:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001996:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001998:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800199a:	f000 8095 	beq.w	8001ac8 <HAL_ADC_IRQHandler+0x13c>
 800199e:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80019a2:	4293      	cmp	r3, r2
 80019a4:	f000 8090 	beq.w	8001ac8 <HAL_ADC_IRQHandler+0x13c>
 80019a8:	4a88      	ldr	r2, [pc, #544]	@ (8001bcc <HAL_ADC_IRQHandler+0x240>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80019aa:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80019ac:	07a9      	lsls	r1, r5, #30
 80019ae:	f007 071f 	and.w	r7, r7, #31
 80019b2:	d502      	bpl.n	80019ba <HAL_ADC_IRQHandler+0x2e>
 80019b4:	07b2      	lsls	r2, r6, #30
 80019b6:	f100 80aa 	bmi.w	8001b0e <HAL_ADC_IRQHandler+0x182>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80019ba:	0769      	lsls	r1, r5, #29
 80019bc:	d579      	bpl.n	8001ab2 <HAL_ADC_IRQHandler+0x126>
 80019be:	0772      	lsls	r2, r6, #29
 80019c0:	d577      	bpl.n	8001ab2 <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80019c2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80019c4:	06d2      	lsls	r2, r2, #27
 80019c6:	d403      	bmi.n	80019d0 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80019ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80019ce:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80019d0:	68da      	ldr	r2, [r3, #12]
 80019d2:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 80019d6:	d11c      	bne.n	8001a12 <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80019d8:	4a7d      	ldr	r2, [pc, #500]	@ (8001bd0 <HAL_ADC_IRQHandler+0x244>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	f000 80e7 	beq.w	8001bae <HAL_ADC_IRQHandler+0x222>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80019e0:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80019e2:	0491      	lsls	r1, r2, #18
 80019e4:	d415      	bmi.n	8001a12 <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	0712      	lsls	r2, r2, #28
 80019ea:	d512      	bpl.n	8001a12 <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80019ec:	689a      	ldr	r2, [r3, #8]
 80019ee:	0750      	lsls	r0, r2, #29
 80019f0:	f100 80f2 	bmi.w	8001bd8 <HAL_ADC_IRQHandler+0x24c>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	f022 020c 	bic.w	r2, r2, #12
 80019fa:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80019fc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80019fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a02:	6563      	str	r3, [r4, #84]	@ 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001a04:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a06:	04d9      	lsls	r1, r3, #19
 8001a08:	d403      	bmi.n	8001a12 <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a0a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8001a12:	4620      	mov	r0, r4
 8001a14:	f7fe ffc4 	bl	80009a0 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001a18:	6823      	ldr	r3, [r4, #0]
 8001a1a:	220c      	movs	r2, #12
 8001a1c:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001a1e:	06aa      	lsls	r2, r5, #26
 8001a20:	d54d      	bpl.n	8001abe <HAL_ADC_IRQHandler+0x132>
 8001a22:	06b0      	lsls	r0, r6, #26
 8001a24:	d54b      	bpl.n	8001abe <HAL_ADC_IRQHandler+0x132>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a26:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001a28:	06d0      	lsls	r0, r2, #27
 8001a2a:	d403      	bmi.n	8001a34 <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001a2e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001a32:	6562      	str	r2, [r4, #84]	@ 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001a34:	4966      	ldr	r1, [pc, #408]	@ (8001bd0 <HAL_ADC_IRQHandler+0x244>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001a36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001a38:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001a3a:	68d8      	ldr	r0, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001a3c:	f402 72c0 	and.w	r2, r2, #384	@ 0x180
 8001a40:	d073      	beq.n	8001b2a <HAL_ADC_IRQHandler+0x19e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001a42:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001a44:	b9d2      	cbnz	r2, 8001a7c <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001a46:	018a      	lsls	r2, r1, #6
 8001a48:	f100 80a9 	bmi.w	8001b9e <HAL_ADC_IRQHandler+0x212>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	0650      	lsls	r0, r2, #25
 8001a50:	d514      	bpl.n	8001a7c <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001a52:	0289      	lsls	r1, r1, #10
 8001a54:	d412      	bmi.n	8001a7c <HAL_ADC_IRQHandler+0xf0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a56:	689a      	ldr	r2, [r3, #8]
 8001a58:	0712      	lsls	r2, r2, #28
 8001a5a:	f100 80c8 	bmi.w	8001bee <HAL_ADC_IRQHandler+0x262>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001a5e:	685a      	ldr	r2, [r3, #4]
 8001a60:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001a64:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001a66:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a68:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001a6c:	6563      	str	r3, [r4, #84]	@ 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001a6e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a70:	05d8      	lsls	r0, r3, #23
 8001a72:	d403      	bmi.n	8001a7c <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a74:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a76:	f043 0301 	orr.w	r3, r3, #1
 8001a7a:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001a7c:	4620      	mov	r0, r4
 8001a7e:	f000 fe3f 	bl	8002700 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001a82:	6823      	ldr	r3, [r4, #0]
 8001a84:	2260      	movs	r2, #96	@ 0x60
 8001a86:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001a88:	0629      	lsls	r1, r5, #24
 8001a8a:	d501      	bpl.n	8001a90 <HAL_ADC_IRQHandler+0x104>
 8001a8c:	0632      	lsls	r2, r6, #24
 8001a8e:	d45f      	bmi.n	8001b50 <HAL_ADC_IRQHandler+0x1c4>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001a90:	05e8      	lsls	r0, r5, #23
 8001a92:	d501      	bpl.n	8001a98 <HAL_ADC_IRQHandler+0x10c>
 8001a94:	05f1      	lsls	r1, r6, #23
 8001a96:	d466      	bmi.n	8001b66 <HAL_ADC_IRQHandler+0x1da>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001a98:	05aa      	lsls	r2, r5, #22
 8001a9a:	d501      	bpl.n	8001aa0 <HAL_ADC_IRQHandler+0x114>
 8001a9c:	05b0      	lsls	r0, r6, #22
 8001a9e:	d44b      	bmi.n	8001b38 <HAL_ADC_IRQHandler+0x1ac>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001aa0:	06e9      	lsls	r1, r5, #27
 8001aa2:	d501      	bpl.n	8001aa8 <HAL_ADC_IRQHandler+0x11c>
 8001aa4:	06f2      	lsls	r2, r6, #27
 8001aa6:	d411      	bmi.n	8001acc <HAL_ADC_IRQHandler+0x140>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001aa8:	0569      	lsls	r1, r5, #21
 8001aaa:	d501      	bpl.n	8001ab0 <HAL_ADC_IRQHandler+0x124>
 8001aac:	0572      	lsls	r2, r6, #21
 8001aae:	d466      	bmi.n	8001b7e <HAL_ADC_IRQHandler+0x1f2>
}
 8001ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001ab2:	0728      	lsls	r0, r5, #28
 8001ab4:	d5b3      	bpl.n	8001a1e <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001ab6:	0731      	lsls	r1, r6, #28
 8001ab8:	d483      	bmi.n	80019c2 <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001aba:	06aa      	lsls	r2, r5, #26
 8001abc:	d4b1      	bmi.n	8001a22 <HAL_ADC_IRQHandler+0x96>
 8001abe:	0669      	lsls	r1, r5, #25
 8001ac0:	d5e2      	bpl.n	8001a88 <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001ac2:	0672      	lsls	r2, r6, #25
 8001ac4:	d5e0      	bpl.n	8001a88 <HAL_ADC_IRQHandler+0xfc>
 8001ac6:	e7ae      	b.n	8001a26 <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ac8:	4a42      	ldr	r2, [pc, #264]	@ (8001bd4 <HAL_ADC_IRQHandler+0x248>)
 8001aca:	e76e      	b.n	80019aa <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001acc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001ace:	b17a      	cbz	r2, 8001af0 <HAL_ADC_IRQHandler+0x164>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001ad0:	2f00      	cmp	r7, #0
 8001ad2:	d075      	beq.n	8001bc0 <HAL_ADC_IRQHandler+0x234>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001ad4:	4a3c      	ldr	r2, [pc, #240]	@ (8001bc8 <HAL_ADC_IRQHandler+0x23c>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	f000 8087 	beq.w	8001bea <HAL_ADC_IRQHandler+0x25e>
 8001adc:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	f000 8082 	beq.w	8001bea <HAL_ADC_IRQHandler+0x25e>
 8001ae6:	4a39      	ldr	r2, [pc, #228]	@ (8001bcc <HAL_ADC_IRQHandler+0x240>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001ae8:	6892      	ldr	r2, [r2, #8]
 8001aea:	f412 4f40 	tst.w	r2, #49152	@ 0xc000
 8001aee:	d00b      	beq.n	8001b08 <HAL_ADC_IRQHandler+0x17c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001af0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      HAL_ADC_ErrorCallback(hadc);
 8001af2:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001af4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001af8:	6563      	str	r3, [r4, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001afa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001afc:	f043 0302 	orr.w	r3, r3, #2
 8001b00:	65a3      	str	r3, [r4, #88]	@ 0x58
      HAL_ADC_ErrorCallback(hadc);
 8001b02:	f7ff ff41 	bl	8001988 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001b06:	6823      	ldr	r3, [r4, #0]
 8001b08:	2210      	movs	r2, #16
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	e7cc      	b.n	8001aa8 <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b0e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001b10:	06d8      	lsls	r0, r3, #27
 8001b12:	d403      	bmi.n	8001b1c <HAL_ADC_IRQHandler+0x190>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001b14:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001b16:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b1a:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001b1c:	4620      	mov	r0, r4
 8001b1e:	f000 fdf7 	bl	8002710 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001b22:	6823      	ldr	r3, [r4, #0]
 8001b24:	2202      	movs	r2, #2
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	e747      	b.n	80019ba <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001b2a:	21c1      	movs	r1, #193	@ 0xc1
 8001b2c:	40f9      	lsrs	r1, r7
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001b2e:	07c9      	lsls	r1, r1, #31
 8001b30:	d487      	bmi.n	8001a42 <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001b32:	4925      	ldr	r1, [pc, #148]	@ (8001bc8 <HAL_ADC_IRQHandler+0x23c>)
 8001b34:	68c9      	ldr	r1, [r1, #12]
 8001b36:	e785      	b.n	8001a44 <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001b38:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001b3a:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001b3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b40:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001b42:	f000 fde3 	bl	800270c <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001b46:	6823      	ldr	r3, [r4, #0]
 8001b48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	e7a7      	b.n	8001aa0 <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001b50:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001b52:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001b54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b58:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001b5a:	f7ff ff13 	bl	8001984 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001b5e:	6823      	ldr	r3, [r4, #0]
 8001b60:	2280      	movs	r2, #128	@ 0x80
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	e794      	b.n	8001a90 <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001b66:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001b68:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001b6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b6e:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001b70:	f000 fdca 	bl	8002708 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001b74:	6823      	ldr	r3, [r4, #0]
 8001b76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	e78c      	b.n	8001a98 <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001b7e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001b80:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001b84:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001b86:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001b8a:	6562      	str	r2, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001b8c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001b8e:	f042 0208 	orr.w	r2, r2, #8
 8001b92:	65a2      	str	r2, [r4, #88]	@ 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001b94:	6019      	str	r1, [r3, #0]
}
 8001b96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001b9a:	f000 bdb3 	b.w	8002704 <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001b9e:	f400 6040 	and.w	r0, r0, #3072	@ 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001ba2:	f401 5200 	and.w	r2, r1, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001ba6:	4302      	orrs	r2, r0
 8001ba8:	f47f af68 	bne.w	8001a7c <HAL_ADC_IRQHandler+0xf0>
 8001bac:	e74e      	b.n	8001a4c <HAL_ADC_IRQHandler+0xc0>
 8001bae:	f240 2221 	movw	r2, #545	@ 0x221
 8001bb2:	40fa      	lsrs	r2, r7
 8001bb4:	07d0      	lsls	r0, r2, #31
 8001bb6:	f53f af13 	bmi.w	80019e0 <HAL_ADC_IRQHandler+0x54>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001bba:	4a03      	ldr	r2, [pc, #12]	@ (8001bc8 <HAL_ADC_IRQHandler+0x23c>)
 8001bbc:	68d2      	ldr	r2, [r2, #12]
 8001bbe:	e710      	b.n	80019e2 <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8001bc0:	68da      	ldr	r2, [r3, #12]
 8001bc2:	0790      	lsls	r0, r2, #30
 8001bc4:	d0a0      	beq.n	8001b08 <HAL_ADC_IRQHandler+0x17c>
 8001bc6:	e793      	b.n	8001af0 <HAL_ADC_IRQHandler+0x164>
 8001bc8:	40022000 	.word	0x40022000
 8001bcc:	58026300 	.word	0x58026300
 8001bd0:	40022100 	.word	0x40022100
 8001bd4:	40022300 	.word	0x40022300
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bd8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001bda:	f043 0310 	orr.w	r3, r3, #16
 8001bde:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001be0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001be2:	f043 0301 	orr.w	r3, r3, #1
 8001be6:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001be8:	e713      	b.n	8001a12 <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001bea:	4a05      	ldr	r2, [pc, #20]	@ (8001c00 <HAL_ADC_IRQHandler+0x274>)
 8001bec:	e77c      	b.n	8001ae8 <HAL_ADC_IRQHandler+0x15c>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bee:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001bf0:	f043 0310 	orr.w	r3, r3, #16
 8001bf4:	6563      	str	r3, [r4, #84]	@ 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bf6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001bfe:	e73d      	b.n	8001a7c <HAL_ADC_IRQHandler+0xf0>
 8001c00:	40022300 	.word	0x40022300

08001c04 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c04:	6b83      	ldr	r3, [r0, #56]	@ 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001c06:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001c08:	f012 0f50 	tst.w	r2, #80	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
{
 8001c0e:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001c10:	d11d      	bne.n	8001c4e <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001c12:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c18:	655a      	str	r2, [r3, #84]	@ 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001c1a:	680a      	ldr	r2, [r1, #0]
 8001c1c:	f012 0f08 	tst.w	r2, #8
 8001c20:	68ca      	ldr	r2, [r1, #12]
 8001c22:	d01b      	beq.n	8001c5c <ADC_DMAConvCplt+0x58>
 8001c24:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8001c28:	d10d      	bne.n	8001c46 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8001c2a:	68ca      	ldr	r2, [r1, #12]
 8001c2c:	0494      	lsls	r4, r2, #18
 8001c2e:	d40a      	bmi.n	8001c46 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c30:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001c32:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c36:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001c38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001c3a:	04d1      	lsls	r1, r2, #19
 8001c3c:	d403      	bmi.n	8001c46 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c3e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001c40:	f042 0201 	orr.w	r2, r2, #1
 8001c44:	655a      	str	r2, [r3, #84]	@ 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7fe feaa 	bl	80009a0 <HAL_ADC_ConvCpltCallback>
}
 8001c4c:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001c4e:	06d2      	lsls	r2, r2, #27
 8001c50:	d40a      	bmi.n	8001c68 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001c52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001c54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c5a:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8001c5c:	0790      	lsls	r0, r2, #30
 8001c5e:	d0e7      	beq.n	8001c30 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7fe fe9d 	bl	80009a0 <HAL_ADC_ConvCpltCallback>
 8001c66:	e7f1      	b.n	8001c4c <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7ff fe8d 	bl	8001988 <HAL_ADC_ErrorCallback>
}
 8001c6e:	bd10      	pop	{r4, pc}

08001c70 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c70:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8001c72:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001c74:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001c76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c7a:	6543      	str	r3, [r0, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001c7c:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001c7e:	f043 0304 	orr.w	r3, r3, #4
 8001c82:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001c84:	f7ff fe80 	bl	8001988 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c88:	bd08      	pop	{r3, pc}
 8001c8a:	bf00      	nop

08001c8c <HAL_ADC_ConfigChannel>:
{
 8001c8c:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 8001c8e:	2200      	movs	r2, #0
{
 8001c90:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8001c92:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001c94:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
 8001c98:	2a01      	cmp	r2, #1
 8001c9a:	f000 80ef 	beq.w	8001e7c <HAL_ADC_ConfigChannel+0x1f0>
 8001c9e:	2401      	movs	r4, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ca0:	6802      	ldr	r2, [r0, #0]
 8001ca2:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8001ca4:	f880 4050 	strb.w	r4, [r0, #80]	@ 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ca8:	6890      	ldr	r0, [r2, #8]
 8001caa:	0745      	lsls	r5, r0, #29
 8001cac:	d509      	bpl.n	8001cc2 <HAL_ADC_ConfigChannel+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cae:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8001cb0:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cb2:	f042 0220 	orr.w	r2, r2, #32
 8001cb6:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 8001cb8:	2200      	movs	r2, #0
 8001cba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 8001cbe:	b002      	add	sp, #8
 8001cc0:	bd70      	pop	{r4, r5, r6, pc}
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001cc2:	680d      	ldr	r5, [r1, #0]
 8001cc4:	2d00      	cmp	r5, #0
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001cc6:	ea4f 6095 	mov.w	r0, r5, lsr #26
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001cca:	db0d      	blt.n	8001ce8 <HAL_ADC_ConfigChannel+0x5c>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001ccc:	f3c5 0613 	ubfx	r6, r5, #0, #20
 8001cd0:	2e00      	cmp	r6, #0
 8001cd2:	f000 80c1 	beq.w	8001e58 <HAL_ADC_ConfigChannel+0x1cc>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd6:	fa95 f5a5 	rbit	r5, r5
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001cda:	b115      	cbz	r5, 8001ce2 <HAL_ADC_ConfigChannel+0x56>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8001cdc:	fab5 f585 	clz	r5, r5
 8001ce0:	40ac      	lsls	r4, r5
 8001ce2:	69d5      	ldr	r5, [r2, #28]
 8001ce4:	432c      	orrs	r4, r5
 8001ce6:	61d4      	str	r4, [r2, #28]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001ce8:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 8001cea:	f04f 0c1f 	mov.w	ip, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001cee:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8001cf2:	f000 001f 	and.w	r0, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001cf6:	09a5      	lsrs	r5, r4, #6
  MODIFY_REG(*preg,
 8001cf8:	ea04 040c 	and.w	r4, r4, ip
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001cfc:	f005 050c 	and.w	r5, r5, #12
  MODIFY_REG(*preg,
 8001d00:	fa0c fc04 	lsl.w	ip, ip, r4
 8001d04:	40a0      	lsls	r0, r4
 8001d06:	f85e 4005 	ldr.w	r4, [lr, r5]
 8001d0a:	ea24 0c0c 	bic.w	ip, r4, ip
 8001d0e:	ea4c 0000 	orr.w	r0, ip, r0
 8001d12:	f84e 0005 	str.w	r0, [lr, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d16:	6890      	ldr	r0, [r2, #8]
 8001d18:	f010 0f04 	tst.w	r0, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001d1c:	6890      	ldr	r0, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d1e:	d101      	bne.n	8001d24 <HAL_ADC_ConfigChannel+0x98>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001d20:	0700      	lsls	r0, r0, #28
 8001d22:	d542      	bpl.n	8001daa <HAL_ADC_ConfigChannel+0x11e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d24:	6890      	ldr	r0, [r2, #8]
 8001d26:	07c6      	lsls	r6, r0, #31
 8001d28:	d43d      	bmi.n	8001da6 <HAL_ADC_ConfigChannel+0x11a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001d2a:	68cd      	ldr	r5, [r1, #12]
 8001d2c:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8001d2e:	f005 0618 	and.w	r6, r5, #24
 8001d32:	48a9      	ldr	r0, [pc, #676]	@ (8001fd8 <HAL_ADC_ConfigChannel+0x34c>)
 8001d34:	f8d2 10c0 	ldr.w	r1, [r2, #192]	@ 0xc0
 8001d38:	40f0      	lsrs	r0, r6
 8001d3a:	f3c4 0613 	ubfx	r6, r4, #0, #20
 8001d3e:	4020      	ands	r0, r4
 8001d40:	ea21 0106 	bic.w	r1, r1, r6
 8001d44:	4301      	orrs	r1, r0
 8001d46:	f8c2 10c0 	str.w	r1, [r2, #192]	@ 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001d4a:	49a4      	ldr	r1, [pc, #656]	@ (8001fdc <HAL_ADC_ConfigChannel+0x350>)
 8001d4c:	428d      	cmp	r5, r1
 8001d4e:	f000 808a 	beq.w	8001e66 <HAL_ADC_ConfigChannel+0x1da>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001d52:	2c00      	cmp	r4, #0
 8001d54:	da27      	bge.n	8001da6 <HAL_ADC_ConfigChannel+0x11a>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d56:	49a2      	ldr	r1, [pc, #648]	@ (8001fe0 <HAL_ADC_ConfigChannel+0x354>)
 8001d58:	428a      	cmp	r2, r1
 8001d5a:	f000 80bd 	beq.w	8001ed8 <HAL_ADC_ConfigChannel+0x24c>
 8001d5e:	f501 7180 	add.w	r1, r1, #256	@ 0x100
 8001d62:	428a      	cmp	r2, r1
 8001d64:	f000 80b8 	beq.w	8001ed8 <HAL_ADC_ConfigChannel+0x24c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d68:	489e      	ldr	r0, [pc, #632]	@ (8001fe4 <HAL_ADC_ConfigChannel+0x358>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d6a:	499f      	ldr	r1, [pc, #636]	@ (8001fe8 <HAL_ADC_ConfigChannel+0x35c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d6c:	6886      	ldr	r6, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d6e:	688d      	ldr	r5, [r1, #8]
 8001d70:	07ed      	lsls	r5, r5, #31
 8001d72:	d49c      	bmi.n	8001cae <HAL_ADC_ConfigChannel+0x22>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001d74:	4d9d      	ldr	r5, [pc, #628]	@ (8001fec <HAL_ADC_ConfigChannel+0x360>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d76:	f006 7ce0 	and.w	ip, r6, #29360128	@ 0x1c00000
 8001d7a:	42ac      	cmp	r4, r5
 8001d7c:	f000 8156 	beq.w	800202c <HAL_ADC_ConfigChannel+0x3a0>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001d80:	4d9b      	ldr	r5, [pc, #620]	@ (8001ff0 <HAL_ADC_ConfigChannel+0x364>)
 8001d82:	42ac      	cmp	r4, r5
 8001d84:	f000 8118 	beq.w	8001fb8 <HAL_ADC_ConfigChannel+0x32c>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001d88:	4d9a      	ldr	r5, [pc, #616]	@ (8001ff4 <HAL_ADC_ConfigChannel+0x368>)
 8001d8a:	42ac      	cmp	r4, r5
 8001d8c:	d10b      	bne.n	8001da6 <HAL_ADC_ConfigChannel+0x11a>
            if (ADC_VREFINT_INSTANCE(hadc))
 8001d8e:	0274      	lsls	r4, r6, #9
 8001d90:	d409      	bmi.n	8001da6 <HAL_ADC_ConfigChannel+0x11a>
 8001d92:	428a      	cmp	r2, r1
 8001d94:	d107      	bne.n	8001da6 <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d96:	6882      	ldr	r2, [r0, #8]
 8001d98:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8001d9c:	ea42 020c 	orr.w	r2, r2, ip
 8001da0:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001da4:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001da6:	2000      	movs	r0, #0
 8001da8:	e786      	b.n	8001cb8 <HAL_ADC_ConfigChannel+0x2c>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001daa:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001dac:	f102 0c14 	add.w	ip, r2, #20
  MODIFY_REG(*preg,
 8001db0:	f04f 0e07 	mov.w	lr, #7
 8001db4:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001db6:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 8001db8:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001dbc:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8001dc0:	fa0e fe04 	lsl.w	lr, lr, r4
 8001dc4:	fa06 f404 	lsl.w	r4, r6, r4
 8001dc8:	f85c 0005 	ldr.w	r0, [ip, r5]
 8001dcc:	ea20 000e 	bic.w	r0, r0, lr
 8001dd0:	4320      	orrs	r0, r4
 8001dd2:	f84c 0005 	str.w	r0, [ip, r5]
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001dd6:	4888      	ldr	r0, [pc, #544]	@ (8001ff8 <HAL_ADC_ConfigChannel+0x36c>)
 8001dd8:	694d      	ldr	r5, [r1, #20]
 8001dda:	6800      	ldr	r0, [r0, #0]
 8001ddc:	f000 4070 	and.w	r0, r0, #4026531840	@ 0xf0000000
 8001de0:	f1b0 5f80 	cmp.w	r0, #268435456	@ 0x10000000
 8001de4:	68d0      	ldr	r0, [r2, #12]
 8001de6:	d039      	beq.n	8001e5c <HAL_ADC_ConfigChannel+0x1d0>
 8001de8:	f010 0f10 	tst.w	r0, #16
 8001dec:	68d0      	ldr	r0, [r2, #12]
 8001dee:	d035      	beq.n	8001e5c <HAL_ADC_ConfigChannel+0x1d0>
 8001df0:	0840      	lsrs	r0, r0, #1
 8001df2:	f000 0008 	and.w	r0, r0, #8
 8001df6:	4085      	lsls	r5, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001df8:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001dfa:	6808      	ldr	r0, [r1, #0]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001dfc:	2e04      	cmp	r6, #4
 8001dfe:	d040      	beq.n	8001e82 <HAL_ADC_ConfigChannel+0x1f6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e00:	f102 0c60 	add.w	ip, r2, #96	@ 0x60
    MODIFY_REG(*preg,
 8001e04:	f000 44f8 	and.w	r4, r0, #2080374784	@ 0x7c000000
 8001e08:	f85c 0026 	ldr.w	r0, [ip, r6, lsl #2]
 8001e0c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8001e10:	4320      	orrs	r0, r4
 8001e12:	4328      	orrs	r0, r5
 8001e14:	f84c 0026 	str.w	r0, [ip, r6, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001e18:	7e4c      	ldrb	r4, [r1, #25]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e1a:	690d      	ldr	r5, [r1, #16]
 8001e1c:	f1a4 0401 	sub.w	r4, r4, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001e20:	f85c 0025 	ldr.w	r0, [ip, r5, lsl #2]
 8001e24:	fab4 f484 	clz	r4, r4
 8001e28:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001e2c:	0964      	lsrs	r4, r4, #5
 8001e2e:	ea40 70c4 	orr.w	r0, r0, r4, lsl #31
 8001e32:	f84c 0025 	str.w	r0, [ip, r5, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001e36:	7e08      	ldrb	r0, [r1, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001e38:	690d      	ldr	r5, [r1, #16]
 8001e3a:	f1a0 0001 	sub.w	r0, r0, #1
 8001e3e:	6914      	ldr	r4, [r2, #16]
 8001e40:	f005 051f 	and.w	r5, r5, #31
 8001e44:	fab0 f080 	clz	r0, r0
 8001e48:	f424 44f0 	bic.w	r4, r4, #30720	@ 0x7800
 8001e4c:	0940      	lsrs	r0, r0, #5
 8001e4e:	02c0      	lsls	r0, r0, #11
 8001e50:	40a8      	lsls	r0, r5
 8001e52:	4320      	orrs	r0, r4
 8001e54:	6110      	str	r0, [r2, #16]
}
 8001e56:	e765      	b.n	8001d24 <HAL_ADC_ConfigChannel+0x98>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001e58:	4084      	lsls	r4, r0
 8001e5a:	e742      	b.n	8001ce2 <HAL_ADC_ConfigChannel+0x56>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001e5c:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8001e60:	0040      	lsls	r0, r0, #1
 8001e62:	4085      	lsls	r5, r0
 8001e64:	e7c8      	b.n	8001df8 <HAL_ADC_ConfigChannel+0x16c>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001e66:	495e      	ldr	r1, [pc, #376]	@ (8001fe0 <HAL_ADC_ConfigChannel+0x354>)
 8001e68:	428a      	cmp	r2, r1
 8001e6a:	d07a      	beq.n	8001f62 <HAL_ADC_ConfigChannel+0x2d6>
 8001e6c:	4963      	ldr	r1, [pc, #396]	@ (8001ffc <HAL_ADC_ConfigChannel+0x370>)
 8001e6e:	428a      	cmp	r2, r1
 8001e70:	d040      	beq.n	8001ef4 <HAL_ADC_ConfigChannel+0x268>
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001e72:	69d1      	ldr	r1, [r2, #28]
 8001e74:	f041 0101 	orr.w	r1, r1, #1
 8001e78:	61d1      	str	r1, [r2, #28]
}
 8001e7a:	e76a      	b.n	8001d52 <HAL_ADC_ConfigChannel+0xc6>
  __HAL_LOCK(hadc);
 8001e7c:	2002      	movs	r0, #2
}
 8001e7e:	b002      	add	sp, #8
 8001e80:	bd70      	pop	{r4, r5, r6, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e82:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 8001e84:	0684      	lsls	r4, r0, #26
 8001e86:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
 8001e8a:	ebb5 6f80 	cmp.w	r5, r0, lsl #26
 8001e8e:	d014      	beq.n	8001eba <HAL_ADC_ConfigChannel+0x22e>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e90:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8001e92:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8001e96:	4284      	cmp	r4, r0
 8001e98:	d019      	beq.n	8001ece <HAL_ADC_ConfigChannel+0x242>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e9a:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8001e9c:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8001ea0:	4284      	cmp	r4, r0
 8001ea2:	d00f      	beq.n	8001ec4 <HAL_ADC_ConfigChannel+0x238>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ea4:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 8001ea6:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8001eaa:	4284      	cmp	r4, r0
 8001eac:	f47f af3a 	bne.w	8001d24 <HAL_ADC_ConfigChannel+0x98>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001eb0:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 8001eb2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001eb6:	66d0      	str	r0, [r2, #108]	@ 0x6c
 8001eb8:	e734      	b.n	8001d24 <HAL_ADC_ConfigChannel+0x98>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001eba:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8001ebc:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001ec0:	6610      	str	r0, [r2, #96]	@ 0x60
 8001ec2:	e7e5      	b.n	8001e90 <HAL_ADC_ConfigChannel+0x204>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001ec4:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8001ec6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001eca:	6690      	str	r0, [r2, #104]	@ 0x68
 8001ecc:	e7ea      	b.n	8001ea4 <HAL_ADC_ConfigChannel+0x218>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001ece:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8001ed0:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001ed4:	6650      	str	r0, [r2, #100]	@ 0x64
 8001ed6:	e7e0      	b.n	8001e9a <HAL_ADC_ConfigChannel+0x20e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001ed8:	4949      	ldr	r1, [pc, #292]	@ (8002000 <HAL_ADC_ConfigChannel+0x374>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001eda:	4a41      	ldr	r2, [pc, #260]	@ (8001fe0 <HAL_ADC_ConfigChannel+0x354>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001edc:	6889      	ldr	r1, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ede:	6892      	ldr	r2, [r2, #8]
 8001ee0:	f012 0f01 	tst.w	r2, #1
 8001ee4:	4a45      	ldr	r2, [pc, #276]	@ (8001ffc <HAL_ADC_ConfigChannel+0x370>)
 8001ee6:	6892      	ldr	r2, [r2, #8]
 8001ee8:	f47f aee1 	bne.w	8001cae <HAL_ADC_ConfigChannel+0x22>
 8001eec:	07d2      	lsls	r2, r2, #31
 8001eee:	f53f aede 	bmi.w	8001cae <HAL_ADC_ConfigChannel+0x22>
 8001ef2:	e758      	b.n	8001da6 <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001ef4:	4943      	ldr	r1, [pc, #268]	@ (8002004 <HAL_ADC_ConfigChannel+0x378>)
 8001ef6:	428c      	cmp	r4, r1
 8001ef8:	d058      	beq.n	8001fac <HAL_ADC_ConfigChannel+0x320>
 8001efa:	4943      	ldr	r1, [pc, #268]	@ (8002008 <HAL_ADC_ConfigChannel+0x37c>)
 8001efc:	428c      	cmp	r4, r1
 8001efe:	d057      	beq.n	8001fb0 <HAL_ADC_ConfigChannel+0x324>
 8001f00:	4942      	ldr	r1, [pc, #264]	@ (800200c <HAL_ADC_ConfigChannel+0x380>)
 8001f02:	428c      	cmp	r4, r1
 8001f04:	f000 80b5 	beq.w	8002072 <HAL_ADC_ConfigChannel+0x3e6>
 8001f08:	4941      	ldr	r1, [pc, #260]	@ (8002010 <HAL_ADC_ConfigChannel+0x384>)
 8001f0a:	428c      	cmp	r4, r1
 8001f0c:	f000 80b3 	beq.w	8002076 <HAL_ADC_ConfigChannel+0x3ea>
 8001f10:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8001f14:	3110      	adds	r1, #16
 8001f16:	428c      	cmp	r4, r1
 8001f18:	f000 80af 	beq.w	800207a <HAL_ADC_ConfigChannel+0x3ee>
 8001f1c:	493d      	ldr	r1, [pc, #244]	@ (8002014 <HAL_ADC_ConfigChannel+0x388>)
 8001f1e:	428c      	cmp	r4, r1
 8001f20:	f000 80ad 	beq.w	800207e <HAL_ADC_ConfigChannel+0x3f2>
 8001f24:	f101 2104 	add.w	r1, r1, #67109888	@ 0x4000400
 8001f28:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8001f2c:	428c      	cmp	r4, r1
 8001f2e:	f000 80a8 	beq.w	8002082 <HAL_ADC_ConfigChannel+0x3f6>
 8001f32:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8001f36:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001f3a:	428c      	cmp	r4, r1
 8001f3c:	f000 80a3 	beq.w	8002086 <HAL_ADC_ConfigChannel+0x3fa>
 8001f40:	4935      	ldr	r1, [pc, #212]	@ (8002018 <HAL_ADC_ConfigChannel+0x38c>)
 8001f42:	428c      	cmp	r4, r1
 8001f44:	d195      	bne.n	8001e72 <HAL_ADC_ConfigChannel+0x1e6>
 8001f46:	4935      	ldr	r1, [pc, #212]	@ (800201c <HAL_ADC_ConfigChannel+0x390>)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f48:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8001f4c:	2900      	cmp	r1, #0
 8001f4e:	d031      	beq.n	8001fb4 <HAL_ADC_ConfigChannel+0x328>
  return __builtin_clz(value);
 8001f50:	fab1 f181 	clz	r1, r1
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001f54:	2001      	movs	r0, #1
 8001f56:	fa00 f101 	lsl.w	r1, r0, r1
 8001f5a:	69d0      	ldr	r0, [r2, #28]
 8001f5c:	4301      	orrs	r1, r0
 8001f5e:	61d1      	str	r1, [r2, #28]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001f60:	e721      	b.n	8001da6 <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001f62:	4928      	ldr	r1, [pc, #160]	@ (8002004 <HAL_ADC_ConfigChannel+0x378>)
 8001f64:	428c      	cmp	r4, r1
 8001f66:	d021      	beq.n	8001fac <HAL_ADC_ConfigChannel+0x320>
 8001f68:	4927      	ldr	r1, [pc, #156]	@ (8002008 <HAL_ADC_ConfigChannel+0x37c>)
 8001f6a:	428c      	cmp	r4, r1
 8001f6c:	d020      	beq.n	8001fb0 <HAL_ADC_ConfigChannel+0x324>
 8001f6e:	4927      	ldr	r1, [pc, #156]	@ (800200c <HAL_ADC_ConfigChannel+0x380>)
 8001f70:	428c      	cmp	r4, r1
 8001f72:	d07e      	beq.n	8002072 <HAL_ADC_ConfigChannel+0x3e6>
 8001f74:	4926      	ldr	r1, [pc, #152]	@ (8002010 <HAL_ADC_ConfigChannel+0x384>)
 8001f76:	428c      	cmp	r4, r1
 8001f78:	d07d      	beq.n	8002076 <HAL_ADC_ConfigChannel+0x3ea>
 8001f7a:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8001f7e:	3110      	adds	r1, #16
 8001f80:	428c      	cmp	r4, r1
 8001f82:	d07a      	beq.n	800207a <HAL_ADC_ConfigChannel+0x3ee>
 8001f84:	4923      	ldr	r1, [pc, #140]	@ (8002014 <HAL_ADC_ConfigChannel+0x388>)
 8001f86:	428c      	cmp	r4, r1
 8001f88:	d079      	beq.n	800207e <HAL_ADC_ConfigChannel+0x3f2>
 8001f8a:	f101 2104 	add.w	r1, r1, #67109888	@ 0x4000400
 8001f8e:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8001f92:	428c      	cmp	r4, r1
 8001f94:	d075      	beq.n	8002082 <HAL_ADC_ConfigChannel+0x3f6>
 8001f96:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8001f9a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001f9e:	428c      	cmp	r4, r1
 8001fa0:	d071      	beq.n	8002086 <HAL_ADC_ConfigChannel+0x3fa>
 8001fa2:	491f      	ldr	r1, [pc, #124]	@ (8002020 <HAL_ADC_ConfigChannel+0x394>)
 8001fa4:	428c      	cmp	r4, r1
 8001fa6:	d1cb      	bne.n	8001f40 <HAL_ADC_ConfigChannel+0x2b4>
 8001fa8:	491e      	ldr	r1, [pc, #120]	@ (8002024 <HAL_ADC_ConfigChannel+0x398>)
 8001faa:	e7cd      	b.n	8001f48 <HAL_ADC_ConfigChannel+0x2bc>
 8001fac:	2101      	movs	r1, #1
 8001fae:	e7cb      	b.n	8001f48 <HAL_ADC_ConfigChannel+0x2bc>
 8001fb0:	491d      	ldr	r1, [pc, #116]	@ (8002028 <HAL_ADC_ConfigChannel+0x39c>)
 8001fb2:	e7c9      	b.n	8001f48 <HAL_ADC_ConfigChannel+0x2bc>
 8001fb4:	2101      	movs	r1, #1
 8001fb6:	e7d0      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x2ce>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fb8:	01f5      	lsls	r5, r6, #7
 8001fba:	f53f aef4 	bmi.w	8001da6 <HAL_ADC_ConfigChannel+0x11a>
 8001fbe:	428a      	cmp	r2, r1
 8001fc0:	f47f aef1 	bne.w	8001da6 <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001fc4:	6882      	ldr	r2, [r0, #8]
 8001fc6:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8001fca:	ea42 020c 	orr.w	r2, r2, ip
 8001fce:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8001fd2:	6082      	str	r2, [r0, #8]
}
 8001fd4:	e6e7      	b.n	8001da6 <HAL_ADC_ConfigChannel+0x11a>
 8001fd6:	bf00      	nop
 8001fd8:	000fffff 	.word	0x000fffff
 8001fdc:	47ff0000 	.word	0x47ff0000
 8001fe0:	40022000 	.word	0x40022000
 8001fe4:	58026300 	.word	0x58026300
 8001fe8:	58026000 	.word	0x58026000
 8001fec:	cb840000 	.word	0xcb840000
 8001ff0:	c7520000 	.word	0xc7520000
 8001ff4:	cfb80000 	.word	0xcfb80000
 8001ff8:	5c001000 	.word	0x5c001000
 8001ffc:	40022100 	.word	0x40022100
 8002000:	40022300 	.word	0x40022300
 8002004:	04300002 	.word	0x04300002
 8002008:	08600004 	.word	0x08600004
 800200c:	0c900008 	.word	0x0c900008
 8002010:	10c00010 	.word	0x10c00010
 8002014:	2a000400 	.word	0x2a000400
 8002018:	4b840000 	.word	0x4b840000
 800201c:	4fb80000 	.word	0x4fb80000
 8002020:	43210000 	.word	0x43210000
 8002024:	47520000 	.word	0x47520000
 8002028:	19200040 	.word	0x19200040
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800202c:	0236      	lsls	r6, r6, #8
 800202e:	f53f aeba 	bmi.w	8001da6 <HAL_ADC_ConfigChannel+0x11a>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002032:	428a      	cmp	r2, r1
 8002034:	f47f aeb7 	bne.w	8001da6 <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002038:	6882      	ldr	r2, [r0, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800203a:	4914      	ldr	r1, [pc, #80]	@ (800208c <HAL_ADC_ConfigChannel+0x400>)
 800203c:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002040:	ea42 020c 	orr.w	r2, r2, ip
 8002044:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002048:	6082      	str	r2, [r0, #8]
 800204a:	680a      	ldr	r2, [r1, #0]
 800204c:	4910      	ldr	r1, [pc, #64]	@ (8002090 <HAL_ADC_ConfigChannel+0x404>)
 800204e:	0992      	lsrs	r2, r2, #6
 8002050:	fba1 1202 	umull	r1, r2, r1, r2
 8002054:	0992      	lsrs	r2, r2, #6
 8002056:	3201      	adds	r2, #1
 8002058:	0052      	lsls	r2, r2, #1
 800205a:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 800205c:	9a01      	ldr	r2, [sp, #4]
 800205e:	2a00      	cmp	r2, #0
 8002060:	f43f aea1 	beq.w	8001da6 <HAL_ADC_ConfigChannel+0x11a>
                wait_loop_index--;
 8002064:	9a01      	ldr	r2, [sp, #4]
 8002066:	3a01      	subs	r2, #1
 8002068:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 800206a:	9a01      	ldr	r2, [sp, #4]
 800206c:	2a00      	cmp	r2, #0
 800206e:	d1f9      	bne.n	8002064 <HAL_ADC_ConfigChannel+0x3d8>
 8002070:	e699      	b.n	8001da6 <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002072:	4908      	ldr	r1, [pc, #32]	@ (8002094 <HAL_ADC_ConfigChannel+0x408>)
 8002074:	e768      	b.n	8001f48 <HAL_ADC_ConfigChannel+0x2bc>
 8002076:	4908      	ldr	r1, [pc, #32]	@ (8002098 <HAL_ADC_ConfigChannel+0x40c>)
 8002078:	e766      	b.n	8001f48 <HAL_ADC_ConfigChannel+0x2bc>
 800207a:	4908      	ldr	r1, [pc, #32]	@ (800209c <HAL_ADC_ConfigChannel+0x410>)
 800207c:	e764      	b.n	8001f48 <HAL_ADC_ConfigChannel+0x2bc>
 800207e:	4908      	ldr	r1, [pc, #32]	@ (80020a0 <HAL_ADC_ConfigChannel+0x414>)
 8002080:	e762      	b.n	8001f48 <HAL_ADC_ConfigChannel+0x2bc>
 8002082:	4908      	ldr	r1, [pc, #32]	@ (80020a4 <HAL_ADC_ConfigChannel+0x418>)
 8002084:	e760      	b.n	8001f48 <HAL_ADC_ConfigChannel+0x2bc>
 8002086:	4908      	ldr	r1, [pc, #32]	@ (80020a8 <HAL_ADC_ConfigChannel+0x41c>)
 8002088:	e75e      	b.n	8001f48 <HAL_ADC_ConfigChannel+0x2bc>
 800208a:	bf00      	nop
 800208c:	24000004 	.word	0x24000004
 8002090:	053e2d63 	.word	0x053e2d63
 8002094:	1d500080 	.word	0x1d500080
 8002098:	21800100 	.word	0x21800100
 800209c:	25b00200 	.word	0x25b00200
 80020a0:	2e300800 	.word	0x2e300800
 80020a4:	32601000 	.word	0x32601000
 80020a8:	36902000 	.word	0x36902000

080020ac <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020ac:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020ae:	689a      	ldr	r2, [r3, #8]
 80020b0:	07d1      	lsls	r1, r2, #31
 80020b2:	d501      	bpl.n	80020b8 <ADC_Enable+0xc>
  return HAL_OK;
 80020b4:	2000      	movs	r0, #0
}
 80020b6:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80020b8:	6899      	ldr	r1, [r3, #8]
 80020ba:	4a23      	ldr	r2, [pc, #140]	@ (8002148 <ADC_Enable+0x9c>)
 80020bc:	4211      	tst	r1, r2
{
 80020be:	b570      	push	{r4, r5, r6, lr}
 80020c0:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80020c2:	d12f      	bne.n	8002124 <ADC_Enable+0x78>
  MODIFY_REG(ADCx->CR,
 80020c4:	6899      	ldr	r1, [r3, #8]
 80020c6:	4a21      	ldr	r2, [pc, #132]	@ (800214c <ADC_Enable+0xa0>)
 80020c8:	400a      	ands	r2, r1
 80020ca:	f042 0201 	orr.w	r2, r2, #1
 80020ce:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80020d0:	f7ff fc46 	bl	8001960 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020d4:	6823      	ldr	r3, [r4, #0]
 80020d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002150 <ADC_Enable+0xa4>)
    tickstart = HAL_GetTick();
 80020d8:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020da:	4293      	cmp	r3, r2
 80020dc:	d02c      	beq.n	8002138 <ADC_Enable+0x8c>
 80020de:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d028      	beq.n	8002138 <ADC_Enable+0x8c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80020e6:	f102 52c0 	add.w	r2, r2, #402653184	@ 0x18000000
 80020ea:	f502 4284 	add.w	r2, r2, #16896	@ 0x4200
 80020ee:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	07d2      	lsls	r2, r2, #31
 80020f4:	d414      	bmi.n	8002120 <ADC_Enable+0x74>
  MODIFY_REG(ADCx->CR,
 80020f6:	4e15      	ldr	r6, [pc, #84]	@ (800214c <ADC_Enable+0xa0>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020f8:	689a      	ldr	r2, [r3, #8]
 80020fa:	07d0      	lsls	r0, r2, #31
 80020fc:	d404      	bmi.n	8002108 <ADC_Enable+0x5c>
  MODIFY_REG(ADCx->CR,
 80020fe:	689a      	ldr	r2, [r3, #8]
 8002100:	4032      	ands	r2, r6
 8002102:	f042 0201 	orr.w	r2, r2, #1
 8002106:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002108:	f7ff fc2a 	bl	8001960 <HAL_GetTick>
 800210c:	1b43      	subs	r3, r0, r5
 800210e:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002110:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002112:	d902      	bls.n	800211a <ADC_Enable+0x6e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	07d1      	lsls	r1, r2, #31
 8002118:	d504      	bpl.n	8002124 <ADC_Enable+0x78>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	07d2      	lsls	r2, r2, #31
 800211e:	d5eb      	bpl.n	80020f8 <ADC_Enable+0x4c>
  return HAL_OK;
 8002120:	2000      	movs	r0, #0
}
 8002122:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002124:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 8002126:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002128:	f043 0310 	orr.w	r3, r3, #16
 800212c:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800212e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002130:	f043 0301 	orr.w	r3, r3, #1
 8002134:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 8002136:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002138:	4a06      	ldr	r2, [pc, #24]	@ (8002154 <ADC_Enable+0xa8>)
 800213a:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800213c:	06d6      	lsls	r6, r2, #27
 800213e:	d0d7      	beq.n	80020f0 <ADC_Enable+0x44>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002140:	4a05      	ldr	r2, [pc, #20]	@ (8002158 <ADC_Enable+0xac>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002142:	4293      	cmp	r3, r2
 8002144:	d1d4      	bne.n	80020f0 <ADC_Enable+0x44>
 8002146:	e7eb      	b.n	8002120 <ADC_Enable+0x74>
 8002148:	8000003f 	.word	0x8000003f
 800214c:	7fffffc0 	.word	0x7fffffc0
 8002150:	40022000 	.word	0x40022000
 8002154:	40022300 	.word	0x40022300
 8002158:	40022100 	.word	0x40022100

0800215c <HAL_ADC_Start_DMA>:
{
 800215c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002160:	4b3b      	ldr	r3, [pc, #236]	@ (8002250 <HAL_ADC_Start_DMA+0xf4>)
{
 8002162:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002164:	6800      	ldr	r0, [r0, #0]
{
 8002166:	460e      	mov	r6, r1
 8002168:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800216a:	4298      	cmp	r0, r3
 800216c:	d01c      	beq.n	80021a8 <HAL_ADC_Start_DMA+0x4c>
 800216e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002172:	4298      	cmp	r0, r3
 8002174:	d018      	beq.n	80021a8 <HAL_ADC_Start_DMA+0x4c>
 8002176:	4b37      	ldr	r3, [pc, #220]	@ (8002254 <HAL_ADC_Start_DMA+0xf8>)
 8002178:	689b      	ldr	r3, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800217a:	6885      	ldr	r5, [r0, #8]
 800217c:	f015 0504 	ands.w	r5, r5, #4
 8002180:	d118      	bne.n	80021b4 <HAL_ADC_Start_DMA+0x58>
    __HAL_LOCK(hadc);
 8002182:	f894 2050 	ldrb.w	r2, [r4, #80]	@ 0x50
 8002186:	2a01      	cmp	r2, #1
 8002188:	d014      	beq.n	80021b4 <HAL_ADC_Start_DMA+0x58>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800218a:	f003 081f 	and.w	r8, r3, #31
 800218e:	f240 2321 	movw	r3, #545	@ 0x221
 8002192:	2001      	movs	r0, #1
 8002194:	fa23 f308 	lsr.w	r3, r3, r8
 8002198:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800219c:	4003      	ands	r3, r0
 800219e:	d10c      	bne.n	80021ba <HAL_ADC_Start_DMA+0x5e>
      __HAL_UNLOCK(hadc);
 80021a0:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 80021a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021a8:	4b2b      	ldr	r3, [pc, #172]	@ (8002258 <HAL_ADC_Start_DMA+0xfc>)
 80021aa:	689b      	ldr	r3, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80021ac:	6885      	ldr	r5, [r0, #8]
 80021ae:	f015 0504 	ands.w	r5, r5, #4
 80021b2:	d0e6      	beq.n	8002182 <HAL_ADC_Start_DMA+0x26>
    __HAL_LOCK(hadc);
 80021b4:	2002      	movs	r0, #2
}
 80021b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(hadc);
 80021ba:	4620      	mov	r0, r4
 80021bc:	f7ff ff76 	bl	80020ac <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80021c0:	2800      	cmp	r0, #0
 80021c2:	d140      	bne.n	8002246 <HAL_ADC_Start_DMA+0xea>
        ADC_STATE_CLR_SET(hadc->State,
 80021c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80021c6:	4b25      	ldr	r3, [pc, #148]	@ (800225c <HAL_ADC_Start_DMA+0x100>)
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80021c8:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 80021ca:	4013      	ands	r3, r2
 80021cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021d0:	6563      	str	r3, [r4, #84]	@ 0x54
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021d2:	f1b8 0f00 	cmp.w	r8, #0
 80021d6:	d002      	beq.n	80021de <HAL_ADC_Start_DMA+0x82>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80021d8:	4b21      	ldr	r3, [pc, #132]	@ (8002260 <HAL_ADC_Start_DMA+0x104>)
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021da:	4299      	cmp	r1, r3
 80021dc:	d003      	beq.n	80021e6 <HAL_ADC_Start_DMA+0x8a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021de:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80021e0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80021e4:	6563      	str	r3, [r4, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80021e6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80021e8:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
 80021ec:	d02e      	beq.n	800224c <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80021ee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80021f0:	f023 0306 	bic.w	r3, r3, #6
 80021f4:	65a3      	str	r3, [r4, #88]	@ 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80021f6:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80021f8:	4632      	mov	r2, r6
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80021fa:	4d1a      	ldr	r5, [pc, #104]	@ (8002264 <HAL_ADC_Start_DMA+0x108>)
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80021fc:	463b      	mov	r3, r7
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 80021fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002200:	3140      	adds	r1, #64	@ 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002202:	63c5      	str	r5, [r0, #60]	@ 0x3c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002204:	4d18      	ldr	r5, [pc, #96]	@ (8002268 <HAL_ADC_Start_DMA+0x10c>)
 8002206:	6405      	str	r5, [r0, #64]	@ 0x40
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002208:	4d18      	ldr	r5, [pc, #96]	@ (800226c <HAL_ADC_Start_DMA+0x110>)
 800220a:	64c5      	str	r5, [r0, #76]	@ 0x4c
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800220c:	251c      	movs	r5, #28
 800220e:	f841 5c40 	str.w	r5, [r1, #-64]
        __HAL_UNLOCK(hadc);
 8002212:	2500      	movs	r5, #0
 8002214:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002218:	f851 5c3c 	ldr.w	r5, [r1, #-60]
 800221c:	f045 0510 	orr.w	r5, r5, #16
 8002220:	f841 5c3c 	str.w	r5, [r1, #-60]
 8002224:	f851 5c34 	ldr.w	r5, [r1, #-52]
 8002228:	f025 0503 	bic.w	r5, r5, #3
 800222c:	4335      	orrs	r5, r6
 800222e:	f841 5c34 	str.w	r5, [r1, #-52]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002232:	f001 f8bb 	bl	80033ac <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002236:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002238:	4b0d      	ldr	r3, [pc, #52]	@ (8002270 <HAL_ADC_Start_DMA+0x114>)
 800223a:	6891      	ldr	r1, [r2, #8]
 800223c:	400b      	ands	r3, r1
 800223e:	f043 0304 	orr.w	r3, r3, #4
 8002242:	6093      	str	r3, [r2, #8]
}
 8002244:	e7b7      	b.n	80021b6 <HAL_ADC_Start_DMA+0x5a>
        __HAL_UNLOCK(hadc);
 8002246:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
 800224a:	e7b4      	b.n	80021b6 <HAL_ADC_Start_DMA+0x5a>
          ADC_CLEAR_ERRORCODE(hadc);
 800224c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800224e:	e7d2      	b.n	80021f6 <HAL_ADC_Start_DMA+0x9a>
 8002250:	40022000 	.word	0x40022000
 8002254:	58026300 	.word	0x58026300
 8002258:	40022300 	.word	0x40022300
 800225c:	fffff0fe 	.word	0xfffff0fe
 8002260:	40022100 	.word	0x40022100
 8002264:	08001c05 	.word	0x08001c05
 8002268:	08001979 	.word	0x08001979
 800226c:	08001c71 	.word	0x08001c71
 8002270:	7fffffc0 	.word	0x7fffffc0

08002274 <ADC_Disable>:
{
 8002274:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002276:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	0795      	lsls	r5, r2, #30
 800227c:	d502      	bpl.n	8002284 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800227e:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8002280:	2000      	movs	r0, #0
}
 8002282:	bd38      	pop	{r3, r4, r5, pc}
 8002284:	689a      	ldr	r2, [r3, #8]
 8002286:	07d4      	lsls	r4, r2, #31
 8002288:	d5fa      	bpl.n	8002280 <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	4604      	mov	r4, r0
 800228e:	f002 020d 	and.w	r2, r2, #13
 8002292:	2a01      	cmp	r2, #1
 8002294:	d009      	beq.n	80022aa <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002296:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 8002298:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800229a:	f043 0310 	orr.w	r3, r3, #16
 800229e:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80022a2:	f043 0301 	orr.w	r3, r3, #1
 80022a6:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 80022a8:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 80022aa:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80022ac:	2103      	movs	r1, #3
 80022ae:	4a0d      	ldr	r2, [pc, #52]	@ (80022e4 <ADC_Disable+0x70>)
 80022b0:	4002      	ands	r2, r0
 80022b2:	f042 0202 	orr.w	r2, r2, #2
 80022b6:	609a      	str	r2, [r3, #8]
 80022b8:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 80022ba:	f7ff fb51 	bl	8001960 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022be:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80022c0:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	07d9      	lsls	r1, r3, #31
 80022c6:	d403      	bmi.n	80022d0 <ADC_Disable+0x5c>
 80022c8:	e7da      	b.n	8002280 <ADC_Disable+0xc>
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	07db      	lsls	r3, r3, #31
 80022ce:	d5d7      	bpl.n	8002280 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80022d0:	f7ff fb46 	bl	8001960 <HAL_GetTick>
 80022d4:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022d6:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80022d8:	2802      	cmp	r0, #2
 80022da:	d9f6      	bls.n	80022ca <ADC_Disable+0x56>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022dc:	689a      	ldr	r2, [r3, #8]
 80022de:	07d2      	lsls	r2, r2, #31
 80022e0:	d5f3      	bpl.n	80022ca <ADC_Disable+0x56>
 80022e2:	e7d8      	b.n	8002296 <ADC_Disable+0x22>
 80022e4:	7fffffc0 	.word	0x7fffffc0

080022e8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80022e8:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80022ea:	4a4f      	ldr	r2, [pc, #316]	@ (8002428 <ADC_ConfigureBoostMode+0x140>)
{
 80022ec:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80022ee:	6803      	ldr	r3, [r0, #0]
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d024      	beq.n	800233e <ADC_ConfigureBoostMode+0x56>
 80022f4:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d020      	beq.n	800233e <ADC_ConfigureBoostMode+0x56>
 80022fc:	4b4b      	ldr	r3, [pc, #300]	@ (800242c <ADC_ConfigureBoostMode+0x144>)
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 8002304:	d020      	beq.n	8002348 <ADC_ConfigureBoostMode+0x60>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002306:	f002 fcdd 	bl	8004cc4 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 800230a:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 800230c:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 800230e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002312:	d06d      	beq.n	80023f0 <ADC_ConfigureBoostMode+0x108>
 8002314:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002318:	d072      	beq.n	8002400 <ADC_ConfigureBoostMode+0x118>
 800231a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800231e:	d067      	beq.n	80023f0 <ADC_ConfigureBoostMode+0x108>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002320:	f7ff fb24 	bl	800196c <HAL_GetREVID>
 8002324:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002328:	4298      	cmp	r0, r3
 800232a:	d82d      	bhi.n	8002388 <ADC_ConfigureBoostMode+0xa0>
  {
    if (freq > 20000000UL)
 800232c:	4a40      	ldr	r2, [pc, #256]	@ (8002430 <ADC_ConfigureBoostMode+0x148>)
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800232e:	6823      	ldr	r3, [r4, #0]
    if (freq > 20000000UL)
 8002330:	4295      	cmp	r5, r2
 8002332:	d947      	bls.n	80023c4 <ADC_ConfigureBoostMode+0xdc>
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002334:	689a      	ldr	r2, [r3, #8]
 8002336:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800233a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800233c:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800233e:	4b3d      	ldr	r3, [pc, #244]	@ (8002434 <ADC_ConfigureBoostMode+0x14c>)
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 8002346:	d1de      	bne.n	8002306 <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002348:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800234c:	2100      	movs	r1, #0
 800234e:	f003 ff33 	bl	80061b8 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8002352:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002354:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8002356:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800235a:	d04d      	beq.n	80023f8 <ADC_ConfigureBoostMode+0x110>
 800235c:	d825      	bhi.n	80023aa <ADC_ConfigureBoostMode+0xc2>
 800235e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002362:	d04b      	beq.n	80023fc <ADC_ConfigureBoostMode+0x114>
 8002364:	d84e      	bhi.n	8002404 <ADC_ConfigureBoostMode+0x11c>
 8002366:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800236a:	d008      	beq.n	800237e <ADC_ConfigureBoostMode+0x96>
 800236c:	d855      	bhi.n	800241a <ADC_ConfigureBoostMode+0x132>
 800236e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002372:	d004      	beq.n	800237e <ADC_ConfigureBoostMode+0x96>
 8002374:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8002378:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 800237c:	d1d0      	bne.n	8002320 <ADC_ConfigureBoostMode+0x38>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800237e:	0c9b      	lsrs	r3, r3, #18
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8002386:	e7cb      	b.n	8002320 <ADC_ConfigureBoostMode+0x38>
    if (freq <= 6250000UL)
 8002388:	4a2b      	ldr	r2, [pc, #172]	@ (8002438 <ADC_ConfigureBoostMode+0x150>)
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800238a:	6823      	ldr	r3, [r4, #0]
    if (freq <= 6250000UL)
 800238c:	4295      	cmp	r5, r2
 800238e:	d923      	bls.n	80023d8 <ADC_ConfigureBoostMode+0xf0>
    else if (freq <= 12500000UL)
 8002390:	4a2a      	ldr	r2, [pc, #168]	@ (800243c <ADC_ConfigureBoostMode+0x154>)
 8002392:	4295      	cmp	r5, r2
 8002394:	d925      	bls.n	80023e2 <ADC_ConfigureBoostMode+0xfa>
    else if (freq <= 25000000UL)
 8002396:	4a2a      	ldr	r2, [pc, #168]	@ (8002440 <ADC_ConfigureBoostMode+0x158>)
 8002398:	4295      	cmp	r5, r2
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800239a:	689a      	ldr	r2, [r3, #8]
    else if (freq <= 25000000UL)
 800239c:	d839      	bhi.n	8002412 <ADC_ConfigureBoostMode+0x12a>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800239e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80023a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023a6:	609a      	str	r2, [r3, #8]
}
 80023a8:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 80023aa:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80023ae:	d02e      	beq.n	800240e <ADC_ConfigureBoostMode+0x126>
 80023b0:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80023b4:	d1b4      	bne.n	8002320 <ADC_ConfigureBoostMode+0x38>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80023b6:	f7ff fad9 	bl	800196c <HAL_GetREVID>
 80023ba:	f241 0303 	movw	r3, #4099	@ 0x1003
 80023be:	4298      	cmp	r0, r3
 80023c0:	d805      	bhi.n	80023ce <ADC_ConfigureBoostMode+0xe6>
 80023c2:	6823      	ldr	r3, [r4, #0]
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80023c4:	689a      	ldr	r2, [r3, #8]
 80023c6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023ca:	609a      	str	r2, [r3, #8]
}
 80023cc:	bd38      	pop	{r3, r4, r5, pc}
    if (freq <= 6250000UL)
 80023ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002438 <ADC_ConfigureBoostMode+0x150>)
 80023d0:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 80023d4:	6823      	ldr	r3, [r4, #0]
 80023d6:	d304      	bcc.n	80023e2 <ADC_ConfigureBoostMode+0xfa>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80023d8:	689a      	ldr	r2, [r3, #8]
 80023da:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80023de:	609a      	str	r2, [r3, #8]
}
 80023e0:	bd38      	pop	{r3, r4, r5, pc}
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80023e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023ec:	609a      	str	r2, [r3, #8]
}
 80023ee:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80023f0:	0c1b      	lsrs	r3, r3, #16
 80023f2:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 80023f6:	e793      	b.n	8002320 <ADC_ConfigureBoostMode+0x38>
        freq /= 64UL;
 80023f8:	0985      	lsrs	r5, r0, #6
        break;
 80023fa:	e791      	b.n	8002320 <ADC_ConfigureBoostMode+0x38>
        freq /= 16UL;
 80023fc:	0905      	lsrs	r5, r0, #4
        break;
 80023fe:	e78f      	b.n	8002320 <ADC_ConfigureBoostMode+0x38>
        freq /= 4UL;
 8002400:	0885      	lsrs	r5, r0, #2
        break;
 8002402:	e78d      	b.n	8002320 <ADC_ConfigureBoostMode+0x38>
    switch (hadc->Init.ClockPrescaler)
 8002404:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002408:	d18a      	bne.n	8002320 <ADC_ConfigureBoostMode+0x38>
        freq /= 32UL;
 800240a:	0945      	lsrs	r5, r0, #5
        break;
 800240c:	e788      	b.n	8002320 <ADC_ConfigureBoostMode+0x38>
        freq /= 128UL;
 800240e:	09c5      	lsrs	r5, r0, #7
        break;
 8002410:	e786      	b.n	8002320 <ADC_ConfigureBoostMode+0x38>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002412:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002416:	609a      	str	r2, [r3, #8]
}
 8002418:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 800241a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800241e:	d0ae      	beq.n	800237e <ADC_ConfigureBoostMode+0x96>
 8002420:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002424:	d0ab      	beq.n	800237e <ADC_ConfigureBoostMode+0x96>
 8002426:	e77b      	b.n	8002320 <ADC_ConfigureBoostMode+0x38>
 8002428:	40022000 	.word	0x40022000
 800242c:	58026300 	.word	0x58026300
 8002430:	01312d00 	.word	0x01312d00
 8002434:	40022300 	.word	0x40022300
 8002438:	00bebc21 	.word	0x00bebc21
 800243c:	017d7841 	.word	0x017d7841
 8002440:	02faf081 	.word	0x02faf081

08002444 <HAL_ADC_Init>:
{
 8002444:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8002446:	2300      	movs	r3, #0
{
 8002448:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 800244a:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 800244c:	2800      	cmp	r0, #0
 800244e:	f000 80a9 	beq.w	80025a4 <HAL_ADC_Init+0x160>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002452:	6d45      	ldr	r5, [r0, #84]	@ 0x54
 8002454:	4604      	mov	r4, r0
 8002456:	2d00      	cmp	r5, #0
 8002458:	f000 80aa 	beq.w	80025b0 <HAL_ADC_Init+0x16c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800245c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800245e:	6893      	ldr	r3, [r2, #8]
 8002460:	009d      	lsls	r5, r3, #2
 8002462:	d503      	bpl.n	800246c <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002464:	6891      	ldr	r1, [r2, #8]
 8002466:	4b71      	ldr	r3, [pc, #452]	@ (800262c <HAL_ADC_Init+0x1e8>)
 8002468:	400b      	ands	r3, r1
 800246a:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800246c:	6893      	ldr	r3, [r2, #8]
 800246e:	00d8      	lsls	r0, r3, #3
 8002470:	d416      	bmi.n	80024a0 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002472:	4b6f      	ldr	r3, [pc, #444]	@ (8002630 <HAL_ADC_Init+0x1ec>)
 8002474:	496f      	ldr	r1, [pc, #444]	@ (8002634 <HAL_ADC_Init+0x1f0>)
 8002476:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8002478:	6890      	ldr	r0, [r2, #8]
 800247a:	099b      	lsrs	r3, r3, #6
 800247c:	fba1 1303 	umull	r1, r3, r1, r3
 8002480:	496d      	ldr	r1, [pc, #436]	@ (8002638 <HAL_ADC_Init+0x1f4>)
 8002482:	099b      	lsrs	r3, r3, #6
 8002484:	4001      	ands	r1, r0
 8002486:	3301      	adds	r3, #1
 8002488:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 800248c:	6091      	str	r1, [r2, #8]
 800248e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002490:	9b01      	ldr	r3, [sp, #4]
 8002492:	b12b      	cbz	r3, 80024a0 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8002494:	9b01      	ldr	r3, [sp, #4]
 8002496:	3b01      	subs	r3, #1
 8002498:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800249a:	9b01      	ldr	r3, [sp, #4]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d1f9      	bne.n	8002494 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80024a0:	6893      	ldr	r3, [r2, #8]
 80024a2:	00d9      	lsls	r1, r3, #3
 80024a4:	f100 8082 	bmi.w	80025ac <HAL_ADC_Init+0x168>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024a8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 80024aa:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ac:	f043 0310 	orr.w	r3, r3, #16
 80024b0:	6563      	str	r3, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80024b4:	432b      	orrs	r3, r5
 80024b6:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024b8:	6893      	ldr	r3, [r2, #8]
 80024ba:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024be:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80024c0:	d16c      	bne.n	800259c <HAL_ADC_Init+0x158>
 80024c2:	06db      	lsls	r3, r3, #27
 80024c4:	d46a      	bmi.n	800259c <HAL_ADC_Init+0x158>
    ADC_STATE_CLR_SET(hadc->State,
 80024c6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80024c8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80024cc:	f043 0302 	orr.w	r3, r3, #2
 80024d0:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024d2:	6893      	ldr	r3, [r2, #8]
 80024d4:	07de      	lsls	r6, r3, #31
 80024d6:	d40c      	bmi.n	80024f2 <HAL_ADC_Init+0xae>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024d8:	4b58      	ldr	r3, [pc, #352]	@ (800263c <HAL_ADC_Init+0x1f8>)
 80024da:	429a      	cmp	r2, r3
 80024dc:	f000 8081 	beq.w	80025e2 <HAL_ADC_Init+0x19e>
 80024e0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d07c      	beq.n	80025e2 <HAL_ADC_Init+0x19e>
 80024e8:	4b55      	ldr	r3, [pc, #340]	@ (8002640 <HAL_ADC_Init+0x1fc>)
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	07d9      	lsls	r1, r3, #31
 80024ee:	f140 808a 	bpl.w	8002606 <HAL_ADC_Init+0x1c2>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80024f2:	f7ff fa3b 	bl	800196c <HAL_GetREVID>
 80024f6:	f241 0303 	movw	r3, #4099	@ 0x1003
 80024fa:	68a1      	ldr	r1, [r4, #8]
 80024fc:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80024fe:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002500:	d85c      	bhi.n	80025bc <HAL_ADC_Init+0x178>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002502:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002506:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002508:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800250a:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 800250e:	4302      	orrs	r2, r0
 8002510:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002512:	2b01      	cmp	r3, #1
 8002514:	d103      	bne.n	800251e <HAL_ADC_Init+0xda>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002516:	6a23      	ldr	r3, [r4, #32]
 8002518:	3b01      	subs	r3, #1
 800251a:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800251e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002520:	b123      	cbz	r3, 800252c <HAL_ADC_Init+0xe8>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002522:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002526:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002528:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800252a:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800252c:	6823      	ldr	r3, [r4, #0]
 800252e:	4945      	ldr	r1, [pc, #276]	@ (8002644 <HAL_ADC_Init+0x200>)
 8002530:	68d8      	ldr	r0, [r3, #12]
 8002532:	4001      	ands	r1, r0
 8002534:	4311      	orrs	r1, r2
 8002536:	60d9      	str	r1, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002538:	689a      	ldr	r2, [r3, #8]
 800253a:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800253e:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002540:	d11c      	bne.n	800257c <HAL_ADC_Init+0x138>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002542:	0712      	lsls	r2, r2, #28
 8002544:	d41a      	bmi.n	800257c <HAL_ADC_Init+0x138>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002546:	68d8      	ldr	r0, [r3, #12]
 8002548:	4a3f      	ldr	r2, [pc, #252]	@ (8002648 <HAL_ADC_Init+0x204>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800254a:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800254c:	4002      	ands	r2, r0
 800254e:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 8002552:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002554:	430a      	orrs	r2, r1
 8002556:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8002558:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 800255c:	2a01      	cmp	r2, #1
 800255e:	d054      	beq.n	800260a <HAL_ADC_Init+0x1c6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002560:	691a      	ldr	r2, [r3, #16]
 8002562:	f022 0201 	bic.w	r2, r2, #1
 8002566:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002568:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 800256a:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800256c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800256e:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8002572:	430a      	orrs	r2, r1
 8002574:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8002576:	f7ff feb7 	bl	80022e8 <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800257a:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800257c:	68e2      	ldr	r2, [r4, #12]
 800257e:	2a01      	cmp	r2, #1
 8002580:	d027      	beq.n	80025d2 <HAL_ADC_Init+0x18e>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002582:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002584:	f022 020f 	bic.w	r2, r2, #15
 8002588:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800258a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
}
 800258c:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800258e:	f023 0303 	bic.w	r3, r3, #3
 8002592:	f043 0301 	orr.w	r3, r3, #1
 8002596:	6563      	str	r3, [r4, #84]	@ 0x54
}
 8002598:	b002      	add	sp, #8
 800259a:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800259c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800259e:	f043 0310 	orr.w	r3, r3, #16
 80025a2:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 80025a4:	2501      	movs	r5, #1
}
 80025a6:	4628      	mov	r0, r5
 80025a8:	b002      	add	sp, #8
 80025aa:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025ac:	2500      	movs	r5, #0
 80025ae:	e783      	b.n	80024b8 <HAL_ADC_Init+0x74>
    HAL_ADC_MspInit(hadc);
 80025b0:	f7fe ffc4 	bl	800153c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80025b4:	65a5      	str	r5, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 80025b6:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
 80025ba:	e74f      	b.n	800245c <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80025bc:	2910      	cmp	r1, #16
 80025be:	d1a0      	bne.n	8002502 <HAL_ADC_Init+0xbe>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80025c0:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80025c2:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80025c4:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80025c8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80025ca:	430a      	orrs	r2, r1
 80025cc:	f042 021c 	orr.w	r2, r2, #28
 80025d0:	e79f      	b.n	8002512 <HAL_ADC_Init+0xce>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80025d2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025d4:	69a2      	ldr	r2, [r4, #24]
 80025d6:	f021 010f 	bic.w	r1, r1, #15
 80025da:	3a01      	subs	r2, #1
 80025dc:	430a      	orrs	r2, r1
 80025de:	631a      	str	r2, [r3, #48]	@ 0x30
 80025e0:	e7d3      	b.n	800258a <HAL_ADC_Init+0x146>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80025e2:	4b16      	ldr	r3, [pc, #88]	@ (800263c <HAL_ADC_Init+0x1f8>)
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f013 0f01 	tst.w	r3, #1
 80025ea:	4b18      	ldr	r3, [pc, #96]	@ (800264c <HAL_ADC_Init+0x208>)
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	d180      	bne.n	80024f2 <HAL_ADC_Init+0xae>
 80025f0:	07d8      	lsls	r0, r3, #31
 80025f2:	f53f af7e 	bmi.w	80024f2 <HAL_ADC_Init+0xae>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80025f6:	4a16      	ldr	r2, [pc, #88]	@ (8002650 <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80025f8:	6893      	ldr	r3, [r2, #8]
 80025fa:	6861      	ldr	r1, [r4, #4]
 80025fc:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8002600:	430b      	orrs	r3, r1
 8002602:	6093      	str	r3, [r2, #8]
}
 8002604:	e775      	b.n	80024f2 <HAL_ADC_Init+0xae>
 8002606:	4a13      	ldr	r2, [pc, #76]	@ (8002654 <HAL_ADC_Init+0x210>)
 8002608:	e7f6      	b.n	80025f8 <HAL_ADC_Init+0x1b4>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800260a:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	@ 0x3c
 800260e:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 8002610:	3901      	subs	r1, #1
 8002612:	6918      	ldr	r0, [r3, #16]
 8002614:	4332      	orrs	r2, r6
 8002616:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800261a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800261c:	430a      	orrs	r2, r1
 800261e:	490e      	ldr	r1, [pc, #56]	@ (8002658 <HAL_ADC_Init+0x214>)
 8002620:	4001      	ands	r1, r0
 8002622:	430a      	orrs	r2, r1
 8002624:	f042 0201 	orr.w	r2, r2, #1
 8002628:	611a      	str	r2, [r3, #16]
 800262a:	e79d      	b.n	8002568 <HAL_ADC_Init+0x124>
 800262c:	5fffffc0 	.word	0x5fffffc0
 8002630:	24000004 	.word	0x24000004
 8002634:	053e2d63 	.word	0x053e2d63
 8002638:	6fffffc0 	.word	0x6fffffc0
 800263c:	40022000 	.word	0x40022000
 8002640:	58026000 	.word	0x58026000
 8002644:	fff0c003 	.word	0xfff0c003
 8002648:	ffffbffc 	.word	0xffffbffc
 800264c:	40022100 	.word	0x40022100
 8002650:	40022300 	.word	0x40022300
 8002654:	58026300 	.word	0x58026300
 8002658:	fc00f81e 	.word	0xfc00f81e

0800265c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 800265c:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800265e:	2300      	movs	r3, #0
{
 8002660:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8002662:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002664:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8002668:	2b01      	cmp	r3, #1
 800266a:	d040      	beq.n	80026ee <HAL_ADCEx_Calibration_Start+0x92>
 800266c:	2301      	movs	r3, #1
 800266e:	4604      	mov	r4, r0
 8002670:	460e      	mov	r6, r1
 8002672:	4615      	mov	r5, r2
 8002674:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002678:	f7ff fdfc 	bl	8002274 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800267c:	b9e8      	cbnz	r0, 80026ba <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800267e:	6d67      	ldr	r7, [r4, #84]	@ 0x54
  MODIFY_REG(ADCx->CR,
 8002680:	f005 4280 	and.w	r2, r5, #1073741824	@ 0x40000000
 8002684:	4b1b      	ldr	r3, [pc, #108]	@ (80026f4 <HAL_ADCEx_Calibration_Start+0x98>)
 8002686:	f406 3180 	and.w	r1, r6, #65536	@ 0x10000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800268a:	6825      	ldr	r5, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 800268c:	403b      	ands	r3, r7
 800268e:	f043 0302 	orr.w	r3, r3, #2
 8002692:	6563      	str	r3, [r4, #84]	@ 0x54
 8002694:	4b18      	ldr	r3, [pc, #96]	@ (80026f8 <HAL_ADCEx_Calibration_Start+0x9c>)
 8002696:	68ae      	ldr	r6, [r5, #8]
 8002698:	4033      	ands	r3, r6
 800269a:	4313      	orrs	r3, r2
 800269c:	430b      	orrs	r3, r1
 800269e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80026a2:	60ab      	str	r3, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80026a4:	68ab      	ldr	r3, [r5, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80026a6:	4a15      	ldr	r2, [pc, #84]	@ (80026fc <HAL_ADCEx_Calibration_Start+0xa0>)
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	db0f      	blt.n	80026cc <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026ac:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80026ae:	f023 0303 	bic.w	r3, r3, #3
 80026b2:	f043 0301 	orr.w	r3, r3, #1
 80026b6:	6563      	str	r3, [r4, #84]	@ 0x54
 80026b8:	e003      	b.n	80026c2 <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026ba:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80026bc:	f043 0310 	orr.w	r3, r3, #16
 80026c0:	6563      	str	r3, [r4, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026c2:	2300      	movs	r3, #0
 80026c4:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 80026c8:	b003      	add	sp, #12
 80026ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 80026cc:	9b01      	ldr	r3, [sp, #4]
 80026ce:	3301      	adds	r3, #1
 80026d0:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80026d2:	9b01      	ldr	r3, [sp, #4]
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d3e5      	bcc.n	80026a4 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 80026d8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
        __HAL_UNLOCK(hadc);
 80026da:	2200      	movs	r2, #0
        return HAL_ERROR;
 80026dc:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 80026de:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 80026e2:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
        ADC_STATE_CLR_SET(hadc->State,
 80026e6:	f043 0310 	orr.w	r3, r3, #16
 80026ea:	6563      	str	r3, [r4, #84]	@ 0x54
        return HAL_ERROR;
 80026ec:	e7ec      	b.n	80026c8 <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 80026ee:	2002      	movs	r0, #2
}
 80026f0:	b003      	add	sp, #12
 80026f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026f4:	ffffeefd 	.word	0xffffeefd
 80026f8:	3ffeffc0 	.word	0x3ffeffc0
 80026fc:	25c3f800 	.word	0x25c3f800

08002700 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop

08002704 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            and if a new injected context is set when queue is full (maximum 2
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop

08002708 <HAL_ADCEx_LevelOutOfWindow2Callback>:
/**
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop

0800270c <HAL_ADCEx_LevelOutOfWindow3Callback>:
/**
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop

08002710 <HAL_ADCEx_EndOfSamplingCallback>:
/**
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop

08002714 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002714:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
 8002718:	2a01      	cmp	r2, #1
 800271a:	d035      	beq.n	8002788 <HAL_ADCEx_MultiModeConfigChannel+0x74>
 800271c:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800271e:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8002720:	2001      	movs	r0, #1
{
 8002722:	b4f0      	push	{r4, r5, r6, r7}
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002724:	4d28      	ldr	r5, [pc, #160]	@ (80027c8 <HAL_ADCEx_MultiModeConfigChannel+0xb4>)
{
 8002726:	b09a      	sub	sp, #104	@ 0x68
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002728:	681c      	ldr	r4, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800272a:	9216      	str	r2, [sp, #88]	@ 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800272c:	42ac      	cmp	r4, r5
  __HAL_LOCK(hadc);
 800272e:	f883 0050 	strb.w	r0, [r3, #80]	@ 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002732:	9217      	str	r2, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002734:	d008      	beq.n	8002748 <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002736:	6d59      	ldr	r1, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002738:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800273c:	f041 0120 	orr.w	r1, r1, #32
 8002740:	6559      	str	r1, [r3, #84]	@ 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8002742:	b01a      	add	sp, #104	@ 0x68
 8002744:	bcf0      	pop	{r4, r5, r6, r7}
 8002746:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002748:	4a20      	ldr	r2, [pc, #128]	@ (80027cc <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 800274a:	6890      	ldr	r0, [r2, #8]
 800274c:	0740      	lsls	r0, r0, #29
 800274e:	d50b      	bpl.n	8002768 <HAL_ADCEx_MultiModeConfigChannel+0x54>
 8002750:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002752:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8002754:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002756:	f042 0220 	orr.w	r2, r2, #32
 800275a:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 800275c:	2200      	movs	r2, #0
 800275e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 8002762:	b01a      	add	sp, #104	@ 0x68
 8002764:	bcf0      	pop	{r4, r5, r6, r7}
 8002766:	4770      	bx	lr
 8002768:	68a0      	ldr	r0, [r4, #8]
 800276a:	0745      	lsls	r5, r0, #29
 800276c:	d4f1      	bmi.n	8002752 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800276e:	6808      	ldr	r0, [r1, #0]
 8002770:	b9a0      	cbnz	r0, 800279c <HAL_ADCEx_MultiModeConfigChannel+0x88>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002772:	4917      	ldr	r1, [pc, #92]	@ (80027d0 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 8002774:	6888      	ldr	r0, [r1, #8]
 8002776:	f420 4040 	bic.w	r0, r0, #49152	@ 0xc000
 800277a:	6088      	str	r0, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800277c:	68a0      	ldr	r0, [r4, #8]
 800277e:	07c0      	lsls	r0, r0, #31
 8002780:	d504      	bpl.n	800278c <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8002782:	6892      	ldr	r2, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002784:	2000      	movs	r0, #0
 8002786:	e7e9      	b.n	800275c <HAL_ADCEx_MultiModeConfigChannel+0x48>
  __HAL_LOCK(hadc);
 8002788:	2002      	movs	r0, #2
}
 800278a:	4770      	bx	lr
 800278c:	6892      	ldr	r2, [r2, #8]
 800278e:	07d5      	lsls	r5, r2, #31
 8002790:	d4f8      	bmi.n	8002784 <HAL_ADCEx_MultiModeConfigChannel+0x70>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002792:	6888      	ldr	r0, [r1, #8]
 8002794:	4a0f      	ldr	r2, [pc, #60]	@ (80027d4 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 8002796:	4002      	ands	r2, r0
 8002798:	608a      	str	r2, [r1, #8]
 800279a:	e7f3      	b.n	8002784 <HAL_ADCEx_MultiModeConfigChannel+0x70>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800279c:	4e0c      	ldr	r6, [pc, #48]	@ (80027d0 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 800279e:	684f      	ldr	r7, [r1, #4]
 80027a0:	68b5      	ldr	r5, [r6, #8]
 80027a2:	f425 4540 	bic.w	r5, r5, #49152	@ 0xc000
 80027a6:	433d      	orrs	r5, r7
 80027a8:	60b5      	str	r5, [r6, #8]
 80027aa:	68a4      	ldr	r4, [r4, #8]
 80027ac:	07e4      	lsls	r4, r4, #31
 80027ae:	d4e8      	bmi.n	8002782 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80027b0:	6892      	ldr	r2, [r2, #8]
 80027b2:	07d7      	lsls	r7, r2, #31
 80027b4:	d4e6      	bmi.n	8002784 <HAL_ADCEx_MultiModeConfigChannel+0x70>
        MODIFY_REG(tmpADC_Common->CCR,
 80027b6:	688a      	ldr	r2, [r1, #8]
 80027b8:	68b4      	ldr	r4, [r6, #8]
 80027ba:	4310      	orrs	r0, r2
 80027bc:	4a05      	ldr	r2, [pc, #20]	@ (80027d4 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 80027be:	4022      	ands	r2, r4
 80027c0:	4310      	orrs	r0, r2
 80027c2:	60b0      	str	r0, [r6, #8]
 80027c4:	e7de      	b.n	8002784 <HAL_ADCEx_MultiModeConfigChannel+0x70>
 80027c6:	bf00      	nop
 80027c8:	40022000 	.word	0x40022000
 80027cc:	40022100 	.word	0x40022100
 80027d0:	40022300 	.word	0x40022300
 80027d4:	fffff0e0 	.word	0xfffff0e0

080027d8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027d8:	4906      	ldr	r1, [pc, #24]	@ (80027f4 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027da:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027de:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 80027e0:	4b05      	ldr	r3, [pc, #20]	@ (80027f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027e2:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027e4:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027e8:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027ec:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 80027ee:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80027f0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80027f2:	4770      	bx	lr
 80027f4:	e000ed00 	.word	0xe000ed00
 80027f8:	05fa0000 	.word	0x05fa0000

080027fc <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002868 <HAL_NVIC_SetPriority+0x6c>)
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002804:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002806:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800280a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800280e:	f1be 0f04 	cmp.w	lr, #4
 8002812:	bf28      	it	cs
 8002814:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002818:	f1bc 0f06 	cmp.w	ip, #6
 800281c:	d91a      	bls.n	8002854 <HAL_NVIC_SetPriority+0x58>
 800281e:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002822:	f04f 33ff 	mov.w	r3, #4294967295
 8002826:	fa03 f30c 	lsl.w	r3, r3, ip
 800282a:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800282e:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8002832:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002834:	fa03 f30e 	lsl.w	r3, r3, lr
 8002838:	ea21 0303 	bic.w	r3, r1, r3
 800283c:	fa03 f30c 	lsl.w	r3, r3, ip
 8002840:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002844:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002848:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 800284a:	db06      	blt.n	800285a <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800284c:	4a07      	ldr	r2, [pc, #28]	@ (800286c <HAL_NVIC_SetPriority+0x70>)
 800284e:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002850:	f85d fb04 	ldr.w	pc, [sp], #4
 8002854:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002856:	4694      	mov	ip, r2
 8002858:	e7e9      	b.n	800282e <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800285a:	f000 000f 	and.w	r0, r0, #15
 800285e:	4a04      	ldr	r2, [pc, #16]	@ (8002870 <HAL_NVIC_SetPriority+0x74>)
 8002860:	5413      	strb	r3, [r2, r0]
 8002862:	f85d fb04 	ldr.w	pc, [sp], #4
 8002866:	bf00      	nop
 8002868:	e000ed00 	.word	0xe000ed00
 800286c:	e000e400 	.word	0xe000e400
 8002870:	e000ed14 	.word	0xe000ed14

08002874 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002874:	2800      	cmp	r0, #0
 8002876:	db07      	blt.n	8002888 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002878:	2301      	movs	r3, #1
 800287a:	f000 011f 	and.w	r1, r0, #31
 800287e:	4a03      	ldr	r2, [pc, #12]	@ (800288c <HAL_NVIC_EnableIRQ+0x18>)
 8002880:	0940      	lsrs	r0, r0, #5
 8002882:	408b      	lsls	r3, r1
 8002884:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	e000e100 	.word	0xe000e100

08002890 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002890:	1e43      	subs	r3, r0, #1
 8002892:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002896:	d301      	bcc.n	800289c <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002898:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800289a:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800289c:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028a0:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028a2:	4905      	ldr	r1, [pc, #20]	@ (80028b8 <HAL_SYSTICK_Config+0x28>)
 80028a4:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028a8:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028aa:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ac:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028b0:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028b2:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	e000ed00 	.word	0xe000ed00

080028bc <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 80028bc:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80028c0:	4b04      	ldr	r3, [pc, #16]	@ (80028d4 <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80028c2:	2100      	movs	r1, #0
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80028c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028c6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80028ca:	625a      	str	r2, [r3, #36]	@ 0x24
  MPU->CTRL = 0;
 80028cc:	f8c3 1094 	str.w	r1, [r3, #148]	@ 0x94
}
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	e000ed00 	.word	0xe000ed00

080028d8 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80028d8:	4b06      	ldr	r3, [pc, #24]	@ (80028f4 <HAL_MPU_Enable+0x1c>)
 80028da:	f040 0001 	orr.w	r0, r0, #1
 80028de:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80028e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028e4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80028e8:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80028ea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80028ee:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80028f2:	4770      	bx	lr
 80028f4:	e000ed00 	.word	0xe000ed00

080028f8 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80028f8:	4a16      	ldr	r2, [pc, #88]	@ (8002954 <HAL_MPU_ConfigRegion+0x5c>)
 80028fa:	7843      	ldrb	r3, [r0, #1]
 80028fc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002900:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8002904:	f023 0301 	bic.w	r3, r3, #1
 8002908:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800290c:	6843      	ldr	r3, [r0, #4]
 800290e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002912:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002914:	f890 c00c 	ldrb.w	ip, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002918:	061b      	lsls	r3, r3, #24
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800291a:	7801      	ldrb	r1, [r0, #0]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800291c:	ea43 730c 	orr.w	r3, r3, ip, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002920:	f890 c00a 	ldrb.w	ip, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002924:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002926:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002928:	ea43 43cc 	orr.w	r3, r3, ip, lsl #19
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800292c:	f890 c00e 	ldrb.w	ip, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002930:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002934:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002936:	ea43 434c 	orr.w	r3, r3, ip, lsl #17
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800293a:	f890 c009 	ldrb.w	ip, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800293e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002942:	7a01      	ldrb	r1, [r0, #8]
 8002944:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8002948:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800294c:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002958:	b188      	cbz	r0, 800297e <HAL_DAC_Init+0x26>
{
 800295a:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800295c:	7903      	ldrb	r3, [r0, #4]
 800295e:	4604      	mov	r4, r0
 8002960:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002964:	b13b      	cbz	r3, 8002976 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002966:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8002968:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800296a:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 800296c:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 800296e:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002970:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8002972:	7122      	strb	r2, [r4, #4]
}
 8002974:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8002976:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8002978:	f7fe fe5a 	bl	8001630 <HAL_DAC_MspInit>
 800297c:	e7f3      	b.n	8002966 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 800297e:	2001      	movs	r0, #1
}
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop

08002984 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002986:	9f06      	ldr	r7, [sp, #24]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002988:	2800      	cmp	r0, #0
 800298a:	d05e      	beq.n	8002a4a <HAL_DAC_Start_DMA+0xc6>
 800298c:	460e      	mov	r6, r1
 800298e:	4611      	mov	r1, r2
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002990:	7942      	ldrb	r2, [r0, #5]
 8002992:	4604      	mov	r4, r0
 8002994:	2a01      	cmp	r2, #1
 8002996:	d060      	beq.n	8002a5a <HAL_DAC_Start_DMA+0xd6>
 8002998:	2201      	movs	r2, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800299a:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hdac);
 800299c:	7142      	strb	r2, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 800299e:	2202      	movs	r2, #2
 80029a0:	7102      	strb	r2, [r0, #4]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80029a2:	682a      	ldr	r2, [r5, #0]
  if (Channel == DAC_CHANNEL_1)
 80029a4:	bb3e      	cbnz	r6, 80029f6 <HAL_DAC_Start_DMA+0x72>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80029a6:	6880      	ldr	r0, [r0, #8]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80029a8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80029ac:	f8df c0b0 	ldr.w	ip, [pc, #176]	@ 8002a60 <HAL_DAC_Start_DMA+0xdc>
 80029b0:	f8c0 c03c 	str.w	ip, [r0, #60]	@ 0x3c
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80029b4:	f8df c0ac 	ldr.w	ip, [pc, #172]	@ 8002a64 <HAL_DAC_Start_DMA+0xe0>
 80029b8:	f8c0 c040 	str.w	ip, [r0, #64]	@ 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80029bc:	f8df c0a8 	ldr.w	ip, [pc, #168]	@ 8002a68 <HAL_DAC_Start_DMA+0xe4>
 80029c0:	f8c0 c04c 	str.w	ip, [r0, #76]	@ 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80029c4:	602a      	str	r2, [r5, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80029c6:	2f00      	cmp	r7, #0
 80029c8:	d044      	beq.n	8002a54 <HAL_DAC_Start_DMA+0xd0>
 80029ca:	2f04      	cmp	r7, #4
 80029cc:	d137      	bne.n	8002a3e <HAL_DAC_Start_DMA+0xba>
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
        break;
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80029ce:	f105 020c 	add.w	r2, r5, #12
  }

  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80029d2:	682f      	ldr	r7, [r5, #0]
 80029d4:	f447 5700 	orr.w	r7, r7, #8192	@ 0x2000
 80029d8:	602f      	str	r7, [r5, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80029da:	f000 fce7 	bl	80033ac <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80029de:	2300      	movs	r3, #0
 80029e0:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 80029e2:	bb38      	cbnz	r0, 8002a34 <HAL_DAC_Start_DMA+0xb0>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80029e4:	6822      	ldr	r2, [r4, #0]
 80029e6:	f006 0110 	and.w	r1, r6, #16
 80029ea:	2301      	movs	r3, #1
 80029ec:	6814      	ldr	r4, [r2, #0]
 80029ee:	408b      	lsls	r3, r1
 80029f0:	4323      	orrs	r3, r4
 80029f2:	6013      	str	r3, [r2, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 80029f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80029f6:	68c0      	ldr	r0, [r0, #12]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80029f8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80029fc:	f8df c06c 	ldr.w	ip, [pc, #108]	@ 8002a6c <HAL_DAC_Start_DMA+0xe8>
 8002a00:	f8c0 c03c 	str.w	ip, [r0, #60]	@ 0x3c
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002a04:	f8df c068 	ldr.w	ip, [pc, #104]	@ 8002a70 <HAL_DAC_Start_DMA+0xec>
 8002a08:	f8c0 c040 	str.w	ip, [r0, #64]	@ 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002a0c:	f8df c064 	ldr.w	ip, [pc, #100]	@ 8002a74 <HAL_DAC_Start_DMA+0xf0>
 8002a10:	f8c0 c04c 	str.w	ip, [r0, #76]	@ 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002a14:	602a      	str	r2, [r5, #0]
    switch (Alignment)
 8002a16:	b1d7      	cbz	r7, 8002a4e <HAL_DAC_Start_DMA+0xca>
 8002a18:	2f04      	cmp	r7, #4
 8002a1a:	d113      	bne.n	8002a44 <HAL_DAC_Start_DMA+0xc0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002a1c:	f105 0218 	add.w	r2, r5, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002a20:	682f      	ldr	r7, [r5, #0]
 8002a22:	f047 5700 	orr.w	r7, r7, #536870912	@ 0x20000000
 8002a26:	602f      	str	r7, [r5, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002a28:	f000 fcc0 	bl	80033ac <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 8002a30:	2800      	cmp	r0, #0
 8002a32:	d0d7      	beq.n	80029e4 <HAL_DAC_Start_DMA+0x60>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002a34:	6923      	ldr	r3, [r4, #16]
 8002a36:	f043 0304 	orr.w	r3, r3, #4
 8002a3a:	6123      	str	r3, [r4, #16]
}
 8002a3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002a3e:	f105 0210 	add.w	r2, r5, #16
  if (Channel == DAC_CHANNEL_1)
 8002a42:	e7c6      	b.n	80029d2 <HAL_DAC_Start_DMA+0x4e>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002a44:	f105 021c 	add.w	r2, r5, #28
  if (Channel == DAC_CHANNEL_1)
 8002a48:	e7ea      	b.n	8002a20 <HAL_DAC_Start_DMA+0x9c>
    return HAL_ERROR;
 8002a4a:	2001      	movs	r0, #1
}
 8002a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002a4e:	f105 0214 	add.w	r2, r5, #20
  if (Channel == DAC_CHANNEL_1)
 8002a52:	e7e5      	b.n	8002a20 <HAL_DAC_Start_DMA+0x9c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002a54:	f105 0208 	add.w	r2, r5, #8
  if (Channel == DAC_CHANNEL_1)
 8002a58:	e7bb      	b.n	80029d2 <HAL_DAC_Start_DMA+0x4e>
  __HAL_LOCK(hdac);
 8002a5a:	2002      	movs	r0, #2
}
 8002a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	08002a7d 	.word	0x08002a7d
 8002a64:	08002a91 	.word	0x08002a91
 8002a68:	08002aa1 	.word	0x08002aa1
 8002a6c:	08002c79 	.word	0x08002c79
 8002a70:	08002c8d 	.word	0x08002c8d
 8002a74:	08002c9d 	.word	0x08002c9d

08002a78 <HAL_DAC_ConvCpltCallbackCh1>:
  * @brief  Conversion complete callback in non-blocking mode for Channel1
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop

08002a7c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002a7c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a7e:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002a80:	4620      	mov	r0, r4
 8002a82:	f7ff fff9 	bl	8002a78 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002a86:	2301      	movs	r3, #1
 8002a88:	7123      	strb	r3, [r4, #4]
}
 8002a8a:	bd10      	pop	{r4, pc}

08002a8c <HAL_DAC_ConvHalfCpltCallbackCh1>:
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop

08002a90 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002a90:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8002a92:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002a94:	f7ff fffa 	bl	8002a8c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002a98:	bd08      	pop	{r3, pc}
 8002a9a:	bf00      	nop

08002a9c <HAL_DAC_ErrorCallbackCh1>:
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop

08002aa0 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002aa0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002aa2:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002aa4:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002aa6:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002aa8:	f043 0304 	orr.w	r3, r3, #4
 8002aac:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002aae:	f7ff fff5 	bl	8002a9c <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	7123      	strb	r3, [r4, #4]
}
 8002ab6:	bd10      	pop	{r4, pc}

08002ab8 <HAL_DAC_DMAUnderrunCallbackCh1>:
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop

08002abc <HAL_DAC_IRQHandler>:
  uint32_t itsource = hdac->Instance->CR;
 8002abc:	6803      	ldr	r3, [r0, #0]
{
 8002abe:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = hdac->Instance->CR;
 8002ac0:	681d      	ldr	r5, [r3, #0]
{
 8002ac2:	4604      	mov	r4, r0
  uint32_t itflag   = hdac->Instance->SR;
 8002ac4:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8002ac6:	04aa      	lsls	r2, r5, #18
 8002ac8:	d501      	bpl.n	8002ace <HAL_DAC_IRQHandler+0x12>
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8002aca:	04b1      	lsls	r1, r6, #18
 8002acc:	d417      	bmi.n	8002afe <HAL_DAC_IRQHandler+0x42>
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8002ace:	00aa      	lsls	r2, r5, #2
 8002ad0:	d501      	bpl.n	8002ad6 <HAL_DAC_IRQHandler+0x1a>
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8002ad2:	00b3      	lsls	r3, r6, #2
 8002ad4:	d400      	bmi.n	8002ad8 <HAL_DAC_IRQHandler+0x1c>
}
 8002ad6:	bd70      	pop	{r4, r5, r6, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8002ad8:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002ada:	6823      	ldr	r3, [r4, #0]
 8002adc:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002ae0:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8002ae2:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002ae4:	6922      	ldr	r2, [r4, #16]
 8002ae6:	f042 0202 	orr.w	r2, r2, #2
 8002aea:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002aec:	6359      	str	r1, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
}
 8002af4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8002af8:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002afa:	f000 b8db 	b.w	8002cb4 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8002afe:	2204      	movs	r2, #4
 8002b00:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8002b02:	6902      	ldr	r2, [r0, #16]
 8002b04:	f042 0201 	orr.w	r2, r2, #1
 8002b08:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8002b0a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b0e:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002b16:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002b18:	f7ff ffce 	bl	8002ab8 <HAL_DAC_DMAUnderrunCallbackCh1>
 8002b1c:	e7d7      	b.n	8002ace <HAL_DAC_IRQHandler+0x12>
 8002b1e:	bf00      	nop

08002b20 <HAL_DAC_ConfigChannel>:
  if ((hdac == NULL) || (sConfig == NULL))
 8002b20:	2800      	cmp	r0, #0
 8002b22:	f000 8086 	beq.w	8002c32 <HAL_DAC_ConfigChannel+0x112>
{
 8002b26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b2a:	460d      	mov	r5, r1
  if ((hdac == NULL) || (sConfig == NULL))
 8002b2c:	2900      	cmp	r1, #0
 8002b2e:	d04d      	beq.n	8002bcc <HAL_DAC_ConfigChannel+0xac>
  __HAL_LOCK(hdac);
 8002b30:	7943      	ldrb	r3, [r0, #5]
 8002b32:	4604      	mov	r4, r0
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8002b34:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d079      	beq.n	8002c2e <HAL_DAC_ConfigChannel+0x10e>
 8002b3a:	2301      	movs	r3, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002b3c:	2904      	cmp	r1, #4
 8002b3e:	4616      	mov	r6, r2
  __HAL_LOCK(hdac);
 8002b40:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b42:	f04f 0302 	mov.w	r3, #2
 8002b46:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002b48:	d043      	beq.n	8002bd2 <HAL_DAC_ConfigChannel+0xb2>
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002b4a:	f002 0210 	and.w	r2, r2, #16
    tmpreg1 = hdac->Instance->CCR;
 8002b4e:	6803      	ldr	r3, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002b50:	6928      	ldr	r0, [r5, #16]
 8002b52:	2801      	cmp	r0, #1
 8002b54:	d108      	bne.n	8002b68 <HAL_DAC_ConfigChannel+0x48>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002b56:	201f      	movs	r0, #31
    tmpreg1 = hdac->Instance->CCR;
 8002b58:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002b5a:	4090      	lsls	r0, r2
 8002b5c:	ea26 0600 	bic.w	r6, r6, r0
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002b60:	6968      	ldr	r0, [r5, #20]
 8002b62:	4090      	lsls	r0, r2
 8002b64:	4330      	orrs	r0, r6
    hdac->Instance->CCR = tmpreg1;
 8002b66:	6398      	str	r0, [r3, #56]	@ 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002b68:	2007      	movs	r0, #7
  tmpreg1 = hdac->Instance->MCR;
 8002b6a:	6bde      	ldr	r6, [r3, #60]	@ 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002b6c:	4090      	lsls	r0, r2
 8002b6e:	ea26 0600 	bic.w	r6, r6, r0
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002b72:	e9d5 7002 	ldrd	r7, r0, [r5, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8002b76:	2801      	cmp	r0, #1
 8002b78:	d055      	beq.n	8002c26 <HAL_DAC_ConfigChannel+0x106>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8002b7a:	2802      	cmp	r0, #2
 8002b7c:	d055      	beq.n	8002c2a <HAL_DAC_ConfigChannel+0x10a>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002b7e:	fab7 f087 	clz	r0, r7
 8002b82:	0940      	lsrs	r0, r0, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002b84:	4339      	orrs	r1, r7
 8002b86:	4301      	orrs	r1, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002b88:	6868      	ldr	r0, [r5, #4]
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002b8a:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002b8e:	4091      	lsls	r1, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002b90:	4090      	lsls	r0, r2
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002b92:	4095      	lsls	r5, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002b94:	4331      	orrs	r1, r6
  hdac->State = HAL_DAC_STATE_READY;
 8002b96:	2601      	movs	r6, #1
  hdac->Instance->MCR = tmpreg1;
 8002b98:	63d9      	str	r1, [r3, #60]	@ 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002b9a:	6819      	ldr	r1, [r3, #0]
 8002b9c:	ea21 0105 	bic.w	r1, r1, r5
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002ba0:	f640 75fe 	movw	r5, #4094	@ 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002ba4:	6019      	str	r1, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002ba6:	4095      	lsls	r5, r2
  tmpreg1 = hdac->Instance->CR;
 8002ba8:	6819      	ldr	r1, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002baa:	ea21 0105 	bic.w	r1, r1, r5
  __HAL_UNLOCK(hdac);
 8002bae:	2500      	movs	r5, #0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002bb0:	4301      	orrs	r1, r0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002bb2:	20c0      	movs	r0, #192	@ 0xc0
  hdac->Instance->CR = tmpreg1;
 8002bb4:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002bb6:	fa00 f102 	lsl.w	r1, r0, r2
 8002bba:	681a      	ldr	r2, [r3, #0]
  return status;
 8002bbc:	4628      	mov	r0, r5
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002bbe:	ea22 0201 	bic.w	r2, r2, r1
 8002bc2:	601a      	str	r2, [r3, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8002bc4:	7126      	strb	r6, [r4, #4]
  __HAL_UNLOCK(hdac);
 8002bc6:	7165      	strb	r5, [r4, #5]
}
 8002bc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8002bcc:	2001      	movs	r0, #1
}
 8002bce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 8002bd2:	f7fe fec5 	bl	8001960 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002bd6:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8002bd8:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8002bda:	b9be      	cbnz	r6, 8002c0c <HAL_DAC_ConfigChannel+0xec>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002bdc:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 8002c70 <HAL_DAC_ConfigChannel+0x150>
 8002be0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002be2:	ea12 0f08 	tst.w	r2, r8
 8002be6:	d026      	beq.n	8002c36 <HAL_DAC_ConfigChannel+0x116>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002be8:	f7fe feba 	bl	8001960 <HAL_GetTick>
 8002bec:	1bc0      	subs	r0, r0, r7
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002bee:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002bf0:	2801      	cmp	r0, #1
 8002bf2:	d9f5      	bls.n	8002be0 <HAL_DAC_ConfigChannel+0xc0>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002bf4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bf6:	ea12 0f08 	tst.w	r2, r8
 8002bfa:	d0f1      	beq.n	8002be0 <HAL_DAC_ConfigChannel+0xc0>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002bfc:	6923      	ldr	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002bfe:	2203      	movs	r2, #3
            return HAL_TIMEOUT;
 8002c00:	2003      	movs	r0, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002c02:	f043 0308 	orr.w	r3, r3, #8
 8002c06:	6123      	str	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002c08:	7122      	strb	r2, [r4, #4]
            return HAL_TIMEOUT;
 8002c0a:	e7dd      	b.n	8002bc8 <HAL_DAC_ConfigChannel+0xa8>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002c0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c0e:	2a00      	cmp	r2, #0
 8002c10:	da2a      	bge.n	8002c68 <HAL_DAC_ConfigChannel+0x148>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002c12:	f7fe fea5 	bl	8001960 <HAL_GetTick>
 8002c16:	1bc0      	subs	r0, r0, r7
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002c18:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002c1a:	2801      	cmp	r0, #1
 8002c1c:	d9f6      	bls.n	8002c0c <HAL_DAC_ConfigChannel+0xec>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002c1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c20:	2a00      	cmp	r2, #0
 8002c22:	daf3      	bge.n	8002c0c <HAL_DAC_ConfigChannel+0xec>
 8002c24:	e7ea      	b.n	8002bfc <HAL_DAC_ConfigChannel+0xdc>
    connectOnChip = 0x00000000UL;
 8002c26:	2000      	movs	r0, #0
 8002c28:	e7ac      	b.n	8002b84 <HAL_DAC_ConfigChannel+0x64>
    connectOnChip = DAC_MCR_MODE1_0;
 8002c2a:	2001      	movs	r0, #1
 8002c2c:	e7aa      	b.n	8002b84 <HAL_DAC_ConfigChannel+0x64>
  __HAL_LOCK(hdac);
 8002c2e:	2002      	movs	r0, #2
 8002c30:	e7ca      	b.n	8002bc8 <HAL_DAC_ConfigChannel+0xa8>
    return HAL_ERROR;
 8002c32:	2001      	movs	r0, #1
}
 8002c34:	4770      	bx	lr
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002c36:	69aa      	ldr	r2, [r5, #24]
 8002c38:	641a      	str	r2, [r3, #64]	@ 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002c3a:	f006 0210 	and.w	r2, r6, #16
 8002c3e:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 8002c42:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8002c44:	4090      	lsls	r0, r2
 8002c46:	ea21 0100 	bic.w	r1, r1, r0
 8002c4a:	69e8      	ldr	r0, [r5, #28]
 8002c4c:	4090      	lsls	r0, r2
 8002c4e:	4301      	orrs	r1, r0
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002c50:	20ff      	movs	r0, #255	@ 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002c52:	6499      	str	r1, [r3, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002c54:	4090      	lsls	r0, r2
 8002c56:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002c58:	ea21 0100 	bic.w	r1, r1, r0
 8002c5c:	6a28      	ldr	r0, [r5, #32]
 8002c5e:	4090      	lsls	r0, r2
 8002c60:	4301      	orrs	r1, r0
 8002c62:	64d9      	str	r1, [r3, #76]	@ 0x4c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002c64:	6829      	ldr	r1, [r5, #0]
 8002c66:	e773      	b.n	8002b50 <HAL_DAC_ConfigChannel+0x30>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002c68:	69aa      	ldr	r2, [r5, #24]
 8002c6a:	645a      	str	r2, [r3, #68]	@ 0x44
 8002c6c:	e7e5      	b.n	8002c3a <HAL_DAC_ConfigChannel+0x11a>
 8002c6e:	bf00      	nop
 8002c70:	20008000 	.word	0x20008000

08002c74 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop

08002c78 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002c78:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c7a:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002c7c:	4620      	mov	r0, r4
 8002c7e:	f7ff fff9 	bl	8002c74 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002c82:	2301      	movs	r3, #1
 8002c84:	7123      	strb	r3, [r4, #4]
}
 8002c86:	bd10      	pop	{r4, pc}

08002c88 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop

08002c8c <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002c8c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8002c8e:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002c90:	f7ff fffa 	bl	8002c88 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002c94:	bd08      	pop	{r3, pc}
 8002c96:	bf00      	nop

08002c98 <HAL_DACEx_ErrorCallbackCh2>:
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop

08002c9c <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002c9c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c9e:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002ca0:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002ca2:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002ca4:	f043 0304 	orr.w	r3, r3, #4
 8002ca8:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002caa:	f7ff fff5 	bl	8002c98 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	7123      	strb	r3, [r4, #4]
}
 8002cb2:	bd10      	pop	{r4, pc}

08002cb4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop

08002cb8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002cb8:	4936      	ldr	r1, [pc, #216]	@ (8002d94 <DMA_CalcBaseAndBitshift+0xdc>)
{
 8002cba:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002cbc:	6803      	ldr	r3, [r0, #0]
 8002cbe:	428b      	cmp	r3, r1
 8002cc0:	d033      	beq.n	8002d2a <DMA_CalcBaseAndBitshift+0x72>
 8002cc2:	3118      	adds	r1, #24
 8002cc4:	1a59      	subs	r1, r3, r1
 8002cc6:	fab1 f181 	clz	r1, r1
 8002cca:	0949      	lsrs	r1, r1, #5
 8002ccc:	bb69      	cbnz	r1, 8002d2a <DMA_CalcBaseAndBitshift+0x72>
 8002cce:	4832      	ldr	r0, [pc, #200]	@ (8002d98 <DMA_CalcBaseAndBitshift+0xe0>)
 8002cd0:	4283      	cmp	r3, r0
 8002cd2:	d03e      	beq.n	8002d52 <DMA_CalcBaseAndBitshift+0x9a>
 8002cd4:	3018      	adds	r0, #24
 8002cd6:	4283      	cmp	r3, r0
 8002cd8:	d03e      	beq.n	8002d58 <DMA_CalcBaseAndBitshift+0xa0>
 8002cda:	3018      	adds	r0, #24
 8002cdc:	4283      	cmp	r3, r0
 8002cde:	d034      	beq.n	8002d4a <DMA_CalcBaseAndBitshift+0x92>
 8002ce0:	3018      	adds	r0, #24
 8002ce2:	4283      	cmp	r3, r0
 8002ce4:	d03b      	beq.n	8002d5e <DMA_CalcBaseAndBitshift+0xa6>
 8002ce6:	3018      	adds	r0, #24
 8002ce8:	4283      	cmp	r3, r0
 8002cea:	d03e      	beq.n	8002d6a <DMA_CalcBaseAndBitshift+0xb2>
 8002cec:	3018      	adds	r0, #24
 8002cee:	4283      	cmp	r3, r0
 8002cf0:	d02a      	beq.n	8002d48 <DMA_CalcBaseAndBitshift+0x90>
 8002cf2:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8002cf6:	4283      	cmp	r3, r0
 8002cf8:	d035      	beq.n	8002d66 <DMA_CalcBaseAndBitshift+0xae>
 8002cfa:	4928      	ldr	r1, [pc, #160]	@ (8002d9c <DMA_CalcBaseAndBitshift+0xe4>)
 8002cfc:	428b      	cmp	r3, r1
 8002cfe:	d031      	beq.n	8002d64 <DMA_CalcBaseAndBitshift+0xac>
 8002d00:	3118      	adds	r1, #24
 8002d02:	428b      	cmp	r3, r1
 8002d04:	d034      	beq.n	8002d70 <DMA_CalcBaseAndBitshift+0xb8>
 8002d06:	3118      	adds	r1, #24
 8002d08:	428b      	cmp	r3, r1
 8002d0a:	d034      	beq.n	8002d76 <DMA_CalcBaseAndBitshift+0xbe>
 8002d0c:	3118      	adds	r1, #24
 8002d0e:	428b      	cmp	r3, r1
 8002d10:	d034      	beq.n	8002d7c <DMA_CalcBaseAndBitshift+0xc4>
 8002d12:	3118      	adds	r1, #24
 8002d14:	428b      	cmp	r3, r1
 8002d16:	d034      	beq.n	8002d82 <DMA_CalcBaseAndBitshift+0xca>
 8002d18:	3118      	adds	r1, #24
 8002d1a:	428b      	cmp	r3, r1
 8002d1c:	d034      	beq.n	8002d88 <DMA_CalcBaseAndBitshift+0xd0>
 8002d1e:	3118      	adds	r1, #24
 8002d20:	428b      	cmp	r3, r1
 8002d22:	d034      	beq.n	8002d8e <DMA_CalcBaseAndBitshift+0xd6>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8002d24:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
 8002d28:	e011      	b.n	8002d4e <DMA_CalcBaseAndBitshift+0x96>
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	491c      	ldr	r1, [pc, #112]	@ (8002da0 <DMA_CalcBaseAndBitshift+0xe8>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002d2e:	481d      	ldr	r0, [pc, #116]	@ (8002da4 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002d30:	3b10      	subs	r3, #16
 8002d32:	fba1 1303 	umull	r1, r3, r1, r3
{
 8002d36:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002d38:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002d3a:	4c1b      	ldr	r4, [pc, #108]	@ (8002da8 <DMA_CalcBaseAndBitshift+0xf0>)
 8002d3c:	5ce1      	ldrb	r1, [r4, r3]
  }

  return hdma->StreamBaseAddress;
}
 8002d3e:	f85d 4b04 	ldr.w	r4, [sp], #4
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002d42:	e9c2 0116 	strd	r0, r1, [r2, #88]	@ 0x58
}
 8002d46:	4770      	bx	lr
 8002d48:	2116      	movs	r1, #22
 8002d4a:	4818      	ldr	r0, [pc, #96]	@ (8002dac <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002d4c:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002d4e:	6590      	str	r0, [r2, #88]	@ 0x58
}
 8002d50:	4770      	bx	lr
 8002d52:	2110      	movs	r1, #16
 8002d54:	4813      	ldr	r0, [pc, #76]	@ (8002da4 <DMA_CalcBaseAndBitshift+0xec>)
 8002d56:	e7f9      	b.n	8002d4c <DMA_CalcBaseAndBitshift+0x94>
 8002d58:	2116      	movs	r1, #22
 8002d5a:	4812      	ldr	r0, [pc, #72]	@ (8002da4 <DMA_CalcBaseAndBitshift+0xec>)
 8002d5c:	e7f6      	b.n	8002d4c <DMA_CalcBaseAndBitshift+0x94>
 8002d5e:	2106      	movs	r1, #6
 8002d60:	4812      	ldr	r0, [pc, #72]	@ (8002dac <DMA_CalcBaseAndBitshift+0xf4>)
 8002d62:	e7f3      	b.n	8002d4c <DMA_CalcBaseAndBitshift+0x94>
 8002d64:	2106      	movs	r1, #6
 8002d66:	4812      	ldr	r0, [pc, #72]	@ (8002db0 <DMA_CalcBaseAndBitshift+0xf8>)
 8002d68:	e7f0      	b.n	8002d4c <DMA_CalcBaseAndBitshift+0x94>
 8002d6a:	2110      	movs	r1, #16
 8002d6c:	480f      	ldr	r0, [pc, #60]	@ (8002dac <DMA_CalcBaseAndBitshift+0xf4>)
 8002d6e:	e7ed      	b.n	8002d4c <DMA_CalcBaseAndBitshift+0x94>
 8002d70:	2110      	movs	r1, #16
 8002d72:	480f      	ldr	r0, [pc, #60]	@ (8002db0 <DMA_CalcBaseAndBitshift+0xf8>)
 8002d74:	e7ea      	b.n	8002d4c <DMA_CalcBaseAndBitshift+0x94>
 8002d76:	2116      	movs	r1, #22
 8002d78:	480d      	ldr	r0, [pc, #52]	@ (8002db0 <DMA_CalcBaseAndBitshift+0xf8>)
 8002d7a:	e7e7      	b.n	8002d4c <DMA_CalcBaseAndBitshift+0x94>
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	480d      	ldr	r0, [pc, #52]	@ (8002db4 <DMA_CalcBaseAndBitshift+0xfc>)
 8002d80:	e7e4      	b.n	8002d4c <DMA_CalcBaseAndBitshift+0x94>
 8002d82:	2106      	movs	r1, #6
 8002d84:	480b      	ldr	r0, [pc, #44]	@ (8002db4 <DMA_CalcBaseAndBitshift+0xfc>)
 8002d86:	e7e1      	b.n	8002d4c <DMA_CalcBaseAndBitshift+0x94>
 8002d88:	2110      	movs	r1, #16
 8002d8a:	480a      	ldr	r0, [pc, #40]	@ (8002db4 <DMA_CalcBaseAndBitshift+0xfc>)
 8002d8c:	e7de      	b.n	8002d4c <DMA_CalcBaseAndBitshift+0x94>
 8002d8e:	2116      	movs	r1, #22
 8002d90:	4808      	ldr	r0, [pc, #32]	@ (8002db4 <DMA_CalcBaseAndBitshift+0xfc>)
 8002d92:	e7db      	b.n	8002d4c <DMA_CalcBaseAndBitshift+0x94>
 8002d94:	40020010 	.word	0x40020010
 8002d98:	40020040 	.word	0x40020040
 8002d9c:	40020428 	.word	0x40020428
 8002da0:	aaaaaaab 	.word	0xaaaaaaab
 8002da4:	40020000 	.word	0x40020000
 8002da8:	0806c270 	.word	0x0806c270
 8002dac:	40020004 	.word	0x40020004
 8002db0:	40020400 	.word	0x40020400
 8002db4:	40020404 	.word	0x40020404

08002db8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8002db8:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002dba:	4b28      	ldr	r3, [pc, #160]	@ (8002e5c <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
 8002dbc:	4928      	ldr	r1, [pc, #160]	@ (8002e60 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
{
 8002dbe:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002dc0:	4d28      	ldr	r5, [pc, #160]	@ (8002e64 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8002dc2:	4c29      	ldr	r4, [pc, #164]	@ (8002e68 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8002dc4:	42aa      	cmp	r2, r5
 8002dc6:	bf18      	it	ne
 8002dc8:	429a      	cmpne	r2, r3
 8002dca:	bf0c      	ite	eq
 8002dcc:	2301      	moveq	r3, #1
 8002dce:	2300      	movne	r3, #0
 8002dd0:	428a      	cmp	r2, r1
 8002dd2:	bf08      	it	eq
 8002dd4:	f043 0301 	orreq.w	r3, r3, #1
 8002dd8:	3128      	adds	r1, #40	@ 0x28
 8002dda:	42a2      	cmp	r2, r4
 8002ddc:	bf08      	it	eq
 8002dde:	f043 0301 	orreq.w	r3, r3, #1
 8002de2:	3428      	adds	r4, #40	@ 0x28
 8002de4:	428a      	cmp	r2, r1
 8002de6:	bf08      	it	eq
 8002de8:	f043 0301 	orreq.w	r3, r3, #1
 8002dec:	3128      	adds	r1, #40	@ 0x28
 8002dee:	42a2      	cmp	r2, r4
 8002df0:	bf08      	it	eq
 8002df2:	f043 0301 	orreq.w	r3, r3, #1
 8002df6:	428a      	cmp	r2, r1
 8002df8:	bf08      	it	eq
 8002dfa:	f043 0301 	orreq.w	r3, r3, #1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002dfe:	b2d1      	uxtb	r1, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002e00:	b913      	cbnz	r3, 8002e08 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 8002e02:	4b1a      	ldr	r3, [pc, #104]	@ (8002e6c <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d111      	bne.n	8002e2c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002e08:	f1a1 0308 	sub.w	r3, r1, #8
 8002e0c:	4c18      	ldr	r4, [pc, #96]	@ (8002e70 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002e0e:	4a19      	ldr	r2, [pc, #100]	@ (8002e74 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002e10:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002e12:	fba4 4303 	umull	r4, r3, r4, r3
 8002e16:	4c18      	ldr	r4, [pc, #96]	@ (8002e78 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
 8002e18:	091d      	lsrs	r5, r3, #4
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002e1a:	eb02 1313 	add.w	r3, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002e1e:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002e20:	009b      	lsls	r3, r3, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002e22:	6681      	str	r1, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8002e24:	e9c0 3418 	strd	r3, r4, [r0, #96]	@ 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8002e28:	bc30      	pop	{r4, r5}
 8002e2a:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002e2c:	f1a1 0310 	sub.w	r3, r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002e30:	4912      	ldr	r1, [pc, #72]	@ (8002e7c <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002e32:	4c13      	ldr	r4, [pc, #76]	@ (8002e80 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002e34:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002e36:	fba4 4303 	umull	r4, r3, r4, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002e3a:	29a8      	cmp	r1, #168	@ 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002e3c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002e40:	d908      	bls.n	8002e54 <DMA_CalcDMAMUXChannelBaseAndMask+0x9c>
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002e42:	f003 041f 	and.w	r4, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002e46:	4a0f      	ldr	r2, [pc, #60]	@ (8002e84 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002e48:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002e4a:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002e4c:	40a1      	lsls	r1, r4
 8002e4e:	4c0e      	ldr	r4, [pc, #56]	@ (8002e88 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002e50:	0093      	lsls	r3, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002e52:	e7e6      	b.n	8002e22 <DMA_CalcDMAMUXChannelBaseAndMask+0x6a>
      stream_number += 8U;
 8002e54:	3308      	adds	r3, #8
 8002e56:	461c      	mov	r4, r3
 8002e58:	e7f5      	b.n	8002e46 <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
 8002e5a:	bf00      	nop
 8002e5c:	58025408 	.word	0x58025408
 8002e60:	58025430 	.word	0x58025430
 8002e64:	5802541c 	.word	0x5802541c
 8002e68:	58025444 	.word	0x58025444
 8002e6c:	58025494 	.word	0x58025494
 8002e70:	cccccccd 	.word	0xcccccccd
 8002e74:	16009600 	.word	0x16009600
 8002e78:	58025880 	.word	0x58025880
 8002e7c:	bffdfbf0 	.word	0xbffdfbf0
 8002e80:	aaaaaaab 	.word	0xaaaaaaab
 8002e84:	10008200 	.word	0x10008200
 8002e88:	40020880 	.word	0x40020880

08002e8c <HAL_DMA_Init>:
{
 8002e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e90:	4605      	mov	r5, r0
 8002e92:	b083      	sub	sp, #12
  uint32_t tickstart = HAL_GetTick();
 8002e94:	f7fe fd64 	bl	8001960 <HAL_GetTick>
  if(hdma == NULL)
 8002e98:	2d00      	cmp	r5, #0
 8002e9a:	f000 81a1 	beq.w	80031e0 <HAL_DMA_Init+0x354>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002e9e:	682c      	ldr	r4, [r5, #0]
 8002ea0:	4606      	mov	r6, r0
 8002ea2:	4bac      	ldr	r3, [pc, #688]	@ (8003154 <HAL_DMA_Init+0x2c8>)
 8002ea4:	4aac      	ldr	r2, [pc, #688]	@ (8003158 <HAL_DMA_Init+0x2cc>)
 8002ea6:	4294      	cmp	r4, r2
 8002ea8:	bf18      	it	ne
 8002eaa:	429c      	cmpne	r4, r3
 8002eac:	f102 0218 	add.w	r2, r2, #24
 8002eb0:	bf0c      	ite	eq
 8002eb2:	2301      	moveq	r3, #1
 8002eb4:	2300      	movne	r3, #0
 8002eb6:	4294      	cmp	r4, r2
 8002eb8:	bf08      	it	eq
 8002eba:	f043 0301 	orreq.w	r3, r3, #1
 8002ebe:	3218      	adds	r2, #24
 8002ec0:	4294      	cmp	r4, r2
 8002ec2:	bf08      	it	eq
 8002ec4:	f043 0301 	orreq.w	r3, r3, #1
 8002ec8:	3218      	adds	r2, #24
 8002eca:	4294      	cmp	r4, r2
 8002ecc:	bf08      	it	eq
 8002ece:	f043 0301 	orreq.w	r3, r3, #1
 8002ed2:	3218      	adds	r2, #24
 8002ed4:	4294      	cmp	r4, r2
 8002ed6:	bf08      	it	eq
 8002ed8:	f043 0301 	orreq.w	r3, r3, #1
 8002edc:	3218      	adds	r2, #24
 8002ede:	4294      	cmp	r4, r2
 8002ee0:	bf08      	it	eq
 8002ee2:	f043 0301 	orreq.w	r3, r3, #1
 8002ee6:	3218      	adds	r2, #24
 8002ee8:	4294      	cmp	r4, r2
 8002eea:	bf08      	it	eq
 8002eec:	f043 0301 	orreq.w	r3, r3, #1
 8002ef0:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8002ef4:	4294      	cmp	r4, r2
 8002ef6:	bf08      	it	eq
 8002ef8:	f043 0301 	orreq.w	r3, r3, #1
 8002efc:	3218      	adds	r2, #24
 8002efe:	4294      	cmp	r4, r2
 8002f00:	bf08      	it	eq
 8002f02:	f043 0301 	orreq.w	r3, r3, #1
 8002f06:	3218      	adds	r2, #24
 8002f08:	4294      	cmp	r4, r2
 8002f0a:	bf08      	it	eq
 8002f0c:	f043 0301 	orreq.w	r3, r3, #1
 8002f10:	3218      	adds	r2, #24
 8002f12:	4294      	cmp	r4, r2
 8002f14:	bf08      	it	eq
 8002f16:	f043 0301 	orreq.w	r3, r3, #1
 8002f1a:	3218      	adds	r2, #24
 8002f1c:	4294      	cmp	r4, r2
 8002f1e:	bf08      	it	eq
 8002f20:	f043 0301 	orreq.w	r3, r3, #1
 8002f24:	3218      	adds	r2, #24
 8002f26:	4294      	cmp	r4, r2
 8002f28:	bf08      	it	eq
 8002f2a:	f043 0301 	orreq.w	r3, r3, #1
 8002f2e:	3218      	adds	r2, #24
 8002f30:	4294      	cmp	r4, r2
 8002f32:	bf08      	it	eq
 8002f34:	f043 0301 	orreq.w	r3, r3, #1
 8002f38:	b91b      	cbnz	r3, 8002f42 <HAL_DMA_Init+0xb6>
 8002f3a:	4b88      	ldr	r3, [pc, #544]	@ (800315c <HAL_DMA_Init+0x2d0>)
 8002f3c:	429c      	cmp	r4, r3
 8002f3e:	f040 8196 	bne.w	800326e <HAL_DMA_Init+0x3e2>
    __HAL_UNLOCK(hdma);
 8002f42:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f44:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 8002f46:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f4a:	f885 2035 	strb.w	r2, [r5, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8002f4e:	6823      	ldr	r3, [r4, #0]
 8002f50:	f023 0301 	bic.w	r3, r3, #1
 8002f54:	6023      	str	r3, [r4, #0]
 8002f56:	e006      	b.n	8002f66 <HAL_DMA_Init+0xda>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f58:	f7fe fd02 	bl	8001960 <HAL_GetTick>
 8002f5c:	1b80      	subs	r0, r0, r6
 8002f5e:	2805      	cmp	r0, #5
 8002f60:	f200 8142 	bhi.w	80031e8 <HAL_DMA_Init+0x35c>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002f64:	682c      	ldr	r4, [r5, #0]
 8002f66:	6823      	ldr	r3, [r4, #0]
 8002f68:	07df      	lsls	r7, r3, #31
 8002f6a:	d4f5      	bmi.n	8002f58 <HAL_DMA_Init+0xcc>
    registerValue |=  hdma->Init.Direction           |
 8002f6c:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f70:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 8002f72:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f74:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002f76:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f78:	430b      	orrs	r3, r1
 8002f7a:	6969      	ldr	r1, [r5, #20]
 8002f7c:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f7e:	69e9      	ldr	r1, [r5, #28]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f84:	4976      	ldr	r1, [pc, #472]	@ (8003160 <HAL_DMA_Init+0x2d4>)
 8002f86:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 8002f88:	6a28      	ldr	r0, [r5, #32]
 8002f8a:	4303      	orrs	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002f8c:	4875      	ldr	r0, [pc, #468]	@ (8003164 <HAL_DMA_Init+0x2d8>)
    registerValue |=  hdma->Init.Direction           |
 8002f8e:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f90:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8002f92:	2904      	cmp	r1, #4
 8002f94:	f000 813d 	beq.w	8003212 <HAL_DMA_Init+0x386>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002f98:	6800      	ldr	r0, [r0, #0]
 8002f9a:	f36f 000f 	bfc	r0, #0, #16
 8002f9e:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 8002fa2:	f080 80f1 	bcs.w	8003188 <HAL_DMA_Init+0x2fc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002fa6:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002fa8:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002faa:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8002fae:	430b      	orrs	r3, r1
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002fb0:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002fb2:	4628      	mov	r0, r5
 8002fb4:	f7ff fe80 	bl	8002cb8 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002fb8:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8002fba:	233f      	movs	r3, #63	@ 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002fbc:	496a      	ldr	r1, [pc, #424]	@ (8003168 <HAL_DMA_Init+0x2dc>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002fbe:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002fc2:	4f6a      	ldr	r7, [pc, #424]	@ (800316c <HAL_DMA_Init+0x2e0>)
 8002fc4:	1a61      	subs	r1, r4, r1
 8002fc6:	4e6a      	ldr	r6, [pc, #424]	@ (8003170 <HAL_DMA_Init+0x2e4>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002fc8:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002fca:	4a6a      	ldr	r2, [pc, #424]	@ (8003174 <HAL_DMA_Init+0x2e8>)
 8002fcc:	fab1 f181 	clz	r1, r1
 8002fd0:	1be7      	subs	r7, r4, r7
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002fd2:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002fd4:	eba4 0a02 	sub.w	sl, r4, r2
 8002fd8:	4b67      	ldr	r3, [pc, #412]	@ (8003178 <HAL_DMA_Init+0x2ec>)
 8002fda:	0949      	lsrs	r1, r1, #5
 8002fdc:	4a5e      	ldr	r2, [pc, #376]	@ (8003158 <HAL_DMA_Init+0x2cc>)
 8002fde:	faba fa8a 	clz	sl, sl
 8002fe2:	eba4 0903 	sub.w	r9, r4, r3
 8002fe6:	4b5b      	ldr	r3, [pc, #364]	@ (8003154 <HAL_DMA_Init+0x2c8>)
 8002fe8:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8002fec:	fab7 f787 	clz	r7, r7
 8002ff0:	4294      	cmp	r4, r2
 8002ff2:	bf18      	it	ne
 8002ff4:	429c      	cmpne	r4, r3
 8002ff6:	f102 0218 	add.w	r2, r2, #24
 8002ffa:	fab9 f989 	clz	r9, r9
 8002ffe:	eba4 0606 	sub.w	r6, r4, r6
 8003002:	bf0c      	ite	eq
 8003004:	2301      	moveq	r3, #1
 8003006:	2300      	movne	r3, #0
 8003008:	ea4f 1959 	mov.w	r9, r9, lsr #5
 800300c:	fab6 f686 	clz	r6, r6
 8003010:	4294      	cmp	r4, r2
 8003012:	bf08      	it	eq
 8003014:	f043 0301 	orreq.w	r3, r3, #1
 8003018:	3218      	adds	r2, #24
 800301a:	097f      	lsrs	r7, r7, #5
 800301c:	4294      	cmp	r4, r2
 800301e:	bf08      	it	eq
 8003020:	f043 0301 	orreq.w	r3, r3, #1
 8003024:	3218      	adds	r2, #24
 8003026:	0976      	lsrs	r6, r6, #5
 8003028:	4294      	cmp	r4, r2
 800302a:	bf08      	it	eq
 800302c:	f043 0301 	orreq.w	r3, r3, #1
 8003030:	3218      	adds	r2, #24
 8003032:	4294      	cmp	r4, r2
 8003034:	bf08      	it	eq
 8003036:	f043 0301 	orreq.w	r3, r3, #1
 800303a:	3218      	adds	r2, #24
 800303c:	4294      	cmp	r4, r2
 800303e:	bf08      	it	eq
 8003040:	f043 0301 	orreq.w	r3, r3, #1
 8003044:	3218      	adds	r2, #24
 8003046:	4294      	cmp	r4, r2
 8003048:	bf08      	it	eq
 800304a:	f043 0301 	orreq.w	r3, r3, #1
 800304e:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003052:	4294      	cmp	r4, r2
 8003054:	bf08      	it	eq
 8003056:	f043 0301 	orreq.w	r3, r3, #1
 800305a:	3218      	adds	r2, #24
 800305c:	4294      	cmp	r4, r2
 800305e:	bf08      	it	eq
 8003060:	f043 0301 	orreq.w	r3, r3, #1
 8003064:	3218      	adds	r2, #24
 8003066:	4294      	cmp	r4, r2
 8003068:	bf08      	it	eq
 800306a:	f043 0301 	orreq.w	r3, r3, #1
 800306e:	3218      	adds	r2, #24
 8003070:	4294      	cmp	r4, r2
 8003072:	bf08      	it	eq
 8003074:	f043 0301 	orreq.w	r3, r3, #1
 8003078:	3218      	adds	r2, #24
 800307a:	4294      	cmp	r4, r2
 800307c:	bf08      	it	eq
 800307e:	f043 0301 	orreq.w	r3, r3, #1
 8003082:	3218      	adds	r2, #24
 8003084:	4294      	cmp	r4, r2
 8003086:	bf08      	it	eq
 8003088:	f043 0301 	orreq.w	r3, r3, #1
 800308c:	3218      	adds	r2, #24
 800308e:	4294      	cmp	r4, r2
 8003090:	bf08      	it	eq
 8003092:	f043 0301 	orreq.w	r3, r3, #1
 8003096:	3218      	adds	r2, #24
 8003098:	4294      	cmp	r4, r2
 800309a:	bf08      	it	eq
 800309c:	f043 0301 	orreq.w	r3, r3, #1
 80030a0:	4a36      	ldr	r2, [pc, #216]	@ (800317c <HAL_DMA_Init+0x2f0>)
 80030a2:	ea4a 0303 	orr.w	r3, sl, r3
 80030a6:	eba4 0802 	sub.w	r8, r4, r2
 80030aa:	323c      	adds	r2, #60	@ 0x3c
 80030ac:	430b      	orrs	r3, r1
 80030ae:	fab8 f888 	clz	r8, r8
 80030b2:	eba4 0b02 	sub.w	fp, r4, r2
 80030b6:	3214      	adds	r2, #20
 80030b8:	ea49 0303 	orr.w	r3, r9, r3
 80030bc:	ea4f 1858 	mov.w	r8, r8, lsr #5
 80030c0:	fabb fb8b 	clz	fp, fp
 80030c4:	1aa2      	subs	r2, r4, r2
 80030c6:	ea48 0303 	orr.w	r3, r8, r3
 80030ca:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 80030ce:	fab2 f282 	clz	r2, r2
 80030d2:	433b      	orrs	r3, r7
 80030d4:	0952      	lsrs	r2, r2, #5
 80030d6:	4333      	orrs	r3, r6
 80030d8:	9201      	str	r2, [sp, #4]
 80030da:	ea5b 0303 	orrs.w	r3, fp, r3
 80030de:	d100      	bne.n	80030e2 <HAL_DMA_Init+0x256>
 80030e0:	b382      	cbz	r2, 8003144 <HAL_DMA_Init+0x2b8>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80030e2:	4628      	mov	r0, r5
 80030e4:	9100      	str	r1, [sp, #0]
 80030e6:	f7ff fe67 	bl	8002db8 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80030ea:	68ab      	ldr	r3, [r5, #8]
 80030ec:	9900      	ldr	r1, [sp, #0]
 80030ee:	2b80      	cmp	r3, #128	@ 0x80
 80030f0:	f000 8083 	beq.w	80031fa <HAL_DMA_Init+0x36e>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80030f4:	686a      	ldr	r2, [r5, #4]
 80030f6:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 80030f8:	b2d0      	uxtb	r0, r2
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80030fa:	3a01      	subs	r2, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030fc:	e9d5 4c19 	ldrd	r4, ip, [r5, #100]	@ 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003100:	2a07      	cmp	r2, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003102:	6018      	str	r0, [r3, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003104:	f8c4 c004 	str.w	ip, [r4, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003108:	d87e      	bhi.n	8003208 <HAL_DMA_Init+0x37c>
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800310a:	ea4a 0a01 	orr.w	sl, sl, r1
  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800310e:	1e44      	subs	r4, r0, #1
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003110:	ea49 090a 	orr.w	r9, r9, sl
 8003114:	ea48 0809 	orr.w	r8, r8, r9
 8003118:	ea47 0708 	orr.w	r7, r7, r8
 800311c:	433e      	orrs	r6, r7
 800311e:	ea5b 0606 	orrs.w	r6, fp, r6
 8003122:	d103      	bne.n	800312c <HAL_DMA_Init+0x2a0>
 8003124:	9b01      	ldr	r3, [sp, #4]
 8003126:	2b00      	cmp	r3, #0
 8003128:	f000 811d 	beq.w	8003366 <HAL_DMA_Init+0x4da>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800312c:	4a14      	ldr	r2, [pc, #80]	@ (8003180 <HAL_DMA_Init+0x2f4>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800312e:	4915      	ldr	r1, [pc, #84]	@ (8003184 <HAL_DMA_Init+0x2f8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003130:	4402      	add	r2, r0
 8003132:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003134:	2301      	movs	r3, #1
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003136:	2000      	movs	r0, #0
    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003138:	40a3      	lsls	r3, r4
 800313a:	e9c5 211b 	strd	r2, r1, [r5, #108]	@ 0x6c
 800313e:	676b      	str	r3, [r5, #116]	@ 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003140:	6010      	str	r0, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003142:	604b      	str	r3, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003144:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8003146:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003148:	6568      	str	r0, [r5, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800314a:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
}
 800314e:	b003      	add	sp, #12
 8003150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003154:	40020010 	.word	0x40020010
 8003158:	40020028 	.word	0x40020028
 800315c:	400204b8 	.word	0x400204b8
 8003160:	fe10803f 	.word	0xfe10803f
 8003164:	5c001000 	.word	0x5c001000
 8003168:	5802541c 	.word	0x5802541c
 800316c:	58025458 	.word	0x58025458
 8003170:	5802546c 	.word	0x5802546c
 8003174:	58025408 	.word	0x58025408
 8003178:	58025430 	.word	0x58025430
 800317c:	58025444 	.word	0x58025444
 8003180:	1600963f 	.word	0x1600963f
 8003184:	58025940 	.word	0x58025940
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003188:	6868      	ldr	r0, [r5, #4]
 800318a:	282e      	cmp	r0, #46	@ 0x2e
 800318c:	d932      	bls.n	80031f4 <HAL_DMA_Init+0x368>
 800318e:	383f      	subs	r0, #63	@ 0x3f
 8003190:	2813      	cmp	r0, #19
 8003192:	d806      	bhi.n	80031a2 <HAL_DMA_Init+0x316>
 8003194:	4e7a      	ldr	r6, [pc, #488]	@ (8003380 <HAL_DMA_Init+0x4f4>)
 8003196:	fa26 f000 	lsr.w	r0, r6, r0
 800319a:	07c0      	lsls	r0, r0, #31
 800319c:	d501      	bpl.n	80031a2 <HAL_DMA_Init+0x316>
        registerValue |= DMA_SxCR_TRBUFF;
 800319e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80031a2:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031a4:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80031a6:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031a8:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80031ac:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031b0:	f47f aefe 	bne.w	8002fb0 <HAL_DMA_Init+0x124>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031b4:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 80031b6:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 80031b8:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031ba:	2800      	cmp	r0, #0
 80031bc:	f43f aef8 	beq.w	8002fb0 <HAL_DMA_Init+0x124>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031c0:	2a00      	cmp	r2, #0
 80031c2:	d138      	bne.n	8003236 <HAL_DMA_Init+0x3aa>
    switch (hdma->Init.FIFOThreshold)
 80031c4:	2901      	cmp	r1, #1
 80031c6:	d04d      	beq.n	8003264 <HAL_DMA_Init+0x3d8>
 80031c8:	f031 0202 	bics.w	r2, r1, #2
 80031cc:	f47f aef0 	bne.w	8002fb0 <HAL_DMA_Init+0x124>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031d0:	01c2      	lsls	r2, r0, #7
 80031d2:	f57f aeed 	bpl.w	8002fb0 <HAL_DMA_Init+0x124>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031d6:	2240      	movs	r2, #64	@ 0x40
          hdma->State = HAL_DMA_STATE_READY;
 80031d8:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031da:	656a      	str	r2, [r5, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 80031dc:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 80031e0:	2001      	movs	r0, #1
}
 80031e2:	b003      	add	sp, #12
 80031e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031e8:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 80031ea:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031ec:	656a      	str	r2, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 80031ee:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
        return HAL_ERROR;
 80031f2:	e7f5      	b.n	80031e0 <HAL_DMA_Init+0x354>
 80031f4:	2828      	cmp	r0, #40	@ 0x28
 80031f6:	d9d4      	bls.n	80031a2 <HAL_DMA_Init+0x316>
 80031f8:	e7d1      	b.n	800319e <HAL_DMA_Init+0x312>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80031fa:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031fc:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 80031fe:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	@ 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003202:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003204:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003206:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8003208:	2300      	movs	r3, #0
 800320a:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800320e:	676b      	str	r3, [r5, #116]	@ 0x74
 8003210:	e798      	b.n	8003144 <HAL_DMA_Init+0x2b8>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003212:	6806      	ldr	r6, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003214:	e9d5 070b 	ldrd	r0, r7, [r5, #44]	@ 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003218:	f36f 060f 	bfc	r6, #0, #16
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800321c:	4307      	orrs	r7, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800321e:	f1b6 5f00 	cmp.w	r6, #536870912	@ 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003222:	ea43 0307 	orr.w	r3, r3, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003226:	d2af      	bcs.n	8003188 <HAL_DMA_Init+0x2fc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003228:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800322a:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800322c:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8003230:	f043 0304 	orr.w	r3, r3, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003234:	e7bf      	b.n	80031b6 <HAL_DMA_Init+0x32a>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003236:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 800323a:	d004      	beq.n	8003246 <HAL_DMA_Init+0x3ba>
    switch (hdma->Init.FIFOThreshold)
 800323c:	2902      	cmp	r1, #2
 800323e:	d9ca      	bls.n	80031d6 <HAL_DMA_Init+0x34a>
 8003240:	2903      	cmp	r1, #3
 8003242:	d0c5      	beq.n	80031d0 <HAL_DMA_Init+0x344>
 8003244:	e6b4      	b.n	8002fb0 <HAL_DMA_Init+0x124>
    switch (hdma->Init.FIFOThreshold)
 8003246:	2903      	cmp	r1, #3
 8003248:	f63f aeb2 	bhi.w	8002fb0 <HAL_DMA_Init+0x124>
 800324c:	a201      	add	r2, pc, #4	@ (adr r2, 8003254 <HAL_DMA_Init+0x3c8>)
 800324e:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8003252:	bf00      	nop
 8003254:	080031d7 	.word	0x080031d7
 8003258:	080031d1 	.word	0x080031d1
 800325c:	080031d7 	.word	0x080031d7
 8003260:	08003265 	.word	0x08003265
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003264:	f1b0 7fc0 	cmp.w	r0, #25165824	@ 0x1800000
 8003268:	f47f aea2 	bne.w	8002fb0 <HAL_DMA_Init+0x124>
 800326c:	e7b3      	b.n	80031d6 <HAL_DMA_Init+0x34a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800326e:	4a45      	ldr	r2, [pc, #276]	@ (8003384 <HAL_DMA_Init+0x4f8>)
 8003270:	4945      	ldr	r1, [pc, #276]	@ (8003388 <HAL_DMA_Init+0x4fc>)
 8003272:	4b46      	ldr	r3, [pc, #280]	@ (800338c <HAL_DMA_Init+0x500>)
 8003274:	eba4 0a02 	sub.w	sl, r4, r2
 8003278:	1a61      	subs	r1, r4, r1
 800327a:	4f45      	ldr	r7, [pc, #276]	@ (8003390 <HAL_DMA_Init+0x504>)
 800327c:	eba4 0903 	sub.w	r9, r4, r3
 8003280:	faba fa8a 	clz	sl, sl
 8003284:	3314      	adds	r3, #20
 8003286:	fab1 f181 	clz	r1, r1
 800328a:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 800328e:	fab9 f989 	clz	r9, r9
 8003292:	eba4 0803 	sub.w	r8, r4, r3
 8003296:	0949      	lsrs	r1, r1, #5
 8003298:	ea4f 1959 	mov.w	r9, r9, lsr #5
 800329c:	1be7      	subs	r7, r4, r7
 800329e:	fab8 f888 	clz	r8, r8
 80032a2:	ea4a 0301 	orr.w	r3, sl, r1
 80032a6:	4e3b      	ldr	r6, [pc, #236]	@ (8003394 <HAL_DMA_Init+0x508>)
 80032a8:	3278      	adds	r2, #120	@ 0x78
 80032aa:	ea4f 1858 	mov.w	r8, r8, lsr #5
 80032ae:	ea49 0303 	orr.w	r3, r9, r3
 80032b2:	fab7 f787 	clz	r7, r7
 80032b6:	1ba6      	subs	r6, r4, r6
 80032b8:	eba4 0b02 	sub.w	fp, r4, r2
 80032bc:	ea48 0303 	orr.w	r3, r8, r3
 80032c0:	097f      	lsrs	r7, r7, #5
 80032c2:	fab6 f686 	clz	r6, r6
 80032c6:	3214      	adds	r2, #20
 80032c8:	fabb fb8b 	clz	fp, fp
 80032cc:	433b      	orrs	r3, r7
 80032ce:	0976      	lsrs	r6, r6, #5
 80032d0:	1aa2      	subs	r2, r4, r2
 80032d2:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 80032d6:	4333      	orrs	r3, r6
 80032d8:	fab2 f282 	clz	r2, r2
 80032dc:	ea5b 0303 	orrs.w	r3, fp, r3
 80032e0:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80032e4:	9201      	str	r2, [sp, #4]
 80032e6:	d101      	bne.n	80032ec <HAL_DMA_Init+0x460>
 80032e8:	2a00      	cmp	r2, #0
 80032ea:	d043      	beq.n	8003374 <HAL_DMA_Init+0x4e8>
    hdma->State = HAL_DMA_STATE_BUSY;
 80032ec:	2302      	movs	r3, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80032ee:	f8df e0b8 	ldr.w	lr, [pc, #184]	@ 80033a8 <HAL_DMA_Init+0x51c>
    hdma->State = HAL_DMA_STATE_BUSY;
 80032f2:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80032f6:	2300      	movs	r3, #0
 80032f8:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80032fc:	68ab      	ldr	r3, [r5, #8]
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80032fe:	6822      	ldr	r2, [r4, #0]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003300:	2b40      	cmp	r3, #64	@ 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003302:	ea02 0e0e 	and.w	lr, r2, lr
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003306:	d033      	beq.n	8003370 <HAL_DMA_Init+0x4e4>
 8003308:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 800330c:	fab3 f383 	clz	r3, r3
 8003310:	095b      	lsrs	r3, r3, #5
 8003312:	0398      	lsls	r0, r3, #14
 8003314:	9100      	str	r1, [sp, #0]
 8003316:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 800331a:	ea43 0c02 	orr.w	ip, r3, r2
 800331e:	696a      	ldr	r2, [r5, #20]
 8003320:	69ab      	ldr	r3, [r5, #24]
 8003322:	ea4c 0c02 	orr.w	ip, ip, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003326:	4a1c      	ldr	r2, [pc, #112]	@ (8003398 <HAL_DMA_Init+0x50c>)
 8003328:	ea4c 0c03 	orr.w	ip, ip, r3
 800332c:	69eb      	ldr	r3, [r5, #28]
 800332e:	4422      	add	r2, r4
 8003330:	ea4c 0c03 	orr.w	ip, ip, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003334:	6a2b      	ldr	r3, [r5, #32]
 8003336:	ea4e 1313 	orr.w	r3, lr, r3, lsr #4
 800333a:	ea43 03dc 	orr.w	r3, r3, ip, lsr #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800333e:	4318      	orrs	r0, r3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003340:	4b16      	ldr	r3, [pc, #88]	@ (800339c <HAL_DMA_Init+0x510>)
 8003342:	fba3 2302 	umull	r2, r3, r3, r2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003346:	6020      	str	r0, [r4, #0]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003348:	4628      	mov	r0, r5
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800334a:	091b      	lsrs	r3, r3, #4
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	65eb      	str	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003350:	f7ff fcb2 	bl	8002cb8 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003354:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003356:	4602      	mov	r2, r0
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003358:	9900      	ldr	r1, [sp, #0]
 800335a:	f003 001f 	and.w	r0, r3, #31
 800335e:	2301      	movs	r3, #1
 8003360:	4083      	lsls	r3, r0
 8003362:	6053      	str	r3, [r2, #4]
 8003364:	e6bd      	b.n	80030e2 <HAL_DMA_Init+0x256>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003366:	4a0e      	ldr	r2, [pc, #56]	@ (80033a0 <HAL_DMA_Init+0x514>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003368:	490e      	ldr	r1, [pc, #56]	@ (80033a4 <HAL_DMA_Init+0x518>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800336a:	4402      	add	r2, r0
 800336c:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800336e:	e6e1      	b.n	8003134 <HAL_DMA_Init+0x2a8>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003370:	2010      	movs	r0, #16
 8003372:	e7cf      	b.n	8003314 <HAL_DMA_Init+0x488>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003374:	2240      	movs	r2, #64	@ 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003376:	2303      	movs	r3, #3
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003378:	656a      	str	r2, [r5, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800337a:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 800337e:	e72f      	b.n	80031e0 <HAL_DMA_Init+0x354>
 8003380:	000f030f 	.word	0x000f030f
 8003384:	58025408 	.word	0x58025408
 8003388:	5802541c 	.word	0x5802541c
 800338c:	58025430 	.word	0x58025430
 8003390:	58025458 	.word	0x58025458
 8003394:	5802546c 	.word	0x5802546c
 8003398:	a7fdabf8 	.word	0xa7fdabf8
 800339c:	cccccccd 	.word	0xcccccccd
 80033a0:	1000823f 	.word	0x1000823f
 80033a4:	40020940 	.word	0x40020940
 80033a8:	fffe000f 	.word	0xfffe000f

080033ac <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 80033ac:	2800      	cmp	r0, #0
 80033ae:	f000 8221 	beq.w	80037f4 <HAL_DMA_Start_IT+0x448>
{
 80033b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(hdma);
 80033b6:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
 80033ba:	2c01      	cmp	r4, #1
 80033bc:	f000 8217 	beq.w	80037ee <HAL_DMA_Start_IT+0x442>
 80033c0:	2401      	movs	r4, #1
 80033c2:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80033c6:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
 80033ca:	2c01      	cmp	r4, #1
 80033cc:	d008      	beq.n	80033e0 <HAL_DMA_Start_IT+0x34>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80033ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    __HAL_UNLOCK(hdma);
 80033d2:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80033d4:	6542      	str	r2, [r0, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 80033d6:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
    return HAL_ERROR;
 80033da:	2001      	movs	r0, #1
}
 80033dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80033e0:	2402      	movs	r4, #2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80033e2:	4e69      	ldr	r6, [pc, #420]	@ (8003588 <HAL_DMA_Start_IT+0x1dc>)
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80033e4:	f8df e1a8 	ldr.w	lr, [pc, #424]	@ 8003590 <HAL_DMA_Start_IT+0x1e4>
    hdma->State = HAL_DMA_STATE_BUSY;
 80033e8:	f880 4035 	strb.w	r4, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033ec:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE(hdma);
 80033ee:	4d67      	ldr	r5, [pc, #412]	@ (800358c <HAL_DMA_Start_IT+0x1e0>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033f0:	6544      	str	r4, [r0, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 80033f2:	6804      	ldr	r4, [r0, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80033f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80035a4 <HAL_DMA_Start_IT+0x1f8>
 80033f8:	4574      	cmp	r4, lr
 80033fa:	bf18      	it	ne
 80033fc:	42b4      	cmpne	r4, r6
    __HAL_DMA_DISABLE(hdma);
 80033fe:	f8df c1a8 	ldr.w	ip, [pc, #424]	@ 80035a8 <HAL_DMA_Start_IT+0x1fc>
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003402:	f8d0 a058 	ldr.w	sl, [r0, #88]	@ 0x58
 8003406:	bf0c      	ite	eq
 8003408:	2601      	moveq	r6, #1
 800340a:	2600      	movne	r6, #0
 800340c:	4544      	cmp	r4, r8
 800340e:	bf14      	ite	ne
 8003410:	46b1      	movne	r9, r6
 8003412:	f046 0901 	orreq.w	r9, r6, #1
    __HAL_DMA_DISABLE(hdma);
 8003416:	42ac      	cmp	r4, r5
 8003418:	bf18      	it	ne
 800341a:	4564      	cmpne	r4, ip
 800341c:	bf0c      	ite	eq
 800341e:	2501      	moveq	r5, #1
 8003420:	2500      	movne	r5, #0
 8003422:	f040 80c3 	bne.w	80035ac <HAL_DMA_Start_IT+0x200>
 8003426:	f8d4 c000 	ldr.w	ip, [r4]
 800342a:	f02c 0c01 	bic.w	ip, ip, #1
 800342e:	f8c4 c000 	str.w	ip, [r4]
    if(hdma->DMAmuxRequestGen != 0U)
 8003432:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003436:	e9d0 7619 	ldrd	r7, r6, [r0, #100]	@ 0x64
 800343a:	607e      	str	r6, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 800343c:	f1bc 0f00 	cmp.w	ip, #0
 8003440:	d007      	beq.n	8003452 <HAL_DMA_Start_IT+0xa6>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003442:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 8003446:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003448:	b91d      	cbnz	r5, 8003452 <HAL_DMA_Start_IT+0xa6>
 800344a:	f1b9 0f00 	cmp.w	r9, #0
 800344e:	f000 8130 	beq.w	80036b2 <HAL_DMA_Start_IT+0x306>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003452:	6dc7      	ldr	r7, [r0, #92]	@ 0x5c
 8003454:	f04f 0e3f 	mov.w	lr, #63	@ 0x3f
 8003458:	f007 081f 	and.w	r8, r7, #31
 800345c:	fa0e fe08 	lsl.w	lr, lr, r8
 8003460:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003464:	6827      	ldr	r7, [r4, #0]
 8003466:	f427 2780 	bic.w	r7, r7, #262144	@ 0x40000
 800346a:	6027      	str	r7, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800346c:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800346e:	6883      	ldr	r3, [r0, #8]
 8003470:	2b40      	cmp	r3, #64	@ 0x40
 8003472:	f000 81c1 	beq.w	80037f8 <HAL_DMA_Start_IT+0x44c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003476:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003478:	60e2      	str	r2, [r4, #12]
      if(hdma->XferHalfCpltCallback != NULL)
 800347a:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800347c:	2d00      	cmp	r5, #0
 800347e:	f040 81a1 	bne.w	80037c4 <HAL_DMA_Start_IT+0x418>
 8003482:	4b43      	ldr	r3, [pc, #268]	@ (8003590 <HAL_DMA_Start_IT+0x1e4>)
 8003484:	429c      	cmp	r4, r3
 8003486:	f000 81de 	beq.w	8003846 <HAL_DMA_Start_IT+0x49a>
 800348a:	3318      	adds	r3, #24
 800348c:	429c      	cmp	r4, r3
 800348e:	f000 81f6 	beq.w	800387e <HAL_DMA_Start_IT+0x4d2>
 8003492:	f1b9 0f00 	cmp.w	r9, #0
 8003496:	f040 81c7 	bne.w	8003828 <HAL_DMA_Start_IT+0x47c>
 800349a:	4b3e      	ldr	r3, [pc, #248]	@ (8003594 <HAL_DMA_Start_IT+0x1e8>)
 800349c:	429c      	cmp	r4, r3
 800349e:	f000 8201 	beq.w	80038a4 <HAL_DMA_Start_IT+0x4f8>
 80034a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003598 <HAL_DMA_Start_IT+0x1ec>)
 80034a4:	429c      	cmp	r4, r3
 80034a6:	f000 8209 	beq.w	80038bc <HAL_DMA_Start_IT+0x510>
 80034aa:	3318      	adds	r3, #24
 80034ac:	429c      	cmp	r4, r3
 80034ae:	f000 8223 	beq.w	80038f8 <HAL_DMA_Start_IT+0x54c>
 80034b2:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80034b6:	429c      	cmp	r4, r3
 80034b8:	f000 8233 	beq.w	8003922 <HAL_DMA_Start_IT+0x576>
 80034bc:	3318      	adds	r3, #24
 80034be:	429c      	cmp	r4, r3
 80034c0:	f000 8242 	beq.w	8003948 <HAL_DMA_Start_IT+0x59c>
 80034c4:	3318      	adds	r3, #24
 80034c6:	429c      	cmp	r4, r3
 80034c8:	f000 8249 	beq.w	800395e <HAL_DMA_Start_IT+0x5b2>
 80034cc:	3318      	adds	r3, #24
 80034ce:	429c      	cmp	r4, r3
 80034d0:	f000 8250 	beq.w	8003974 <HAL_DMA_Start_IT+0x5c8>
 80034d4:	3318      	adds	r3, #24
 80034d6:	429c      	cmp	r4, r3
 80034d8:	f000 8257 	beq.w	800398a <HAL_DMA_Start_IT+0x5de>
 80034dc:	3318      	adds	r3, #24
 80034de:	429c      	cmp	r4, r3
 80034e0:	f000 8267 	beq.w	80039b2 <HAL_DMA_Start_IT+0x606>
 80034e4:	3318      	adds	r3, #24
 80034e6:	429c      	cmp	r4, r3
 80034e8:	f000 8265 	beq.w	80039b6 <HAL_DMA_Start_IT+0x60a>
 80034ec:	3318      	adds	r3, #24
 80034ee:	429c      	cmp	r4, r3
 80034f0:	f000 8275 	beq.w	80039de <HAL_DMA_Start_IT+0x632>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80034f4:	6823      	ldr	r3, [r4, #0]
 80034f6:	f023 030e 	bic.w	r3, r3, #14
 80034fa:	f043 030a 	orr.w	r3, r3, #10
 80034fe:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8003500:	b11a      	cbz	r2, 800350a <HAL_DMA_Start_IT+0x15e>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003502:	6823      	ldr	r3, [r4, #0]
 8003504:	f043 0304 	orr.w	r3, r3, #4
 8003508:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800350a:	4b24      	ldr	r3, [pc, #144]	@ (800359c <HAL_DMA_Start_IT+0x1f0>)
 800350c:	4a24      	ldr	r2, [pc, #144]	@ (80035a0 <HAL_DMA_Start_IT+0x1f4>)
 800350e:	4294      	cmp	r4, r2
 8003510:	bf18      	it	ne
 8003512:	429c      	cmpne	r4, r3
 8003514:	f102 0214 	add.w	r2, r2, #20
 8003518:	bf0c      	ite	eq
 800351a:	2301      	moveq	r3, #1
 800351c:	2300      	movne	r3, #0
 800351e:	4294      	cmp	r4, r2
 8003520:	bf08      	it	eq
 8003522:	f043 0301 	orreq.w	r3, r3, #1
 8003526:	3214      	adds	r2, #20
 8003528:	4294      	cmp	r4, r2
 800352a:	bf08      	it	eq
 800352c:	f043 0301 	orreq.w	r3, r3, #1
 8003530:	3214      	adds	r2, #20
 8003532:	4294      	cmp	r4, r2
 8003534:	bf08      	it	eq
 8003536:	f043 0301 	orreq.w	r3, r3, #1
 800353a:	3214      	adds	r2, #20
 800353c:	4294      	cmp	r4, r2
 800353e:	bf08      	it	eq
 8003540:	f043 0301 	orreq.w	r3, r3, #1
 8003544:	3214      	adds	r2, #20
 8003546:	4294      	cmp	r4, r2
 8003548:	bf08      	it	eq
 800354a:	f043 0301 	orreq.w	r3, r3, #1
 800354e:	3214      	adds	r2, #20
 8003550:	4294      	cmp	r4, r2
 8003552:	bf08      	it	eq
 8003554:	f043 0301 	orreq.w	r3, r3, #1
 8003558:	b17b      	cbz	r3, 800357a <HAL_DMA_Start_IT+0x1ce>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800355a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800355c:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	03d2      	lsls	r2, r2, #15
 8003564:	f100 813e 	bmi.w	80037e4 <HAL_DMA_Start_IT+0x438>
      if(hdma->DMAmuxRequestGen != 0U)
 8003568:	f1bc 0f00 	cmp.w	ip, #0
 800356c:	d005      	beq.n	800357a <HAL_DMA_Start_IT+0x1ce>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800356e:	f8dc 3000 	ldr.w	r3, [ip]
 8003572:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003576:	f8cc 3000 	str.w	r3, [ip]
    __HAL_DMA_ENABLE(hdma);
 800357a:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800357c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800357e:	f043 0301 	orr.w	r3, r3, #1
 8003582:	6023      	str	r3, [r4, #0]
}
 8003584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003588:	40020070 	.word	0x40020070
 800358c:	40020028 	.word	0x40020028
 8003590:	40020040 	.word	0x40020040
 8003594:	40020088 	.word	0x40020088
 8003598:	400200a0 	.word	0x400200a0
 800359c:	58025408 	.word	0x58025408
 80035a0:	5802541c 	.word	0x5802541c
 80035a4:	40020058 	.word	0x40020058
 80035a8:	40020010 	.word	0x40020010
    __HAL_DMA_DISABLE(hdma);
 80035ac:	4574      	cmp	r4, lr
 80035ae:	f000 8154 	beq.w	800385a <HAL_DMA_Start_IT+0x4ae>
 80035b2:	4544      	cmp	r4, r8
 80035b4:	f000 815a 	beq.w	800386c <HAL_DMA_Start_IT+0x4c0>
 80035b8:	f1b9 0f00 	cmp.w	r9, #0
 80035bc:	f040 811f 	bne.w	80037fe <HAL_DMA_Start_IT+0x452>
 80035c0:	f8df c434 	ldr.w	ip, [pc, #1076]	@ 80039f8 <HAL_DMA_Start_IT+0x64c>
 80035c4:	4564      	cmp	r4, ip
 80035c6:	f000 8164 	beq.w	8003892 <HAL_DMA_Start_IT+0x4e6>
 80035ca:	f10c 0c18 	add.w	ip, ip, #24
 80035ce:	4564      	cmp	r4, ip
 80035d0:	f000 8180 	beq.w	80038d4 <HAL_DMA_Start_IT+0x528>
 80035d4:	f10c 0c18 	add.w	ip, ip, #24
 80035d8:	4564      	cmp	r4, ip
 80035da:	f000 8184 	beq.w	80038e6 <HAL_DMA_Start_IT+0x53a>
 80035de:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 80035e2:	4564      	cmp	r4, ip
 80035e4:	f000 8194 	beq.w	8003910 <HAL_DMA_Start_IT+0x564>
 80035e8:	f10c 0c18 	add.w	ip, ip, #24
 80035ec:	4564      	cmp	r4, ip
 80035ee:	f000 81a2 	beq.w	8003936 <HAL_DMA_Start_IT+0x58a>
 80035f2:	f10c 0c18 	add.w	ip, ip, #24
 80035f6:	4564      	cmp	r4, ip
 80035f8:	f000 81b3 	beq.w	8003962 <HAL_DMA_Start_IT+0x5b6>
 80035fc:	f10c 0c18 	add.w	ip, ip, #24
 8003600:	4564      	cmp	r4, ip
 8003602:	f000 81b9 	beq.w	8003978 <HAL_DMA_Start_IT+0x5cc>
 8003606:	f10c 0c18 	add.w	ip, ip, #24
 800360a:	4564      	cmp	r4, ip
 800360c:	f000 81bf 	beq.w	800398e <HAL_DMA_Start_IT+0x5e2>
 8003610:	f10c 0c18 	add.w	ip, ip, #24
 8003614:	4564      	cmp	r4, ip
 8003616:	f000 81c3 	beq.w	80039a0 <HAL_DMA_Start_IT+0x5f4>
 800361a:	f10c 0c18 	add.w	ip, ip, #24
 800361e:	4564      	cmp	r4, ip
 8003620:	f000 81cb 	beq.w	80039ba <HAL_DMA_Start_IT+0x60e>
 8003624:	f10c 0c18 	add.w	ip, ip, #24
 8003628:	4564      	cmp	r4, ip
 800362a:	f000 81cf 	beq.w	80039cc <HAL_DMA_Start_IT+0x620>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800362e:	f8df c3cc 	ldr.w	ip, [pc, #972]	@ 80039fc <HAL_DMA_Start_IT+0x650>
 8003632:	f8df e3cc 	ldr.w	lr, [pc, #972]	@ 8003a00 <HAL_DMA_Start_IT+0x654>
 8003636:	4574      	cmp	r4, lr
 8003638:	bf18      	it	ne
 800363a:	4564      	cmpne	r4, ip
 800363c:	f10e 0e28 	add.w	lr, lr, #40	@ 0x28
 8003640:	bf0c      	ite	eq
 8003642:	f04f 0c01 	moveq.w	ip, #1
 8003646:	f04f 0c00 	movne.w	ip, #0
 800364a:	4574      	cmp	r4, lr
 800364c:	bf08      	it	eq
 800364e:	f04c 0c01 	orreq.w	ip, ip, #1
 8003652:	f10e 0e14 	add.w	lr, lr, #20
 8003656:	4574      	cmp	r4, lr
 8003658:	bf08      	it	eq
 800365a:	f04c 0c01 	orreq.w	ip, ip, #1
 800365e:	f10e 0e14 	add.w	lr, lr, #20
 8003662:	4574      	cmp	r4, lr
 8003664:	bf08      	it	eq
 8003666:	f04c 0c01 	orreq.w	ip, ip, #1
 800366a:	f10e 0e14 	add.w	lr, lr, #20
 800366e:	4574      	cmp	r4, lr
 8003670:	bf08      	it	eq
 8003672:	f04c 0c01 	orreq.w	ip, ip, #1
    __HAL_DMA_DISABLE(hdma);
 8003676:	f8d4 e000 	ldr.w	lr, [r4]
 800367a:	f02e 0e01 	bic.w	lr, lr, #1
 800367e:	f8c4 e000 	str.w	lr, [r4]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003682:	f8df e380 	ldr.w	lr, [pc, #896]	@ 8003a04 <HAL_DMA_Start_IT+0x658>
 8003686:	4574      	cmp	r4, lr
 8003688:	bf08      	it	eq
 800368a:	f04c 0c01 	orreq.w	ip, ip, #1
 800368e:	f1bc 0f00 	cmp.w	ip, #0
 8003692:	d103      	bne.n	800369c <HAL_DMA_Start_IT+0x2f0>
 8003694:	f8df c370 	ldr.w	ip, [pc, #880]	@ 8003a08 <HAL_DMA_Start_IT+0x65c>
 8003698:	4564      	cmp	r4, ip
 800369a:	d14f      	bne.n	800373c <HAL_DMA_Start_IT+0x390>
    if(hdma->DMAmuxRequestGen != 0U)
 800369c:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036a0:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 80036a4:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80036a6:	f1bc 0f00 	cmp.w	ip, #0
 80036aa:	d002      	beq.n	80036b2 <HAL_DMA_Start_IT+0x306>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036ac:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 80036b0:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80036b2:	f8df e344 	ldr.w	lr, [pc, #836]	@ 80039f8 <HAL_DMA_Start_IT+0x64c>
 80036b6:	f8df 8354 	ldr.w	r8, [pc, #852]	@ 8003a0c <HAL_DMA_Start_IT+0x660>
 80036ba:	4544      	cmp	r4, r8
 80036bc:	bf18      	it	ne
 80036be:	4574      	cmpne	r4, lr
 80036c0:	f108 0818 	add.w	r8, r8, #24
 80036c4:	bf0c      	ite	eq
 80036c6:	f04f 0e01 	moveq.w	lr, #1
 80036ca:	f04f 0e00 	movne.w	lr, #0
 80036ce:	4544      	cmp	r4, r8
 80036d0:	bf08      	it	eq
 80036d2:	f04e 0e01 	orreq.w	lr, lr, #1
 80036d6:	f508 7856 	add.w	r8, r8, #856	@ 0x358
 80036da:	4544      	cmp	r4, r8
 80036dc:	bf08      	it	eq
 80036de:	f04e 0e01 	orreq.w	lr, lr, #1
 80036e2:	f108 0818 	add.w	r8, r8, #24
 80036e6:	4544      	cmp	r4, r8
 80036e8:	bf08      	it	eq
 80036ea:	f04e 0e01 	orreq.w	lr, lr, #1
 80036ee:	f108 0818 	add.w	r8, r8, #24
 80036f2:	4544      	cmp	r4, r8
 80036f4:	bf08      	it	eq
 80036f6:	f04e 0e01 	orreq.w	lr, lr, #1
 80036fa:	f108 0818 	add.w	r8, r8, #24
 80036fe:	4544      	cmp	r4, r8
 8003700:	bf08      	it	eq
 8003702:	f04e 0e01 	orreq.w	lr, lr, #1
 8003706:	f108 0818 	add.w	r8, r8, #24
 800370a:	4544      	cmp	r4, r8
 800370c:	bf08      	it	eq
 800370e:	f04e 0e01 	orreq.w	lr, lr, #1
 8003712:	f108 0818 	add.w	r8, r8, #24
 8003716:	4544      	cmp	r4, r8
 8003718:	bf08      	it	eq
 800371a:	f04e 0e01 	orreq.w	lr, lr, #1
 800371e:	f108 0818 	add.w	r8, r8, #24
 8003722:	4544      	cmp	r4, r8
 8003724:	bf08      	it	eq
 8003726:	f04e 0e01 	orreq.w	lr, lr, #1
 800372a:	f1be 0f00 	cmp.w	lr, #0
 800372e:	f47f ae90 	bne.w	8003452 <HAL_DMA_Start_IT+0xa6>
 8003732:	f8df e2dc 	ldr.w	lr, [pc, #732]	@ 8003a10 <HAL_DMA_Start_IT+0x664>
 8003736:	4574      	cmp	r4, lr
 8003738:	f43f ae8b 	beq.w	8003452 <HAL_DMA_Start_IT+0xa6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800373c:	f8df c2c0 	ldr.w	ip, [pc, #704]	@ 8003a00 <HAL_DMA_Start_IT+0x654>
 8003740:	f8df e2b8 	ldr.w	lr, [pc, #696]	@ 80039fc <HAL_DMA_Start_IT+0x650>
 8003744:	4574      	cmp	r4, lr
 8003746:	bf18      	it	ne
 8003748:	4564      	cmpne	r4, ip
 800374a:	f10e 0e14 	add.w	lr, lr, #20
 800374e:	bf0c      	ite	eq
 8003750:	f04f 0c01 	moveq.w	ip, #1
 8003754:	f04f 0c00 	movne.w	ip, #0
 8003758:	4574      	cmp	r4, lr
 800375a:	bf08      	it	eq
 800375c:	f04c 0c01 	orreq.w	ip, ip, #1
 8003760:	f10e 0e14 	add.w	lr, lr, #20
 8003764:	4574      	cmp	r4, lr
 8003766:	bf08      	it	eq
 8003768:	f04c 0c01 	orreq.w	ip, ip, #1
 800376c:	f10e 0e14 	add.w	lr, lr, #20
 8003770:	4574      	cmp	r4, lr
 8003772:	bf08      	it	eq
 8003774:	f04c 0c01 	orreq.w	ip, ip, #1
 8003778:	f10e 0e14 	add.w	lr, lr, #20
 800377c:	4574      	cmp	r4, lr
 800377e:	bf08      	it	eq
 8003780:	f04c 0c01 	orreq.w	ip, ip, #1
 8003784:	f10e 0e14 	add.w	lr, lr, #20
 8003788:	4574      	cmp	r4, lr
 800378a:	bf08      	it	eq
 800378c:	f04c 0c01 	orreq.w	ip, ip, #1
 8003790:	f1bc 0f00 	cmp.w	ip, #0
 8003794:	d104      	bne.n	80037a0 <HAL_DMA_Start_IT+0x3f4>
 8003796:	f8df c270 	ldr.w	ip, [pc, #624]	@ 8003a08 <HAL_DMA_Start_IT+0x65c>
 800379a:	4564      	cmp	r4, ip
 800379c:	f040 8125 	bne.w	80039ea <HAL_DMA_Start_IT+0x63e>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80037a0:	6dc6      	ldr	r6, [r0, #92]	@ 0x5c
 80037a2:	f04f 0c01 	mov.w	ip, #1
 80037a6:	f006 0e1f 	and.w	lr, r6, #31
 80037aa:	fa0c fc0e 	lsl.w	ip, ip, lr
 80037ae:	f8ca c004 	str.w	ip, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80037b2:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037b4:	6883      	ldr	r3, [r0, #8]
 80037b6:	2b40      	cmp	r3, #64	@ 0x40
 80037b8:	f000 8113 	beq.w	80039e2 <HAL_DMA_Start_IT+0x636>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80037bc:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80037be:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80037c0:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80037c2:	e65e      	b.n	8003482 <HAL_DMA_Start_IT+0xd6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80037c4:	6823      	ldr	r3, [r4, #0]
 80037c6:	f023 031e 	bic.w	r3, r3, #30
 80037ca:	f043 0316 	orr.w	r3, r3, #22
 80037ce:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80037d0:	b11a      	cbz	r2, 80037da <HAL_DMA_Start_IT+0x42e>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80037d2:	6823      	ldr	r3, [r4, #0]
 80037d4:	f043 0308 	orr.w	r3, r3, #8
 80037d8:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80037da:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	03d2      	lsls	r2, r2, #15
 80037e0:	f57f aec2 	bpl.w	8003568 <HAL_DMA_Start_IT+0x1bc>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	e6bc      	b.n	8003568 <HAL_DMA_Start_IT+0x1bc>
  __HAL_LOCK(hdma);
 80037ee:	2002      	movs	r0, #2
}
 80037f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_ERROR;
 80037f4:	2001      	movs	r0, #1
}
 80037f6:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80037f8:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80037fa:	60e1      	str	r1, [r4, #12]
 80037fc:	e63d      	b.n	800347a <HAL_DMA_Start_IT+0xce>
    __HAL_DMA_DISABLE(hdma);
 80037fe:	f8df e1f0 	ldr.w	lr, [pc, #496]	@ 80039f0 <HAL_DMA_Start_IT+0x644>
 8003802:	f8de c070 	ldr.w	ip, [lr, #112]	@ 0x70
 8003806:	f02c 0c01 	bic.w	ip, ip, #1
 800380a:	f8ce c070 	str.w	ip, [lr, #112]	@ 0x70
    if(hdma->DMAmuxRequestGen != 0U)
 800380e:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003812:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 8003816:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8003818:	f1bc 0f00 	cmp.w	ip, #0
 800381c:	f43f ae19 	beq.w	8003452 <HAL_DMA_Start_IT+0xa6>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003820:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 8003824:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003826:	e614      	b.n	8003452 <HAL_DMA_Start_IT+0xa6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003828:	4971      	ldr	r1, [pc, #452]	@ (80039f0 <HAL_DMA_Start_IT+0x644>)
 800382a:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 800382c:	f023 031e 	bic.w	r3, r3, #30
 8003830:	f043 0316 	orr.w	r3, r3, #22
 8003834:	670b      	str	r3, [r1, #112]	@ 0x70
      if(hdma->XferHalfCpltCallback != NULL)
 8003836:	2a00      	cmp	r2, #0
 8003838:	f43f ae8f 	beq.w	800355a <HAL_DMA_Start_IT+0x1ae>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800383c:	6823      	ldr	r3, [r4, #0]
 800383e:	f043 0308 	orr.w	r3, r3, #8
 8003842:	6023      	str	r3, [r4, #0]
 8003844:	e689      	b.n	800355a <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003846:	496a      	ldr	r1, [pc, #424]	@ (80039f0 <HAL_DMA_Start_IT+0x644>)
 8003848:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800384a:	f023 031e 	bic.w	r3, r3, #30
 800384e:	f043 0316 	orr.w	r3, r3, #22
 8003852:	640b      	str	r3, [r1, #64]	@ 0x40
      if(hdma->XferHalfCpltCallback != NULL)
 8003854:	2a00      	cmp	r2, #0
 8003856:	d1f1      	bne.n	800383c <HAL_DMA_Start_IT+0x490>
 8003858:	e67f      	b.n	800355a <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 800385a:	f8df e194 	ldr.w	lr, [pc, #404]	@ 80039f0 <HAL_DMA_Start_IT+0x644>
 800385e:	f8de c040 	ldr.w	ip, [lr, #64]	@ 0x40
 8003862:	f02c 0c01 	bic.w	ip, ip, #1
 8003866:	f8ce c040 	str.w	ip, [lr, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800386a:	e5e2      	b.n	8003432 <HAL_DMA_Start_IT+0x86>
    __HAL_DMA_DISABLE(hdma);
 800386c:	f8df e180 	ldr.w	lr, [pc, #384]	@ 80039f0 <HAL_DMA_Start_IT+0x644>
 8003870:	f8de c058 	ldr.w	ip, [lr, #88]	@ 0x58
 8003874:	f02c 0c01 	bic.w	ip, ip, #1
 8003878:	f8ce c058 	str.w	ip, [lr, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800387c:	e7c7      	b.n	800380e <HAL_DMA_Start_IT+0x462>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800387e:	495c      	ldr	r1, [pc, #368]	@ (80039f0 <HAL_DMA_Start_IT+0x644>)
 8003880:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 8003882:	f023 031e 	bic.w	r3, r3, #30
 8003886:	f043 0316 	orr.w	r3, r3, #22
 800388a:	658b      	str	r3, [r1, #88]	@ 0x58
      if(hdma->XferHalfCpltCallback != NULL)
 800388c:	2a00      	cmp	r2, #0
 800388e:	d1d5      	bne.n	800383c <HAL_DMA_Start_IT+0x490>
 8003890:	e663      	b.n	800355a <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8003892:	f8df e15c 	ldr.w	lr, [pc, #348]	@ 80039f0 <HAL_DMA_Start_IT+0x644>
 8003896:	f8de c088 	ldr.w	ip, [lr, #136]	@ 0x88
 800389a:	f02c 0c01 	bic.w	ip, ip, #1
 800389e:	f8ce c088 	str.w	ip, [lr, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80038a2:	e6fb      	b.n	800369c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80038a4:	4952      	ldr	r1, [pc, #328]	@ (80039f0 <HAL_DMA_Start_IT+0x644>)
 80038a6:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 80038aa:	f023 031e 	bic.w	r3, r3, #30
 80038ae:	f043 0316 	orr.w	r3, r3, #22
 80038b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      if(hdma->XferHalfCpltCallback != NULL)
 80038b6:	2a00      	cmp	r2, #0
 80038b8:	d1c0      	bne.n	800383c <HAL_DMA_Start_IT+0x490>
 80038ba:	e64e      	b.n	800355a <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80038bc:	494c      	ldr	r1, [pc, #304]	@ (80039f0 <HAL_DMA_Start_IT+0x644>)
 80038be:	f8d1 30a0 	ldr.w	r3, [r1, #160]	@ 0xa0
 80038c2:	f023 031e 	bic.w	r3, r3, #30
 80038c6:	f043 0316 	orr.w	r3, r3, #22
 80038ca:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
      if(hdma->XferHalfCpltCallback != NULL)
 80038ce:	2a00      	cmp	r2, #0
 80038d0:	d1b4      	bne.n	800383c <HAL_DMA_Start_IT+0x490>
 80038d2:	e642      	b.n	800355a <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 80038d4:	f8df e118 	ldr.w	lr, [pc, #280]	@ 80039f0 <HAL_DMA_Start_IT+0x644>
 80038d8:	f8de c0a0 	ldr.w	ip, [lr, #160]	@ 0xa0
 80038dc:	f02c 0c01 	bic.w	ip, ip, #1
 80038e0:	f8ce c0a0 	str.w	ip, [lr, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80038e4:	e6da      	b.n	800369c <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 80038e6:	f8df e108 	ldr.w	lr, [pc, #264]	@ 80039f0 <HAL_DMA_Start_IT+0x644>
 80038ea:	f8de c0b8 	ldr.w	ip, [lr, #184]	@ 0xb8
 80038ee:	f02c 0c01 	bic.w	ip, ip, #1
 80038f2:	f8ce c0b8 	str.w	ip, [lr, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80038f6:	e6d1      	b.n	800369c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80038f8:	493d      	ldr	r1, [pc, #244]	@ (80039f0 <HAL_DMA_Start_IT+0x644>)
 80038fa:	f8d1 30b8 	ldr.w	r3, [r1, #184]	@ 0xb8
 80038fe:	f023 031e 	bic.w	r3, r3, #30
 8003902:	f043 0316 	orr.w	r3, r3, #22
 8003906:	f8c1 30b8 	str.w	r3, [r1, #184]	@ 0xb8
      if(hdma->XferHalfCpltCallback != NULL)
 800390a:	2a00      	cmp	r2, #0
 800390c:	d196      	bne.n	800383c <HAL_DMA_Start_IT+0x490>
 800390e:	e624      	b.n	800355a <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8003910:	f8df e0e0 	ldr.w	lr, [pc, #224]	@ 80039f4 <HAL_DMA_Start_IT+0x648>
 8003914:	f8de c010 	ldr.w	ip, [lr, #16]
 8003918:	f02c 0c01 	bic.w	ip, ip, #1
 800391c:	f8ce c010 	str.w	ip, [lr, #16]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003920:	e6bc      	b.n	800369c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003922:	4934      	ldr	r1, [pc, #208]	@ (80039f4 <HAL_DMA_Start_IT+0x648>)
 8003924:	690b      	ldr	r3, [r1, #16]
 8003926:	f023 031e 	bic.w	r3, r3, #30
 800392a:	f043 0316 	orr.w	r3, r3, #22
 800392e:	610b      	str	r3, [r1, #16]
      if(hdma->XferHalfCpltCallback != NULL)
 8003930:	2a00      	cmp	r2, #0
 8003932:	d183      	bne.n	800383c <HAL_DMA_Start_IT+0x490>
 8003934:	e611      	b.n	800355a <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8003936:	f8df e0bc 	ldr.w	lr, [pc, #188]	@ 80039f4 <HAL_DMA_Start_IT+0x648>
 800393a:	f8de c028 	ldr.w	ip, [lr, #40]	@ 0x28
 800393e:	f02c 0c01 	bic.w	ip, ip, #1
 8003942:	f8ce c028 	str.w	ip, [lr, #40]	@ 0x28
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003946:	e6a9      	b.n	800369c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003948:	492a      	ldr	r1, [pc, #168]	@ (80039f4 <HAL_DMA_Start_IT+0x648>)
 800394a:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800394c:	f023 031e 	bic.w	r3, r3, #30
 8003950:	f043 0316 	orr.w	r3, r3, #22
 8003954:	628b      	str	r3, [r1, #40]	@ 0x28
      if(hdma->XferHalfCpltCallback != NULL)
 8003956:	2a00      	cmp	r2, #0
 8003958:	f47f af70 	bne.w	800383c <HAL_DMA_Start_IT+0x490>
 800395c:	e5fd      	b.n	800355a <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800395e:	4925      	ldr	r1, [pc, #148]	@ (80039f4 <HAL_DMA_Start_IT+0x648>)
 8003960:	e772      	b.n	8003848 <HAL_DMA_Start_IT+0x49c>
    __HAL_DMA_DISABLE(hdma);
 8003962:	f8df e090 	ldr.w	lr, [pc, #144]	@ 80039f4 <HAL_DMA_Start_IT+0x648>
 8003966:	f8de c040 	ldr.w	ip, [lr, #64]	@ 0x40
 800396a:	f02c 0c01 	bic.w	ip, ip, #1
 800396e:	f8ce c040 	str.w	ip, [lr, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003972:	e693      	b.n	800369c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003974:	491f      	ldr	r1, [pc, #124]	@ (80039f4 <HAL_DMA_Start_IT+0x648>)
 8003976:	e783      	b.n	8003880 <HAL_DMA_Start_IT+0x4d4>
    __HAL_DMA_DISABLE(hdma);
 8003978:	f8df e078 	ldr.w	lr, [pc, #120]	@ 80039f4 <HAL_DMA_Start_IT+0x648>
 800397c:	f8de c058 	ldr.w	ip, [lr, #88]	@ 0x58
 8003980:	f02c 0c01 	bic.w	ip, ip, #1
 8003984:	f8ce c058 	str.w	ip, [lr, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003988:	e688      	b.n	800369c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800398a:	491a      	ldr	r1, [pc, #104]	@ (80039f4 <HAL_DMA_Start_IT+0x648>)
 800398c:	e74d      	b.n	800382a <HAL_DMA_Start_IT+0x47e>
    __HAL_DMA_DISABLE(hdma);
 800398e:	f8df e064 	ldr.w	lr, [pc, #100]	@ 80039f4 <HAL_DMA_Start_IT+0x648>
 8003992:	f8de c070 	ldr.w	ip, [lr, #112]	@ 0x70
 8003996:	f02c 0c01 	bic.w	ip, ip, #1
 800399a:	f8ce c070 	str.w	ip, [lr, #112]	@ 0x70
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800399e:	e67d      	b.n	800369c <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 80039a0:	f8df e050 	ldr.w	lr, [pc, #80]	@ 80039f4 <HAL_DMA_Start_IT+0x648>
 80039a4:	f8de c088 	ldr.w	ip, [lr, #136]	@ 0x88
 80039a8:	f02c 0c01 	bic.w	ip, ip, #1
 80039ac:	f8ce c088 	str.w	ip, [lr, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80039b0:	e674      	b.n	800369c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80039b2:	4910      	ldr	r1, [pc, #64]	@ (80039f4 <HAL_DMA_Start_IT+0x648>)
 80039b4:	e777      	b.n	80038a6 <HAL_DMA_Start_IT+0x4fa>
 80039b6:	490f      	ldr	r1, [pc, #60]	@ (80039f4 <HAL_DMA_Start_IT+0x648>)
 80039b8:	e781      	b.n	80038be <HAL_DMA_Start_IT+0x512>
    __HAL_DMA_DISABLE(hdma);
 80039ba:	f8df e038 	ldr.w	lr, [pc, #56]	@ 80039f4 <HAL_DMA_Start_IT+0x648>
 80039be:	f8de c0a0 	ldr.w	ip, [lr, #160]	@ 0xa0
 80039c2:	f02c 0c01 	bic.w	ip, ip, #1
 80039c6:	f8ce c0a0 	str.w	ip, [lr, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80039ca:	e667      	b.n	800369c <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 80039cc:	f8df e024 	ldr.w	lr, [pc, #36]	@ 80039f4 <HAL_DMA_Start_IT+0x648>
 80039d0:	f8de c0b8 	ldr.w	ip, [lr, #184]	@ 0xb8
 80039d4:	f02c 0c01 	bic.w	ip, ip, #1
 80039d8:	f8ce c0b8 	str.w	ip, [lr, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80039dc:	e65e      	b.n	800369c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80039de:	4905      	ldr	r1, [pc, #20]	@ (80039f4 <HAL_DMA_Start_IT+0x648>)
 80039e0:	e78b      	b.n	80038fa <HAL_DMA_Start_IT+0x54e>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80039e2:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80039e4:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80039e6:	60e1      	str	r1, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80039e8:	e54b      	b.n	8003482 <HAL_DMA_Start_IT+0xd6>
 80039ea:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80039ec:	e555      	b.n	800349a <HAL_DMA_Start_IT+0xee>
 80039ee:	bf00      	nop
 80039f0:	40020000 	.word	0x40020000
 80039f4:	40020400 	.word	0x40020400
 80039f8:	40020088 	.word	0x40020088
 80039fc:	5802541c 	.word	0x5802541c
 8003a00:	58025408 	.word	0x58025408
 8003a04:	58025480 	.word	0x58025480
 8003a08:	58025494 	.word	0x58025494
 8003a0c:	400200a0 	.word	0x400200a0
 8003a10:	400204b8 	.word	0x400204b8

08003a14 <HAL_DMA_IRQHandler>:
{
 8003a14:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8003a16:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a18:	4b94      	ldr	r3, [pc, #592]	@ (8003c6c <HAL_DMA_IRQHandler+0x258>)
{
 8003a1a:	b083      	sub	sp, #12
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a1c:	6d85      	ldr	r5, [r0, #88]	@ 0x58
{
 8003a1e:	4607      	mov	r7, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a20:	681e      	ldr	r6, [r3, #0]
  __IO uint32_t count = 0U;
 8003a22:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003a24:	4b92      	ldr	r3, [pc, #584]	@ (8003c70 <HAL_DMA_IRQHandler+0x25c>)
 8003a26:	6802      	ldr	r2, [r0, #0]
 8003a28:	4892      	ldr	r0, [pc, #584]	@ (8003c74 <HAL_DMA_IRQHandler+0x260>)
  tmpisr_dma  = regs_dma->ISR;
 8003a2a:	682c      	ldr	r4, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003a2c:	4282      	cmp	r2, r0
 8003a2e:	bf18      	it	ne
 8003a30:	429a      	cmpne	r2, r3
 8003a32:	f100 0018 	add.w	r0, r0, #24
  tmpisr_bdma = regs_bdma->ISR;
 8003a36:	6829      	ldr	r1, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003a38:	bf0c      	ite	eq
 8003a3a:	2301      	moveq	r3, #1
 8003a3c:	2300      	movne	r3, #0
 8003a3e:	4282      	cmp	r2, r0
 8003a40:	bf08      	it	eq
 8003a42:	f043 0301 	orreq.w	r3, r3, #1
 8003a46:	3018      	adds	r0, #24
 8003a48:	4282      	cmp	r2, r0
 8003a4a:	bf08      	it	eq
 8003a4c:	f043 0301 	orreq.w	r3, r3, #1
 8003a50:	3018      	adds	r0, #24
 8003a52:	4282      	cmp	r2, r0
 8003a54:	bf08      	it	eq
 8003a56:	f043 0301 	orreq.w	r3, r3, #1
 8003a5a:	3018      	adds	r0, #24
 8003a5c:	4282      	cmp	r2, r0
 8003a5e:	bf08      	it	eq
 8003a60:	f043 0301 	orreq.w	r3, r3, #1
 8003a64:	3018      	adds	r0, #24
 8003a66:	4282      	cmp	r2, r0
 8003a68:	bf08      	it	eq
 8003a6a:	f043 0301 	orreq.w	r3, r3, #1
 8003a6e:	3018      	adds	r0, #24
 8003a70:	4282      	cmp	r2, r0
 8003a72:	bf08      	it	eq
 8003a74:	f043 0301 	orreq.w	r3, r3, #1
 8003a78:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8003a7c:	4282      	cmp	r2, r0
 8003a7e:	bf08      	it	eq
 8003a80:	f043 0301 	orreq.w	r3, r3, #1
 8003a84:	3018      	adds	r0, #24
 8003a86:	4282      	cmp	r2, r0
 8003a88:	bf08      	it	eq
 8003a8a:	f043 0301 	orreq.w	r3, r3, #1
 8003a8e:	3018      	adds	r0, #24
 8003a90:	4282      	cmp	r2, r0
 8003a92:	bf08      	it	eq
 8003a94:	f043 0301 	orreq.w	r3, r3, #1
 8003a98:	3018      	adds	r0, #24
 8003a9a:	4282      	cmp	r2, r0
 8003a9c:	bf08      	it	eq
 8003a9e:	f043 0301 	orreq.w	r3, r3, #1
 8003aa2:	3018      	adds	r0, #24
 8003aa4:	4282      	cmp	r2, r0
 8003aa6:	bf08      	it	eq
 8003aa8:	f043 0301 	orreq.w	r3, r3, #1
 8003aac:	3018      	adds	r0, #24
 8003aae:	4282      	cmp	r2, r0
 8003ab0:	bf08      	it	eq
 8003ab2:	f043 0301 	orreq.w	r3, r3, #1
 8003ab6:	3018      	adds	r0, #24
 8003ab8:	4282      	cmp	r2, r0
 8003aba:	bf08      	it	eq
 8003abc:	f043 0301 	orreq.w	r3, r3, #1
 8003ac0:	b91b      	cbnz	r3, 8003aca <HAL_DMA_IRQHandler+0xb6>
 8003ac2:	4b6d      	ldr	r3, [pc, #436]	@ (8003c78 <HAL_DMA_IRQHandler+0x264>)
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	f040 812f 	bne.w	8003d28 <HAL_DMA_IRQHandler+0x314>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003aca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003acc:	2108      	movs	r1, #8
 8003ace:	f003 031f 	and.w	r3, r3, #31
 8003ad2:	4099      	lsls	r1, r3
 8003ad4:	4221      	tst	r1, r4
 8003ad6:	d00b      	beq.n	8003af0 <HAL_DMA_IRQHandler+0xdc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003ad8:	6810      	ldr	r0, [r2, #0]
 8003ada:	0740      	lsls	r0, r0, #29
 8003adc:	d508      	bpl.n	8003af0 <HAL_DMA_IRQHandler+0xdc>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003ade:	6810      	ldr	r0, [r2, #0]
 8003ae0:	f020 0004 	bic.w	r0, r0, #4
 8003ae4:	6010      	str	r0, [r2, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003ae6:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ae8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003aea:	f041 0101 	orr.w	r1, r1, #1
 8003aee:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003af0:	fa24 f103 	lsr.w	r1, r4, r3
 8003af4:	07c8      	lsls	r0, r1, #31
 8003af6:	d509      	bpl.n	8003b0c <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003af8:	6951      	ldr	r1, [r2, #20]
 8003afa:	0609      	lsls	r1, r1, #24
 8003afc:	d506      	bpl.n	8003b0c <HAL_DMA_IRQHandler+0xf8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003afe:	2101      	movs	r1, #1
 8003b00:	4099      	lsls	r1, r3
 8003b02:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b04:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b06:	f041 0102 	orr.w	r1, r1, #2
 8003b0a:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b0c:	2104      	movs	r1, #4
 8003b0e:	4099      	lsls	r1, r3
 8003b10:	4221      	tst	r1, r4
 8003b12:	d007      	beq.n	8003b24 <HAL_DMA_IRQHandler+0x110>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003b14:	6810      	ldr	r0, [r2, #0]
 8003b16:	0780      	lsls	r0, r0, #30
 8003b18:	d504      	bpl.n	8003b24 <HAL_DMA_IRQHandler+0x110>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b1a:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b1c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b1e:	f041 0104 	orr.w	r1, r1, #4
 8003b22:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b24:	2110      	movs	r1, #16
 8003b26:	4099      	lsls	r1, r3
 8003b28:	4221      	tst	r1, r4
 8003b2a:	f000 80b0 	beq.w	8003c8e <HAL_DMA_IRQHandler+0x27a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003b2e:	6810      	ldr	r0, [r2, #0]
 8003b30:	0700      	lsls	r0, r0, #28
 8003b32:	f140 80ac 	bpl.w	8003c8e <HAL_DMA_IRQHandler+0x27a>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b36:	60a9      	str	r1, [r5, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003b38:	6811      	ldr	r1, [r2, #0]
 8003b3a:	f411 2f80 	tst.w	r1, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003b3e:	6811      	ldr	r1, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003b40:	f040 809e 	bne.w	8003c80 <HAL_DMA_IRQHandler+0x26c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003b44:	05c9      	lsls	r1, r1, #23
 8003b46:	d403      	bmi.n	8003b50 <HAL_DMA_IRQHandler+0x13c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003b48:	6811      	ldr	r1, [r2, #0]
 8003b4a:	f021 0108 	bic.w	r1, r1, #8
 8003b4e:	6011      	str	r1, [r2, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8003b50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b52:	2900      	cmp	r1, #0
 8003b54:	f000 809b 	beq.w	8003c8e <HAL_DMA_IRQHandler+0x27a>
            hdma->XferHalfCpltCallback(hdma);
 8003b58:	4638      	mov	r0, r7
 8003b5a:	4788      	blx	r1
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b5e:	2120      	movs	r1, #32
 8003b60:	f003 031f 	and.w	r3, r3, #31
 8003b64:	4099      	lsls	r1, r3
 8003b66:	4221      	tst	r1, r4
 8003b68:	d053      	beq.n	8003c12 <HAL_DMA_IRQHandler+0x1fe>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003b6a:	683a      	ldr	r2, [r7, #0]
 8003b6c:	4840      	ldr	r0, [pc, #256]	@ (8003c70 <HAL_DMA_IRQHandler+0x25c>)
 8003b6e:	4c41      	ldr	r4, [pc, #260]	@ (8003c74 <HAL_DMA_IRQHandler+0x260>)
 8003b70:	42a2      	cmp	r2, r4
 8003b72:	bf18      	it	ne
 8003b74:	4282      	cmpne	r2, r0
 8003b76:	f104 0418 	add.w	r4, r4, #24
 8003b7a:	bf0c      	ite	eq
 8003b7c:	2001      	moveq	r0, #1
 8003b7e:	2000      	movne	r0, #0
 8003b80:	42a2      	cmp	r2, r4
 8003b82:	bf08      	it	eq
 8003b84:	f040 0001 	orreq.w	r0, r0, #1
 8003b88:	3418      	adds	r4, #24
 8003b8a:	42a2      	cmp	r2, r4
 8003b8c:	bf08      	it	eq
 8003b8e:	f040 0001 	orreq.w	r0, r0, #1
 8003b92:	3418      	adds	r4, #24
 8003b94:	42a2      	cmp	r2, r4
 8003b96:	bf08      	it	eq
 8003b98:	f040 0001 	orreq.w	r0, r0, #1
 8003b9c:	3418      	adds	r4, #24
 8003b9e:	42a2      	cmp	r2, r4
 8003ba0:	bf08      	it	eq
 8003ba2:	f040 0001 	orreq.w	r0, r0, #1
 8003ba6:	3418      	adds	r4, #24
 8003ba8:	42a2      	cmp	r2, r4
 8003baa:	bf08      	it	eq
 8003bac:	f040 0001 	orreq.w	r0, r0, #1
 8003bb0:	3418      	adds	r4, #24
 8003bb2:	42a2      	cmp	r2, r4
 8003bb4:	bf08      	it	eq
 8003bb6:	f040 0001 	orreq.w	r0, r0, #1
 8003bba:	f504 7456 	add.w	r4, r4, #856	@ 0x358
 8003bbe:	42a2      	cmp	r2, r4
 8003bc0:	bf08      	it	eq
 8003bc2:	f040 0001 	orreq.w	r0, r0, #1
 8003bc6:	3418      	adds	r4, #24
 8003bc8:	42a2      	cmp	r2, r4
 8003bca:	bf08      	it	eq
 8003bcc:	f040 0001 	orreq.w	r0, r0, #1
 8003bd0:	3418      	adds	r4, #24
 8003bd2:	42a2      	cmp	r2, r4
 8003bd4:	bf08      	it	eq
 8003bd6:	f040 0001 	orreq.w	r0, r0, #1
 8003bda:	3418      	adds	r4, #24
 8003bdc:	42a2      	cmp	r2, r4
 8003bde:	bf08      	it	eq
 8003be0:	f040 0001 	orreq.w	r0, r0, #1
 8003be4:	3418      	adds	r4, #24
 8003be6:	42a2      	cmp	r2, r4
 8003be8:	bf08      	it	eq
 8003bea:	f040 0001 	orreq.w	r0, r0, #1
 8003bee:	3418      	adds	r4, #24
 8003bf0:	42a2      	cmp	r2, r4
 8003bf2:	bf08      	it	eq
 8003bf4:	f040 0001 	orreq.w	r0, r0, #1
 8003bf8:	3418      	adds	r4, #24
 8003bfa:	42a2      	cmp	r2, r4
 8003bfc:	bf08      	it	eq
 8003bfe:	f040 0001 	orreq.w	r0, r0, #1
 8003c02:	2800      	cmp	r0, #0
 8003c04:	d147      	bne.n	8003c96 <HAL_DMA_IRQHandler+0x282>
 8003c06:	481c      	ldr	r0, [pc, #112]	@ (8003c78 <HAL_DMA_IRQHandler+0x264>)
 8003c08:	4282      	cmp	r2, r0
 8003c0a:	d044      	beq.n	8003c96 <HAL_DMA_IRQHandler+0x282>
 8003c0c:	6810      	ldr	r0, [r2, #0]
 8003c0e:	0780      	lsls	r0, r0, #30
 8003c10:	d444      	bmi.n	8003c9c <HAL_DMA_IRQHandler+0x288>
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d070      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x2e6>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003c18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c1a:	07dc      	lsls	r4, r3, #31
 8003c1c:	d51e      	bpl.n	8003c5c <HAL_DMA_IRQHandler+0x248>
        __HAL_DMA_DISABLE(hdma);
 8003c1e:	683a      	ldr	r2, [r7, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8003c20:	2104      	movs	r1, #4
 8003c22:	f887 1035 	strb.w	r1, [r7, #53]	@ 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c26:	4915      	ldr	r1, [pc, #84]	@ (8003c7c <HAL_DMA_IRQHandler+0x268>)
        __HAL_DMA_DISABLE(hdma);
 8003c28:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c2a:	fba1 6106 	umull	r6, r1, r1, r6
        __HAL_DMA_DISABLE(hdma);
 8003c2e:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c32:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 8003c34:	6013      	str	r3, [r2, #0]
 8003c36:	e002      	b.n	8003c3e <HAL_DMA_IRQHandler+0x22a>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003c38:	6813      	ldr	r3, [r2, #0]
 8003c3a:	07d8      	lsls	r0, r3, #31
 8003c3c:	d504      	bpl.n	8003c48 <HAL_DMA_IRQHandler+0x234>
          if (++count > timeout)
 8003c3e:	9b01      	ldr	r3, [sp, #4]
 8003c40:	3301      	adds	r3, #1
 8003c42:	428b      	cmp	r3, r1
 8003c44:	9301      	str	r3, [sp, #4]
 8003c46:	d9f7      	bls.n	8003c38 <HAL_DMA_IRQHandler+0x224>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003c48:	6813      	ldr	r3, [r2, #0]
 8003c4a:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8003c4c:	bf4c      	ite	mi
 8003c4e:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8003c50:	2301      	movpl	r3, #1
 8003c52:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8003c56:	2300      	movs	r3, #0
 8003c58:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
      if(hdma->XferErrorCallback != NULL)
 8003c5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d04b      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x2e6>
          hdma->XferCpltCallback(hdma);
 8003c62:	4638      	mov	r0, r7
}
 8003c64:	b003      	add	sp, #12
 8003c66:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferCpltCallback(hdma);
 8003c6a:	4718      	bx	r3
 8003c6c:	24000004 	.word	0x24000004
 8003c70:	40020010 	.word	0x40020010
 8003c74:	40020028 	.word	0x40020028
 8003c78:	400204b8 	.word	0x400204b8
 8003c7c:	1b4e81b5 	.word	0x1b4e81b5
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003c80:	0308      	lsls	r0, r1, #12
 8003c82:	f57f af65 	bpl.w	8003b50 <HAL_DMA_IRQHandler+0x13c>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003c86:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003c88:	2900      	cmp	r1, #0
 8003c8a:	f47f af65 	bne.w	8003b58 <HAL_DMA_IRQHandler+0x144>
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c8e:	2120      	movs	r1, #32
 8003c90:	4099      	lsls	r1, r3
 8003c92:	420c      	tst	r4, r1
 8003c94:	d0bd      	beq.n	8003c12 <HAL_DMA_IRQHandler+0x1fe>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003c96:	6810      	ldr	r0, [r2, #0]
 8003c98:	06c4      	lsls	r4, r0, #27
 8003c9a:	d5ba      	bpl.n	8003c12 <HAL_DMA_IRQHandler+0x1fe>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c9c:	60a9      	str	r1, [r5, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c9e:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8003ca2:	2904      	cmp	r1, #4
 8003ca4:	d00e      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x2b0>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003ca6:	6813      	ldr	r3, [r2, #0]
 8003ca8:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003cac:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003cae:	d026      	beq.n	8003cfe <HAL_DMA_IRQHandler+0x2ea>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003cb0:	031d      	lsls	r5, r3, #12
 8003cb2:	d531      	bpl.n	8003d18 <HAL_DMA_IRQHandler+0x304>
          if(hdma->XferCpltCallback != NULL)
 8003cb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d0ab      	beq.n	8003c12 <HAL_DMA_IRQHandler+0x1fe>
            hdma->XferCpltCallback(hdma);
 8003cba:	4638      	mov	r0, r7
 8003cbc:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003cbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003cc0:	b1db      	cbz	r3, 8003cfa <HAL_DMA_IRQHandler+0x2e6>
 8003cc2:	e7a9      	b.n	8003c18 <HAL_DMA_IRQHandler+0x204>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003cc4:	6811      	ldr	r1, [r2, #0]
 8003cc6:	f021 0116 	bic.w	r1, r1, #22
 8003cca:	6011      	str	r1, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003ccc:	6951      	ldr	r1, [r2, #20]
 8003cce:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8003cd2:	6151      	str	r1, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003cd4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003cd6:	b319      	cbz	r1, 8003d20 <HAL_DMA_IRQHandler+0x30c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003cd8:	6811      	ldr	r1, [r2, #0]
 8003cda:	f021 0108 	bic.w	r1, r1, #8
 8003cde:	6011      	str	r1, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003ce0:	223f      	movs	r2, #63	@ 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8003ce2:	2101      	movs	r1, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003ce4:	fa02 f303 	lsl.w	r3, r2, r3
          __HAL_UNLOCK(hdma);
 8003ce8:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003cea:	60ab      	str	r3, [r5, #8]
          if(hdma->XferAbortCallback != NULL)
 8003cec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
          hdma->State = HAL_DMA_STATE_READY;
 8003cee:	f887 1035 	strb.w	r1, [r7, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8003cf2:	f887 2034 	strb.w	r2, [r7, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1b3      	bne.n	8003c62 <HAL_DMA_IRQHandler+0x24e>
}
 8003cfa:	b003      	add	sp, #12
 8003cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003cfe:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8003d02:	d1d7      	bne.n	8003cb4 <HAL_DMA_IRQHandler+0x2a0>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003d04:	6811      	ldr	r1, [r2, #0]
 8003d06:	f021 0110 	bic.w	r1, r1, #16
 8003d0a:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8003d0c:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8003d0e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8003d12:	f887 2035 	strb.w	r2, [r7, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 8003d16:	e7cd      	b.n	8003cb4 <HAL_DMA_IRQHandler+0x2a0>
            if(hdma->XferM1CpltCallback != NULL)
 8003d18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d1cd      	bne.n	8003cba <HAL_DMA_IRQHandler+0x2a6>
 8003d1e:	e778      	b.n	8003c12 <HAL_DMA_IRQHandler+0x1fe>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d20:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003d22:	2900      	cmp	r1, #0
 8003d24:	d1d8      	bne.n	8003cd8 <HAL_DMA_IRQHandler+0x2c4>
 8003d26:	e7db      	b.n	8003ce0 <HAL_DMA_IRQHandler+0x2cc>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003d28:	4b40      	ldr	r3, [pc, #256]	@ (8003e2c <HAL_DMA_IRQHandler+0x418>)
 8003d2a:	4841      	ldr	r0, [pc, #260]	@ (8003e30 <HAL_DMA_IRQHandler+0x41c>)
 8003d2c:	4282      	cmp	r2, r0
 8003d2e:	bf18      	it	ne
 8003d30:	429a      	cmpne	r2, r3
 8003d32:	f100 0014 	add.w	r0, r0, #20
 8003d36:	bf0c      	ite	eq
 8003d38:	2301      	moveq	r3, #1
 8003d3a:	2300      	movne	r3, #0
 8003d3c:	4282      	cmp	r2, r0
 8003d3e:	bf08      	it	eq
 8003d40:	f043 0301 	orreq.w	r3, r3, #1
 8003d44:	3014      	adds	r0, #20
 8003d46:	4282      	cmp	r2, r0
 8003d48:	bf08      	it	eq
 8003d4a:	f043 0301 	orreq.w	r3, r3, #1
 8003d4e:	3014      	adds	r0, #20
 8003d50:	4282      	cmp	r2, r0
 8003d52:	bf08      	it	eq
 8003d54:	f043 0301 	orreq.w	r3, r3, #1
 8003d58:	3014      	adds	r0, #20
 8003d5a:	4282      	cmp	r2, r0
 8003d5c:	bf08      	it	eq
 8003d5e:	f043 0301 	orreq.w	r3, r3, #1
 8003d62:	3014      	adds	r0, #20
 8003d64:	4282      	cmp	r2, r0
 8003d66:	bf08      	it	eq
 8003d68:	f043 0301 	orreq.w	r3, r3, #1
 8003d6c:	b913      	cbnz	r3, 8003d74 <HAL_DMA_IRQHandler+0x360>
 8003d6e:	4b31      	ldr	r3, [pc, #196]	@ (8003e34 <HAL_DMA_IRQHandler+0x420>)
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d1c2      	bne.n	8003cfa <HAL_DMA_IRQHandler+0x2e6>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003d74:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003d76:	2404      	movs	r4, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003d78:	6813      	ldr	r3, [r2, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003d7a:	f000 001f 	and.w	r0, r0, #31
 8003d7e:	4084      	lsls	r4, r0
 8003d80:	420c      	tst	r4, r1
 8003d82:	d00b      	beq.n	8003d9c <HAL_DMA_IRQHandler+0x388>
 8003d84:	075e      	lsls	r6, r3, #29
 8003d86:	d509      	bpl.n	8003d9c <HAL_DMA_IRQHandler+0x388>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d88:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003d8a:	606c      	str	r4, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d8c:	d532      	bpl.n	8003df4 <HAL_DMA_IRQHandler+0x3e0>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003d8e:	03da      	lsls	r2, r3, #15
 8003d90:	d436      	bmi.n	8003e00 <HAL_DMA_IRQHandler+0x3ec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003d92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	f47f af64 	bne.w	8003c62 <HAL_DMA_IRQHandler+0x24e>
 8003d9a:	e7ae      	b.n	8003cfa <HAL_DMA_IRQHandler+0x2e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003d9c:	2402      	movs	r4, #2
 8003d9e:	4084      	lsls	r4, r0
 8003da0:	420c      	tst	r4, r1
 8003da2:	d00b      	beq.n	8003dbc <HAL_DMA_IRQHandler+0x3a8>
 8003da4:	079e      	lsls	r6, r3, #30
 8003da6:	d509      	bpl.n	8003dbc <HAL_DMA_IRQHandler+0x3a8>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003da8:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003daa:	606c      	str	r4, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003dac:	d52d      	bpl.n	8003e0a <HAL_DMA_IRQHandler+0x3f6>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003dae:	03da      	lsls	r2, r3, #15
 8003db0:	d437      	bmi.n	8003e22 <HAL_DMA_IRQHandler+0x40e>
          if(hdma->XferM1CpltCallback != NULL)
 8003db2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f47f af54 	bne.w	8003c62 <HAL_DMA_IRQHandler+0x24e>
 8003dba:	e79e      	b.n	8003cfa <HAL_DMA_IRQHandler+0x2e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003dbc:	2408      	movs	r4, #8
 8003dbe:	4084      	lsls	r4, r0
 8003dc0:	420c      	tst	r4, r1
 8003dc2:	d09a      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x2e6>
 8003dc4:	071b      	lsls	r3, r3, #28
 8003dc6:	d598      	bpl.n	8003cfa <HAL_DMA_IRQHandler+0x2e6>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dc8:	6813      	ldr	r3, [r2, #0]
      __HAL_UNLOCK(hdma);
 8003dca:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dcc:	f023 030e 	bic.w	r3, r3, #14
 8003dd0:	6013      	str	r3, [r2, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003dd2:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8003dd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003dd6:	fa03 f000 	lsl.w	r0, r3, r0
 8003dda:	6068      	str	r0, [r5, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ddc:	657b      	str	r3, [r7, #84]	@ 0x54
      __HAL_UNLOCK(hdma);
 8003dde:	f887 1034 	strb.w	r1, [r7, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8003de2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
      if (hdma->XferErrorCallback != NULL)
 8003de6:	2a00      	cmp	r2, #0
 8003de8:	d087      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x2e6>
        hdma->XferErrorCallback(hdma);
 8003dea:	4638      	mov	r0, r7
}
 8003dec:	b003      	add	sp, #12
 8003dee:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        hdma->XferErrorCallback(hdma);
 8003df2:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003df4:	069b      	lsls	r3, r3, #26
 8003df6:	d403      	bmi.n	8003e00 <HAL_DMA_IRQHandler+0x3ec>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003df8:	6813      	ldr	r3, [r2, #0]
 8003dfa:	f023 0304 	bic.w	r3, r3, #4
 8003dfe:	6013      	str	r3, [r2, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8003e00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	f47f af2d 	bne.w	8003c62 <HAL_DMA_IRQHandler+0x24e>
 8003e08:	e777      	b.n	8003cfa <HAL_DMA_IRQHandler+0x2e6>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003e0a:	f013 0320 	ands.w	r3, r3, #32
 8003e0e:	d108      	bne.n	8003e22 <HAL_DMA_IRQHandler+0x40e>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003e10:	6811      	ldr	r1, [r2, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003e12:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003e14:	f021 010a 	bic.w	r1, r1, #10
 8003e18:	6011      	str	r1, [r2, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003e1a:	f887 0035 	strb.w	r0, [r7, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8003e1e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8003e22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	f47f af1c 	bne.w	8003c62 <HAL_DMA_IRQHandler+0x24e>
 8003e2a:	e766      	b.n	8003cfa <HAL_DMA_IRQHandler+0x2e6>
 8003e2c:	58025408 	.word	0x58025408
 8003e30:	5802541c 	.word	0x5802541c
 8003e34:	58025494 	.word	0x58025494

08003e38 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003e38:	680b      	ldr	r3, [r1, #0]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	f000 81dc 	beq.w	80041f8 <HAL_GPIO_Init+0x3c0>
 8003e40:	4ab4      	ldr	r2, [pc, #720]	@ (8004114 <HAL_GPIO_Init+0x2dc>)
 8003e42:	4290      	cmp	r0, r2
  uint32_t position = 0x00U;
 8003e44:	f04f 0200 	mov.w	r2, #0
{
 8003e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003e4c:	f04f 0b01 	mov.w	fp, #1
{
 8003e50:	b085      	sub	sp, #20
 8003e52:	f000 8105 	beq.w	8004060 <HAL_GPIO_Init+0x228>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e56:	f04f 4eb0 	mov.w	lr, #1476395008	@ 0x58000000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003e5a:	9300      	str	r3, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003e5c:	fa0b fc02 	lsl.w	ip, fp, r2
    if (iocurrent != 0x00U)
 8003e60:	9b00      	ldr	r3, [sp, #0]
 8003e62:	ea1c 0a03 	ands.w	sl, ip, r3
 8003e66:	f000 814b 	beq.w	8004100 <HAL_GPIO_Init+0x2c8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e6a:	684d      	ldr	r5, [r1, #4]
 8003e6c:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003e6e:	2303      	movs	r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e70:	f005 0703 	and.w	r7, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003e74:	fa03 f604 	lsl.w	r6, r3, r4
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e78:	f107 38ff 	add.w	r8, r7, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003e7c:	43f6      	mvns	r6, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e7e:	f1b8 0f01 	cmp.w	r8, #1
 8003e82:	f240 815d 	bls.w	8004140 <HAL_GPIO_Init+0x308>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e86:	2f03      	cmp	r7, #3
 8003e88:	f040 81cf 	bne.w	800422a <HAL_GPIO_Init+0x3f2>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e8c:	fa07 f404 	lsl.w	r4, r7, r4
      temp = GPIOx->MODER;
 8003e90:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e92:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003e96:	ea06 0607 	and.w	r6, r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e9a:	ea44 0406 	orr.w	r4, r4, r6
      GPIOx->MODER = temp;
 8003e9e:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ea0:	f000 812e 	beq.w	8004100 <HAL_GPIO_Init+0x2c8>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ea4:	4e9c      	ldr	r6, [pc, #624]	@ (8004118 <HAL_GPIO_Init+0x2e0>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ea6:	f002 0703 	and.w	r7, r2, #3
 8003eaa:	230f      	movs	r3, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003eac:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003eb0:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003eb2:	f044 0402 	orr.w	r4, r4, #2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003eb6:	fa03 fc07 	lsl.w	ip, r3, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003eba:	4b98      	ldr	r3, [pc, #608]	@ (800411c <HAL_GPIO_Init+0x2e4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ebc:	f8c6 40f4 	str.w	r4, [r6, #244]	@ 0xf4
 8003ec0:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
 8003ec4:	f022 0603 	bic.w	r6, r2, #3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003ec8:	4298      	cmp	r0, r3
 8003eca:	f106 46b0 	add.w	r6, r6, #1476395008	@ 0x58000000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ece:	f004 0402 	and.w	r4, r4, #2
 8003ed2:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003ed6:	9403      	str	r4, [sp, #12]
 8003ed8:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8003eda:	68b4      	ldr	r4, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003edc:	ea24 040c 	bic.w	r4, r4, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003ee0:	f000 8178 	beq.w	80041d4 <HAL_GPIO_Init+0x39c>
 8003ee4:	4b8e      	ldr	r3, [pc, #568]	@ (8004120 <HAL_GPIO_Init+0x2e8>)
 8003ee6:	4298      	cmp	r0, r3
 8003ee8:	f000 80de 	beq.w	80040a8 <HAL_GPIO_Init+0x270>
 8003eec:	f8df c234 	ldr.w	ip, [pc, #564]	@ 8004124 <HAL_GPIO_Init+0x2ec>
 8003ef0:	4560      	cmp	r0, ip
 8003ef2:	f000 817b 	beq.w	80041ec <HAL_GPIO_Init+0x3b4>
 8003ef6:	f8df c230 	ldr.w	ip, [pc, #560]	@ 8004128 <HAL_GPIO_Init+0x2f0>
 8003efa:	4560      	cmp	r0, ip
 8003efc:	f000 817d 	beq.w	80041fa <HAL_GPIO_Init+0x3c2>
 8003f00:	f8df c228 	ldr.w	ip, [pc, #552]	@ 800412c <HAL_GPIO_Init+0x2f4>
 8003f04:	4560      	cmp	r0, ip
 8003f06:	f000 816b 	beq.w	80041e0 <HAL_GPIO_Init+0x3a8>
 8003f0a:	f8df c224 	ldr.w	ip, [pc, #548]	@ 8004130 <HAL_GPIO_Init+0x2f8>
 8003f0e:	4560      	cmp	r0, ip
 8003f10:	f000 8179 	beq.w	8004206 <HAL_GPIO_Init+0x3ce>
 8003f14:	f8df c21c 	ldr.w	ip, [pc, #540]	@ 8004134 <HAL_GPIO_Init+0x2fc>
 8003f18:	4560      	cmp	r0, ip
 8003f1a:	f000 817a 	beq.w	8004212 <HAL_GPIO_Init+0x3da>
 8003f1e:	f8df c218 	ldr.w	ip, [pc, #536]	@ 8004138 <HAL_GPIO_Init+0x300>
 8003f22:	4560      	cmp	r0, ip
 8003f24:	f000 817b 	beq.w	800421e <HAL_GPIO_Init+0x3e6>
 8003f28:	f8df c210 	ldr.w	ip, [pc, #528]	@ 800413c <HAL_GPIO_Init+0x304>
 8003f2c:	4560      	cmp	r0, ip
 8003f2e:	bf0c      	ite	eq
 8003f30:	f04f 0c09 	moveq.w	ip, #9
 8003f34:	f04f 0c0a 	movne.w	ip, #10
 8003f38:	fa0c f707 	lsl.w	r7, ip, r7
 8003f3c:	433c      	orrs	r4, r7
 8003f3e:	e0b8      	b.n	80040b2 <HAL_GPIO_Init+0x27a>
        temp = GPIOx->OSPEEDR;
 8003f40:	f8d0 9008 	ldr.w	r9, [r0, #8]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f44:	2c02      	cmp	r4, #2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f46:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003f48:	ea0a 0909 	and.w	r9, sl, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f4c:	fa06 f807 	lsl.w	r8, r6, r7
 8003f50:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8003f54:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f58:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8003f5c:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f60:	fa08 f802 	lsl.w	r8, r8, r2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f64:	ea29 0e0e 	bic.w	lr, r9, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f68:	ea48 0e0e 	orr.w	lr, r8, lr
        GPIOx->OTYPER = temp;
 8003f6c:	f8c0 e004 	str.w	lr, [r0, #4]
      temp = GPIOx->PUPDR;
 8003f70:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f74:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003f76:	ea0a 0808 	and.w	r8, sl, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f7a:	fa06 fe07 	lsl.w	lr, r6, r7
 8003f7e:	ea4e 0e08 	orr.w	lr, lr, r8
      GPIOx->PUPDR = temp;
 8003f82:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f86:	d117      	bne.n	8003fb8 <HAL_GPIO_Init+0x180>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003f88:	f002 0e07 	and.w	lr, r2, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f8c:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8003f8e:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003f92:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8003f96:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f9a:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 8003f9e:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003fa2:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003fa4:	260f      	movs	r6, #15
 8003fa6:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003faa:	9e00      	ldr	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003fac:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003fb0:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8003fb4:	f8c8 e020 	str.w	lr, [r8, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fb8:	40bc      	lsls	r4, r7
      temp = GPIOx->MODER;
 8003fba:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fbc:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003fc0:	ea07 070a 	and.w	r7, r7, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fc4:	ea44 0407 	orr.w	r4, r4, r7
      GPIOx->MODER = temp;
 8003fc8:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fca:	d045      	beq.n	8004058 <HAL_GPIO_Init+0x220>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fcc:	4f52      	ldr	r7, [pc, #328]	@ (8004118 <HAL_GPIO_Init+0x2e0>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003fce:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fd0:	f8d7 40f4 	ldr.w	r4, [r7, #244]	@ 0xf4
 8003fd4:	f044 0402 	orr.w	r4, r4, #2
 8003fd8:	f8c7 40f4 	str.w	r4, [r7, #244]	@ 0xf4
 8003fdc:	f8d7 40f4 	ldr.w	r4, [r7, #244]	@ 0xf4
 8003fe0:	f022 0703 	bic.w	r7, r2, #3
 8003fe4:	f004 0402 	and.w	r4, r4, #2
 8003fe8:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
 8003fec:	9403      	str	r4, [sp, #12]
 8003fee:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8003ff2:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ff4:	f002 0403 	and.w	r4, r2, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8003ff8:	f8d7 e008 	ldr.w	lr, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ffc:	00a4      	lsls	r4, r4, #2
 8003ffe:	fa06 f404 	lsl.w	r4, r6, r4
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004002:	02ee      	lsls	r6, r5, #11
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004004:	ea2e 0404 	bic.w	r4, lr, r4
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004008:	60bc      	str	r4, [r7, #8]
        temp = EXTI->RTSR1;
 800400a:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
        temp &= ~(iocurrent);
 800400e:	ea6f 070c 	mvn.w	r7, ip
        temp = EXTI->RTSR1;
 8004012:	6824      	ldr	r4, [r4, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004014:	f100 80d2 	bmi.w	80041bc <HAL_GPIO_Init+0x384>
        temp &= ~(iocurrent);
 8004018:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 800401a:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 800401e:	6034      	str	r4, [r6, #0]

        temp = EXTI->FTSR1;
 8004020:	6874      	ldr	r4, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004022:	02ae      	lsls	r6, r5, #10
 8004024:	f100 80d3 	bmi.w	80041ce <HAL_GPIO_Init+0x396>
        temp &= ~(iocurrent);
 8004028:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 800402a:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 800402e:	6074      	str	r4, [r6, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004030:	f8d6 4084 	ldr.w	r4, [r6, #132]	@ 0x84
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004034:	03ae      	lsls	r6, r5, #14
 8004036:	f100 80c7 	bmi.w	80041c8 <HAL_GPIO_Init+0x390>
        temp &= ~(iocurrent);
 800403a:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800403c:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004040:	03ed      	lsls	r5, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8004042:	f8c6 4084 	str.w	r4, [r6, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8004046:	f8d6 4080 	ldr.w	r4, [r6, #128]	@ 0x80
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800404a:	f100 80ba 	bmi.w	80041c2 <HAL_GPIO_Init+0x38a>
        temp &= ~(iocurrent);
 800404e:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004050:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8004054:	f8c5 4080 	str.w	r4, [r5, #128]	@ 0x80
      }
    }

    position++;
 8004058:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800405a:	fa33 f402 	lsrs.w	r4, r3, r2
 800405e:	d055      	beq.n	800410c <HAL_GPIO_Init+0x2d4>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004060:	fa0b fe02 	lsl.w	lr, fp, r2
    if (iocurrent != 0x00U)
 8004064:	ea13 0c0e 	ands.w	ip, r3, lr
 8004068:	d0f6      	beq.n	8004058 <HAL_GPIO_Init+0x220>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800406a:	684d      	ldr	r5, [r1, #4]
 800406c:	0057      	lsls	r7, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800406e:	2603      	movs	r6, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004070:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004074:	fa06 f807 	lsl.w	r8, r6, r7
 8004078:	ea6f 0a08 	mvn.w	sl, r8
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800407c:	f104 38ff 	add.w	r8, r4, #4294967295
 8004080:	f1b8 0f01 	cmp.w	r8, #1
 8004084:	f67f af5c 	bls.w	8003f40 <HAL_GPIO_Init+0x108>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004088:	2c03      	cmp	r4, #3
 800408a:	d095      	beq.n	8003fb8 <HAL_GPIO_Init+0x180>
      temp = GPIOx->PUPDR;
 800408c:	f8df 8084 	ldr.w	r8, [pc, #132]	@ 8004114 <HAL_GPIO_Init+0x2dc>
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004090:	688e      	ldr	r6, [r1, #8]
      temp = GPIOx->PUPDR;
 8004092:	f8d8 900c 	ldr.w	r9, [r8, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004096:	fa06 fe07 	lsl.w	lr, r6, r7
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800409a:	ea0a 0909 	and.w	r9, sl, r9
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800409e:	ea4e 0e09 	orr.w	lr, lr, r9
      GPIOx->PUPDR = temp;
 80040a2:	f8c8 e00c 	str.w	lr, [r8, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040a6:	e787      	b.n	8003fb8 <HAL_GPIO_Init+0x180>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80040a8:	f04f 0c02 	mov.w	ip, #2
 80040ac:	fa0c f707 	lsl.w	r7, ip, r7
 80040b0:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040b2:	60b4      	str	r4, [r6, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040b4:	02ef      	lsls	r7, r5, #11
        temp = EXTI->RTSR1;
 80040b6:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
 80040ba:	ea6f 060a 	mvn.w	r6, sl
          temp |= iocurrent;
 80040be:	bf4c      	ite	mi
 80040c0:	ea4a 0404 	orrmi.w	r4, sl, r4
        temp &= ~(iocurrent);
 80040c4:	4034      	andpl	r4, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040c6:	02ab      	lsls	r3, r5, #10
        EXTI->RTSR1 = temp;
 80040c8:	f8ce 4000 	str.w	r4, [lr]
        temp = EXTI->FTSR1;
 80040cc:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
 80040d0:	bf54      	ite	pl
 80040d2:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80040d4:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040d8:	03af      	lsls	r7, r5, #14
        EXTI->FTSR1 = temp;
 80040da:	f8ce 4004 	str.w	r4, [lr, #4]
        temp = EXTI_CurrentCPU->EMR1;
 80040de:	f8de 4084 	ldr.w	r4, [lr, #132]	@ 0x84
        temp &= ~(iocurrent);
 80040e2:	bf54      	ite	pl
 80040e4:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80040e6:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040ea:	03eb      	lsls	r3, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 80040ec:	f8ce 4084 	str.w	r4, [lr, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 80040f0:	f8de 4080 	ldr.w	r4, [lr, #128]	@ 0x80
        temp &= ~(iocurrent);
 80040f4:	bf54      	ite	pl
 80040f6:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80040f8:	ea4a 0404 	orrmi.w	r4, sl, r4
        EXTI_CurrentCPU->IMR1 = temp;
 80040fc:	f8ce 4080 	str.w	r4, [lr, #128]	@ 0x80
    position++;
 8004100:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004102:	9b00      	ldr	r3, [sp, #0]
 8004104:	fa33 f402 	lsrs.w	r4, r3, r2
 8004108:	f47f aea8 	bne.w	8003e5c <HAL_GPIO_Init+0x24>
  }
}
 800410c:	b005      	add	sp, #20
 800410e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004112:	bf00      	nop
 8004114:	58020000 	.word	0x58020000
 8004118:	58024400 	.word	0x58024400
 800411c:	58020400 	.word	0x58020400
 8004120:	58020800 	.word	0x58020800
 8004124:	58020c00 	.word	0x58020c00
 8004128:	58021000 	.word	0x58021000
 800412c:	58021400 	.word	0x58021400
 8004130:	58021800 	.word	0x58021800
 8004134:	58021c00 	.word	0x58021c00
 8004138:	58022000 	.word	0x58022000
 800413c:	58022400 	.word	0x58022400
        temp = GPIOx->OSPEEDR;
 8004140:	f8d0 9008 	ldr.w	r9, [r0, #8]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004144:	2f02      	cmp	r7, #2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004146:	68cb      	ldr	r3, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004148:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 800414c:	fa03 f804 	lsl.w	r8, r3, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004150:	688b      	ldr	r3, [r1, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004152:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8004156:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800415a:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 800415e:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004162:	fa08 f802 	lsl.w	r8, r8, r2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004166:	ea29 0c0c 	bic.w	ip, r9, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800416a:	ea48 0c0c 	orr.w	ip, r8, ip
        GPIOx->OTYPER = temp;
 800416e:	f8c0 c004 	str.w	ip, [r0, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004172:	fa03 fc04 	lsl.w	ip, r3, r4
      temp = GPIOx->PUPDR;
 8004176:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800417a:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800417e:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8004182:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004186:	f47f ae81 	bne.w	8003e8c <HAL_GPIO_Init+0x54>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800418a:	f002 0c07 	and.w	ip, r2, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800418e:	690b      	ldr	r3, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8004190:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004194:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8004198:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800419c:	fa03 f30c 	lsl.w	r3, r3, ip
        temp = GPIOx->AFR[position >> 3U];
 80041a0:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80041a4:	9301      	str	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80041a6:	230f      	movs	r3, #15
 80041a8:	fa03 fc0c 	lsl.w	ip, r3, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80041ac:	9b01      	ldr	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80041ae:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80041b2:	ea43 0c09 	orr.w	ip, r3, r9
        GPIOx->AFR[position >> 3U] = temp;
 80041b6:	f8c8 c020 	str.w	ip, [r8, #32]
 80041ba:	e667      	b.n	8003e8c <HAL_GPIO_Init+0x54>
          temp |= iocurrent;
 80041bc:	ea44 040c 	orr.w	r4, r4, ip
 80041c0:	e72b      	b.n	800401a <HAL_GPIO_Init+0x1e2>
          temp |= iocurrent;
 80041c2:	ea44 040c 	orr.w	r4, r4, ip
 80041c6:	e743      	b.n	8004050 <HAL_GPIO_Init+0x218>
          temp |= iocurrent;
 80041c8:	ea4c 0404 	orr.w	r4, ip, r4
 80041cc:	e736      	b.n	800403c <HAL_GPIO_Init+0x204>
          temp |= iocurrent;
 80041ce:	ea44 040c 	orr.w	r4, r4, ip
 80041d2:	e72a      	b.n	800402a <HAL_GPIO_Init+0x1f2>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80041d4:	f04f 0c01 	mov.w	ip, #1
 80041d8:	fa0c f707 	lsl.w	r7, ip, r7
 80041dc:	433c      	orrs	r4, r7
 80041de:	e768      	b.n	80040b2 <HAL_GPIO_Init+0x27a>
 80041e0:	f04f 0c05 	mov.w	ip, #5
 80041e4:	fa0c f707 	lsl.w	r7, ip, r7
 80041e8:	433c      	orrs	r4, r7
 80041ea:	e762      	b.n	80040b2 <HAL_GPIO_Init+0x27a>
 80041ec:	f04f 0c03 	mov.w	ip, #3
 80041f0:	fa0c f707 	lsl.w	r7, ip, r7
 80041f4:	433c      	orrs	r4, r7
 80041f6:	e75c      	b.n	80040b2 <HAL_GPIO_Init+0x27a>
 80041f8:	4770      	bx	lr
 80041fa:	f04f 0c04 	mov.w	ip, #4
 80041fe:	fa0c f707 	lsl.w	r7, ip, r7
 8004202:	433c      	orrs	r4, r7
 8004204:	e755      	b.n	80040b2 <HAL_GPIO_Init+0x27a>
 8004206:	f04f 0c06 	mov.w	ip, #6
 800420a:	fa0c f707 	lsl.w	r7, ip, r7
 800420e:	433c      	orrs	r4, r7
 8004210:	e74f      	b.n	80040b2 <HAL_GPIO_Init+0x27a>
 8004212:	f04f 0c07 	mov.w	ip, #7
 8004216:	fa0c f707 	lsl.w	r7, ip, r7
 800421a:	433c      	orrs	r4, r7
 800421c:	e749      	b.n	80040b2 <HAL_GPIO_Init+0x27a>
 800421e:	f04f 0c08 	mov.w	ip, #8
 8004222:	fa0c f707 	lsl.w	r7, ip, r7
 8004226:	433c      	orrs	r4, r7
 8004228:	e743      	b.n	80040b2 <HAL_GPIO_Init+0x27a>
      temp = GPIOx->PUPDR;
 800422a:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800422e:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004230:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004234:	fa03 fc04 	lsl.w	ip, r3, r4
 8004238:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 800423c:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004240:	e624      	b.n	8003e8c <HAL_GPIO_Init+0x54>
 8004242:	bf00      	nop

08004244 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004244:	b902      	cbnz	r2, 8004248 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004246:	0409      	lsls	r1, r1, #16
 8004248:	6181      	str	r1, [r0, #24]
  }
}
 800424a:	4770      	bx	lr

0800424c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800424c:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800424e:	4c10      	ldr	r4, [pc, #64]	@ (8004290 <HAL_PWREx_ConfigSupply+0x44>)
 8004250:	68e3      	ldr	r3, [r4, #12]
 8004252:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004256:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004258:	d105      	bne.n	8004266 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800425a:	f003 0307 	and.w	r3, r3, #7
 800425e:	1a18      	subs	r0, r3, r0
 8004260:	bf18      	it	ne
 8004262:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8004264:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004266:	f023 0307 	bic.w	r3, r3, #7
 800426a:	4303      	orrs	r3, r0
 800426c:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 800426e:	f7fd fb77 	bl	8001960 <HAL_GetTick>
 8004272:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004274:	e005      	b.n	8004282 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004276:	f7fd fb73 	bl	8001960 <HAL_GetTick>
 800427a:	1b40      	subs	r0, r0, r5
 800427c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8004280:	d804      	bhi.n	800428c <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004282:	6863      	ldr	r3, [r4, #4]
 8004284:	049b      	lsls	r3, r3, #18
 8004286:	d5f6      	bpl.n	8004276 <HAL_PWREx_ConfigSupply+0x2a>
      return HAL_OK;
 8004288:	2000      	movs	r0, #0
}
 800428a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800428c:	2001      	movs	r0, #1
}
 800428e:	bd38      	pop	{r3, r4, r5, pc}
 8004290:	58024800 	.word	0x58024800

08004294 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004294:	4b33      	ldr	r3, [pc, #204]	@ (8004364 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8004296:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004298:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800429a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800429c:	6add      	ldr	r5, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 800429e:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80042a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80042a4:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 80042a8:	d036      	beq.n	8004318 <HAL_RCC_GetSysClockFreq.part.0+0x84>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80042aa:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80042ae:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80042b2:	f001 0103 	and.w	r1, r1, #3
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042b6:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80042ba:	fb05 f202 	mul.w	r2, r5, r2
        switch (pllsource)
 80042be:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80042c4:	ee06 2a90 	vmov	s13, r2
 80042c8:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 80042cc:	d002      	beq.n	80042d4 <HAL_RCC_GetSysClockFreq.part.0+0x40>
 80042ce:	2902      	cmp	r1, #2
 80042d0:	d042      	beq.n	8004358 <HAL_RCC_GetSysClockFreq.part.0+0xc4>
 80042d2:	b319      	cbz	r1, 800431c <HAL_RCC_GetSysClockFreq.part.0+0x88>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042d4:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8004368 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 80042d8:	ee87 6a87 	vdiv.f32	s12, s15, s14
 80042dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042e2:	ee07 3a90 	vmov	s15, r3
 80042e6:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80042ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042ee:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80042f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042f6:	ee67 7a86 	vmul.f32	s15, s15, s12
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80042fa:	4b1a      	ldr	r3, [pc, #104]	@ (8004364 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
 80042fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fe:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004302:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004304:	ee07 3a10 	vmov	s14, r3
 8004308:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800430c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004310:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8004314:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8004318:	bc30      	pop	{r4, r5}
 800431a:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	0692      	lsls	r2, r2, #26
 8004320:	d51d      	bpl.n	800435e <HAL_RCC_GetSysClockFreq.part.0+0xca>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004322:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004324:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004328:	4a10      	ldr	r2, [pc, #64]	@ (800436c <HAL_RCC_GetSysClockFreq.part.0+0xd8>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800432a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800432c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004330:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004334:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004336:	ee06 3a10 	vmov	s12, r3
 800433a:	ee05 2a90 	vmov	s11, r2
 800433e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004342:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8004346:	ee36 6a27 	vadd.f32	s12, s12, s15
 800434a:	eec5 7a87 	vdiv.f32	s15, s11, s14
 800434e:	ee36 7a26 	vadd.f32	s14, s12, s13
 8004352:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004356:	e7d0      	b.n	80042fa <HAL_RCC_GetSysClockFreq.part.0+0x66>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004358:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004370 <HAL_RCC_GetSysClockFreq.part.0+0xdc>
 800435c:	e7bc      	b.n	80042d8 <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800435e:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004374 <HAL_RCC_GetSysClockFreq.part.0+0xe0>
 8004362:	e7b9      	b.n	80042d8 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8004364:	58024400 	.word	0x58024400
 8004368:	4a742400 	.word	0x4a742400
 800436c:	03d09000 	.word	0x03d09000
 8004370:	4bbebc20 	.word	0x4bbebc20
 8004374:	4c742400 	.word	0x4c742400

08004378 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8004378:	2800      	cmp	r0, #0
 800437a:	f000 82e7 	beq.w	800494c <HAL_RCC_OscConfig+0x5d4>
{
 800437e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004380:	6803      	ldr	r3, [r0, #0]
 8004382:	4604      	mov	r4, r0
 8004384:	07d9      	lsls	r1, r3, #31
 8004386:	d52e      	bpl.n	80043e6 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004388:	4997      	ldr	r1, [pc, #604]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
 800438a:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800438c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800438e:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004392:	2a10      	cmp	r2, #16
 8004394:	f000 80ee 	beq.w	8004574 <HAL_RCC_OscConfig+0x1fc>
 8004398:	2a18      	cmp	r2, #24
 800439a:	f000 80e6 	beq.w	800456a <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800439e:	6863      	ldr	r3, [r4, #4]
 80043a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043a4:	f000 8111 	beq.w	80045ca <HAL_RCC_OscConfig+0x252>
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	f000 8167 	beq.w	800467c <HAL_RCC_OscConfig+0x304>
 80043ae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043b2:	4b8d      	ldr	r3, [pc, #564]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	f000 8288 	beq.w	80048ca <HAL_RCC_OscConfig+0x552>
 80043ba:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80043be:	601a      	str	r2, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80043c6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80043c8:	f7fd faca 	bl	8001960 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043cc:	4e86      	ldr	r6, [pc, #536]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
        tickstart = HAL_GetTick();
 80043ce:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043d0:	e005      	b.n	80043de <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043d2:	f7fd fac5 	bl	8001960 <HAL_GetTick>
 80043d6:	1b40      	subs	r0, r0, r5
 80043d8:	2864      	cmp	r0, #100	@ 0x64
 80043da:	f200 814d 	bhi.w	8004678 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043de:	6833      	ldr	r3, [r6, #0]
 80043e0:	039b      	lsls	r3, r3, #14
 80043e2:	d5f6      	bpl.n	80043d2 <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043e4:	6823      	ldr	r3, [r4, #0]
 80043e6:	079d      	lsls	r5, r3, #30
 80043e8:	d470      	bmi.n	80044cc <HAL_RCC_OscConfig+0x154>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80043ea:	06d9      	lsls	r1, r3, #27
 80043ec:	d533      	bpl.n	8004456 <HAL_RCC_OscConfig+0xde>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043ee:	4a7e      	ldr	r2, [pc, #504]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
 80043f0:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80043f2:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80043f8:	2b08      	cmp	r3, #8
 80043fa:	f000 80cb 	beq.w	8004594 <HAL_RCC_OscConfig+0x21c>
 80043fe:	2b18      	cmp	r3, #24
 8004400:	f000 80c3 	beq.w	800458a <HAL_RCC_OscConfig+0x212>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004404:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8004406:	4d78      	ldr	r5, [pc, #480]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004408:	2b00      	cmp	r3, #0
 800440a:	f000 816f 	beq.w	80046ec <HAL_RCC_OscConfig+0x374>
        __HAL_RCC_CSI_ENABLE();
 800440e:	682b      	ldr	r3, [r5, #0]
 8004410:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004414:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004416:	f7fd faa3 	bl	8001960 <HAL_GetTick>
 800441a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800441c:	e005      	b.n	800442a <HAL_RCC_OscConfig+0xb2>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800441e:	f7fd fa9f 	bl	8001960 <HAL_GetTick>
 8004422:	1b80      	subs	r0, r0, r6
 8004424:	2802      	cmp	r0, #2
 8004426:	f200 8127 	bhi.w	8004678 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800442a:	682b      	ldr	r3, [r5, #0]
 800442c:	05db      	lsls	r3, r3, #23
 800442e:	d5f6      	bpl.n	800441e <HAL_RCC_OscConfig+0xa6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004430:	f7fd fa9c 	bl	800196c <HAL_GetREVID>
 8004434:	f241 0303 	movw	r3, #4099	@ 0x1003
 8004438:	4298      	cmp	r0, r3
 800443a:	f200 8267 	bhi.w	800490c <HAL_RCC_OscConfig+0x594>
 800443e:	6a22      	ldr	r2, [r4, #32]
 8004440:	686b      	ldr	r3, [r5, #4]
 8004442:	2a20      	cmp	r2, #32
 8004444:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004448:	bf0c      	ite	eq
 800444a:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 800444e:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8004452:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004454:	6823      	ldr	r3, [r4, #0]
 8004456:	071d      	lsls	r5, r3, #28
 8004458:	d516      	bpl.n	8004488 <HAL_RCC_OscConfig+0x110>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800445a:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800445c:	4d62      	ldr	r5, [pc, #392]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800445e:	2b00      	cmp	r3, #0
 8004460:	f000 8122 	beq.w	80046a8 <HAL_RCC_OscConfig+0x330>
      __HAL_RCC_LSI_ENABLE();
 8004464:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8004466:	f043 0301 	orr.w	r3, r3, #1
 800446a:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 800446c:	f7fd fa78 	bl	8001960 <HAL_GetTick>
 8004470:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004472:	e005      	b.n	8004480 <HAL_RCC_OscConfig+0x108>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004474:	f7fd fa74 	bl	8001960 <HAL_GetTick>
 8004478:	1b80      	subs	r0, r0, r6
 800447a:	2802      	cmp	r0, #2
 800447c:	f200 80fc 	bhi.w	8004678 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004480:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8004482:	0798      	lsls	r0, r3, #30
 8004484:	d5f6      	bpl.n	8004474 <HAL_RCC_OscConfig+0xfc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004486:	6823      	ldr	r3, [r4, #0]
 8004488:	069a      	lsls	r2, r3, #26
 800448a:	d516      	bpl.n	80044ba <HAL_RCC_OscConfig+0x142>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800448c:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 800448e:	4d56      	ldr	r5, [pc, #344]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004490:	2b00      	cmp	r3, #0
 8004492:	f000 811a 	beq.w	80046ca <HAL_RCC_OscConfig+0x352>
      __HAL_RCC_HSI48_ENABLE();
 8004496:	682b      	ldr	r3, [r5, #0]
 8004498:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800449c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800449e:	f7fd fa5f 	bl	8001960 <HAL_GetTick>
 80044a2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80044a4:	e005      	b.n	80044b2 <HAL_RCC_OscConfig+0x13a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80044a6:	f7fd fa5b 	bl	8001960 <HAL_GetTick>
 80044aa:	1b80      	subs	r0, r0, r6
 80044ac:	2802      	cmp	r0, #2
 80044ae:	f200 80e3 	bhi.w	8004678 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80044b2:	682b      	ldr	r3, [r5, #0]
 80044b4:	049f      	lsls	r7, r3, #18
 80044b6:	d5f6      	bpl.n	80044a6 <HAL_RCC_OscConfig+0x12e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044b8:	6823      	ldr	r3, [r4, #0]
 80044ba:	0759      	lsls	r1, r3, #29
 80044bc:	f100 808b 	bmi.w	80045d6 <HAL_RCC_OscConfig+0x25e>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044c0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f040 80bf 	bne.w	8004646 <HAL_RCC_OscConfig+0x2ce>
  return HAL_OK;
 80044c8:	2000      	movs	r0, #0
}
 80044ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044cc:	4a46      	ldr	r2, [pc, #280]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
 80044ce:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80044d0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80044d2:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80044d6:	d12d      	bne.n	8004534 <HAL_RCC_OscConfig+0x1bc>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044d8:	4b43      	ldr	r3, [pc, #268]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80044da:	68e2      	ldr	r2, [r4, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	0759      	lsls	r1, r3, #29
 80044e0:	d501      	bpl.n	80044e6 <HAL_RCC_OscConfig+0x16e>
 80044e2:	2a00      	cmp	r2, #0
 80044e4:	d04f      	beq.n	8004586 <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80044e6:	4d40      	ldr	r5, [pc, #256]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
 80044e8:	682b      	ldr	r3, [r5, #0]
 80044ea:	f023 0319 	bic.w	r3, r3, #25
 80044ee:	4313      	orrs	r3, r2
 80044f0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80044f2:	f7fd fa35 	bl	8001960 <HAL_GetTick>
 80044f6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044f8:	e005      	b.n	8004506 <HAL_RCC_OscConfig+0x18e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044fa:	f7fd fa31 	bl	8001960 <HAL_GetTick>
 80044fe:	1b80      	subs	r0, r0, r6
 8004500:	2802      	cmp	r0, #2
 8004502:	f200 80b9 	bhi.w	8004678 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004506:	682b      	ldr	r3, [r5, #0]
 8004508:	075b      	lsls	r3, r3, #29
 800450a:	d5f6      	bpl.n	80044fa <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800450c:	f7fd fa2e 	bl	800196c <HAL_GetREVID>
 8004510:	f241 0303 	movw	r3, #4099	@ 0x1003
 8004514:	4298      	cmp	r0, r3
 8004516:	f200 8110 	bhi.w	800473a <HAL_RCC_OscConfig+0x3c2>
 800451a:	6922      	ldr	r2, [r4, #16]
 800451c:	686b      	ldr	r3, [r5, #4]
 800451e:	2a40      	cmp	r2, #64	@ 0x40
 8004520:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004524:	bf0c      	ite	eq
 8004526:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 800452a:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 800452e:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004530:	6823      	ldr	r3, [r4, #0]
 8004532:	e75a      	b.n	80043ea <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004534:	2b18      	cmp	r3, #24
 8004536:	f000 80fc 	beq.w	8004732 <HAL_RCC_OscConfig+0x3ba>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800453a:	4d2b      	ldr	r5, [pc, #172]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800453c:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800453e:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004540:	2a00      	cmp	r2, #0
 8004542:	f000 80e5 	beq.w	8004710 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004546:	f023 0319 	bic.w	r3, r3, #25
 800454a:	4313      	orrs	r3, r2
 800454c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800454e:	f7fd fa07 	bl	8001960 <HAL_GetTick>
 8004552:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004554:	e005      	b.n	8004562 <HAL_RCC_OscConfig+0x1ea>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004556:	f7fd fa03 	bl	8001960 <HAL_GetTick>
 800455a:	1b80      	subs	r0, r0, r6
 800455c:	2802      	cmp	r0, #2
 800455e:	f200 808b 	bhi.w	8004678 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004562:	682b      	ldr	r3, [r5, #0]
 8004564:	075f      	lsls	r7, r3, #29
 8004566:	d5f6      	bpl.n	8004556 <HAL_RCC_OscConfig+0x1de>
 8004568:	e7d0      	b.n	800450c <HAL_RCC_OscConfig+0x194>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800456a:	f001 0103 	and.w	r1, r1, #3
 800456e:	2902      	cmp	r1, #2
 8004570:	f47f af15 	bne.w	800439e <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004574:	4a1c      	ldr	r2, [pc, #112]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
 8004576:	6812      	ldr	r2, [r2, #0]
 8004578:	0392      	lsls	r2, r2, #14
 800457a:	f57f af34 	bpl.w	80043e6 <HAL_RCC_OscConfig+0x6e>
 800457e:	6862      	ldr	r2, [r4, #4]
 8004580:	2a00      	cmp	r2, #0
 8004582:	f47f af30 	bne.w	80043e6 <HAL_RCC_OscConfig+0x6e>
    return HAL_ERROR;
 8004586:	2001      	movs	r0, #1
}
 8004588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800458a:	f002 0203 	and.w	r2, r2, #3
 800458e:	2a01      	cmp	r2, #1
 8004590:	f47f af38 	bne.w	8004404 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004594:	4b14      	ldr	r3, [pc, #80]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	05da      	lsls	r2, r3, #23
 800459a:	d502      	bpl.n	80045a2 <HAL_RCC_OscConfig+0x22a>
 800459c:	69e3      	ldr	r3, [r4, #28]
 800459e:	2b80      	cmp	r3, #128	@ 0x80
 80045a0:	d1f1      	bne.n	8004586 <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045a2:	f7fd f9e3 	bl	800196c <HAL_GetREVID>
 80045a6:	f241 0303 	movw	r3, #4099	@ 0x1003
 80045aa:	4298      	cmp	r0, r3
 80045ac:	f200 80ce 	bhi.w	800474c <HAL_RCC_OscConfig+0x3d4>
 80045b0:	6a22      	ldr	r2, [r4, #32]
 80045b2:	2a20      	cmp	r2, #32
 80045b4:	f000 81b9 	beq.w	800492a <HAL_RCC_OscConfig+0x5b2>
 80045b8:	490b      	ldr	r1, [pc, #44]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
 80045ba:	684b      	ldr	r3, [r1, #4]
 80045bc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80045c0:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 80045c4:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045c6:	6823      	ldr	r3, [r4, #0]
 80045c8:	e745      	b.n	8004456 <HAL_RCC_OscConfig+0xde>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045ca:	4a07      	ldr	r2, [pc, #28]	@ (80045e8 <HAL_RCC_OscConfig+0x270>)
 80045cc:	6813      	ldr	r3, [r2, #0]
 80045ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045d2:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045d4:	e6f8      	b.n	80043c8 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 80045d6:	4d05      	ldr	r5, [pc, #20]	@ (80045ec <HAL_RCC_OscConfig+0x274>)
 80045d8:	682b      	ldr	r3, [r5, #0]
 80045da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045de:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80045e0:	f7fd f9be 	bl	8001960 <HAL_GetTick>
 80045e4:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045e6:	e008      	b.n	80045fa <HAL_RCC_OscConfig+0x282>
 80045e8:	58024400 	.word	0x58024400
 80045ec:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045f0:	f7fd f9b6 	bl	8001960 <HAL_GetTick>
 80045f4:	1b80      	subs	r0, r0, r6
 80045f6:	2864      	cmp	r0, #100	@ 0x64
 80045f8:	d83e      	bhi.n	8004678 <HAL_RCC_OscConfig+0x300>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045fa:	682b      	ldr	r3, [r5, #0]
 80045fc:	05da      	lsls	r2, r3, #23
 80045fe:	d5f7      	bpl.n	80045f0 <HAL_RCC_OscConfig+0x278>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004600:	68a3      	ldr	r3, [r4, #8]
 8004602:	2b01      	cmp	r3, #1
 8004604:	f000 818b 	beq.w	800491e <HAL_RCC_OscConfig+0x5a6>
 8004608:	2b00      	cmp	r3, #0
 800460a:	f000 8166 	beq.w	80048da <HAL_RCC_OscConfig+0x562>
 800460e:	2b05      	cmp	r3, #5
 8004610:	4b85      	ldr	r3, [pc, #532]	@ (8004828 <HAL_RCC_OscConfig+0x4b0>)
 8004612:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004614:	f000 8192 	beq.w	800493c <HAL_RCC_OscConfig+0x5c4>
 8004618:	f022 0201 	bic.w	r2, r2, #1
 800461c:	671a      	str	r2, [r3, #112]	@ 0x70
 800461e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004620:	f022 0204 	bic.w	r2, r2, #4
 8004624:	671a      	str	r2, [r3, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8004626:	f7fd f99b 	bl	8001960 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800462a:	4e7f      	ldr	r6, [pc, #508]	@ (8004828 <HAL_RCC_OscConfig+0x4b0>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800462c:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8004630:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004632:	e004      	b.n	800463e <HAL_RCC_OscConfig+0x2c6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004634:	f7fd f994 	bl	8001960 <HAL_GetTick>
 8004638:	1b40      	subs	r0, r0, r5
 800463a:	42b8      	cmp	r0, r7
 800463c:	d81c      	bhi.n	8004678 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800463e:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8004640:	079b      	lsls	r3, r3, #30
 8004642:	d5f7      	bpl.n	8004634 <HAL_RCC_OscConfig+0x2bc>
 8004644:	e73c      	b.n	80044c0 <HAL_RCC_OscConfig+0x148>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004646:	4d78      	ldr	r5, [pc, #480]	@ (8004828 <HAL_RCC_OscConfig+0x4b0>)
 8004648:	692a      	ldr	r2, [r5, #16]
 800464a:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800464e:	2a18      	cmp	r2, #24
 8004650:	f000 80ee 	beq.w	8004830 <HAL_RCC_OscConfig+0x4b8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004654:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8004656:	682b      	ldr	r3, [r5, #0]
 8004658:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800465c:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800465e:	d07f      	beq.n	8004760 <HAL_RCC_OscConfig+0x3e8>
        tickstart = HAL_GetTick();
 8004660:	f7fd f97e 	bl	8001960 <HAL_GetTick>
 8004664:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004666:	682b      	ldr	r3, [r5, #0]
 8004668:	019b      	lsls	r3, r3, #6
 800466a:	f57f af2d 	bpl.w	80044c8 <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800466e:	f7fd f977 	bl	8001960 <HAL_GetTick>
 8004672:	1b00      	subs	r0, r0, r4
 8004674:	2802      	cmp	r0, #2
 8004676:	d9f6      	bls.n	8004666 <HAL_RCC_OscConfig+0x2ee>
            return HAL_TIMEOUT;
 8004678:	2003      	movs	r0, #3
}
 800467a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800467c:	4d6a      	ldr	r5, [pc, #424]	@ (8004828 <HAL_RCC_OscConfig+0x4b0>)
 800467e:	682b      	ldr	r3, [r5, #0]
 8004680:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004684:	602b      	str	r3, [r5, #0]
 8004686:	682b      	ldr	r3, [r5, #0]
 8004688:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800468c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800468e:	f7fd f967 	bl	8001960 <HAL_GetTick>
 8004692:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004694:	e004      	b.n	80046a0 <HAL_RCC_OscConfig+0x328>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004696:	f7fd f963 	bl	8001960 <HAL_GetTick>
 800469a:	1b80      	subs	r0, r0, r6
 800469c:	2864      	cmp	r0, #100	@ 0x64
 800469e:	d8eb      	bhi.n	8004678 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80046a0:	682b      	ldr	r3, [r5, #0]
 80046a2:	039f      	lsls	r7, r3, #14
 80046a4:	d4f7      	bmi.n	8004696 <HAL_RCC_OscConfig+0x31e>
 80046a6:	e69d      	b.n	80043e4 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 80046a8:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80046aa:	f023 0301 	bic.w	r3, r3, #1
 80046ae:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80046b0:	f7fd f956 	bl	8001960 <HAL_GetTick>
 80046b4:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80046b6:	e004      	b.n	80046c2 <HAL_RCC_OscConfig+0x34a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046b8:	f7fd f952 	bl	8001960 <HAL_GetTick>
 80046bc:	1b80      	subs	r0, r0, r6
 80046be:	2802      	cmp	r0, #2
 80046c0:	d8da      	bhi.n	8004678 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80046c2:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80046c4:	0799      	lsls	r1, r3, #30
 80046c6:	d4f7      	bmi.n	80046b8 <HAL_RCC_OscConfig+0x340>
 80046c8:	e6dd      	b.n	8004486 <HAL_RCC_OscConfig+0x10e>
      __HAL_RCC_HSI48_DISABLE();
 80046ca:	682b      	ldr	r3, [r5, #0]
 80046cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046d0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80046d2:	f7fd f945 	bl	8001960 <HAL_GetTick>
 80046d6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80046d8:	e004      	b.n	80046e4 <HAL_RCC_OscConfig+0x36c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046da:	f7fd f941 	bl	8001960 <HAL_GetTick>
 80046de:	1b80      	subs	r0, r0, r6
 80046e0:	2802      	cmp	r0, #2
 80046e2:	d8c9      	bhi.n	8004678 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80046e4:	682b      	ldr	r3, [r5, #0]
 80046e6:	0498      	lsls	r0, r3, #18
 80046e8:	d4f7      	bmi.n	80046da <HAL_RCC_OscConfig+0x362>
 80046ea:	e6e5      	b.n	80044b8 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_CSI_DISABLE();
 80046ec:	682b      	ldr	r3, [r5, #0]
 80046ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046f2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80046f4:	f7fd f934 	bl	8001960 <HAL_GetTick>
 80046f8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80046fa:	e004      	b.n	8004706 <HAL_RCC_OscConfig+0x38e>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80046fc:	f7fd f930 	bl	8001960 <HAL_GetTick>
 8004700:	1b80      	subs	r0, r0, r6
 8004702:	2802      	cmp	r0, #2
 8004704:	d8b8      	bhi.n	8004678 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004706:	682b      	ldr	r3, [r5, #0]
 8004708:	05df      	lsls	r7, r3, #23
 800470a:	d4f7      	bmi.n	80046fc <HAL_RCC_OscConfig+0x384>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800470c:	6823      	ldr	r3, [r4, #0]
 800470e:	e6a2      	b.n	8004456 <HAL_RCC_OscConfig+0xde>
        __HAL_RCC_HSI_DISABLE();
 8004710:	f023 0301 	bic.w	r3, r3, #1
 8004714:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004716:	f7fd f923 	bl	8001960 <HAL_GetTick>
 800471a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800471c:	e004      	b.n	8004728 <HAL_RCC_OscConfig+0x3b0>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800471e:	f7fd f91f 	bl	8001960 <HAL_GetTick>
 8004722:	1b80      	subs	r0, r0, r6
 8004724:	2802      	cmp	r0, #2
 8004726:	d8a7      	bhi.n	8004678 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004728:	682b      	ldr	r3, [r5, #0]
 800472a:	0758      	lsls	r0, r3, #29
 800472c:	d4f7      	bmi.n	800471e <HAL_RCC_OscConfig+0x3a6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800472e:	6823      	ldr	r3, [r4, #0]
 8004730:	e65b      	b.n	80043ea <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004732:	0790      	lsls	r0, r2, #30
 8004734:	f47f af01 	bne.w	800453a <HAL_RCC_OscConfig+0x1c2>
 8004738:	e6ce      	b.n	80044d8 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800473a:	686b      	ldr	r3, [r5, #4]
 800473c:	6922      	ldr	r2, [r4, #16]
 800473e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004742:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004746:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004748:	6823      	ldr	r3, [r4, #0]
 800474a:	e64e      	b.n	80043ea <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800474c:	4a36      	ldr	r2, [pc, #216]	@ (8004828 <HAL_RCC_OscConfig+0x4b0>)
 800474e:	6a21      	ldr	r1, [r4, #32]
 8004750:	68d3      	ldr	r3, [r2, #12]
 8004752:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8004756:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800475a:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800475c:	6823      	ldr	r3, [r4, #0]
 800475e:	e67a      	b.n	8004456 <HAL_RCC_OscConfig+0xde>
        tickstart = HAL_GetTick();
 8004760:	f7fd f8fe 	bl	8001960 <HAL_GetTick>
 8004764:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004766:	e004      	b.n	8004772 <HAL_RCC_OscConfig+0x3fa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004768:	f7fd f8fa 	bl	8001960 <HAL_GetTick>
 800476c:	1b80      	subs	r0, r0, r6
 800476e:	2802      	cmp	r0, #2
 8004770:	d882      	bhi.n	8004678 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004772:	682b      	ldr	r3, [r5, #0]
 8004774:	0199      	lsls	r1, r3, #6
 8004776:	d4f7      	bmi.n	8004768 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004778:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 800477a:	4b2c      	ldr	r3, [pc, #176]	@ (800482c <HAL_RCC_OscConfig+0x4b4>)
 800477c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800477e:	400b      	ands	r3, r1
 8004780:	4313      	orrs	r3, r2
 8004782:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004784:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004788:	62ab      	str	r3, [r5, #40]	@ 0x28
 800478a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800478c:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
 8004790:	3901      	subs	r1, #1
 8004792:	3b01      	subs	r3, #1
 8004794:	3a01      	subs	r2, #1
 8004796:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800479a:	025b      	lsls	r3, r3, #9
 800479c:	0412      	lsls	r2, r2, #16
 800479e:	b29b      	uxth	r3, r3
 80047a0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80047a4:	4313      	orrs	r3, r2
 80047a6:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80047a8:	3a01      	subs	r2, #1
 80047aa:	430b      	orrs	r3, r1
 80047ac:	0612      	lsls	r2, r2, #24
 80047ae:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80047b2:	4313      	orrs	r3, r2
 80047b4:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 80047b6:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047b8:	f023 0301 	bic.w	r3, r3, #1
 80047bc:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80047be:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80047c0:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80047c2:	f36f 03cf 	bfc	r3, #3, #13
 80047c6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80047ca:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80047cc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047ce:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80047d0:	f023 030c 	bic.w	r3, r3, #12
 80047d4:	4313      	orrs	r3, r2
 80047d6:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80047d8:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047da:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80047dc:	f023 0302 	bic.w	r3, r3, #2
 80047e0:	4313      	orrs	r3, r2
 80047e2:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80047e4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047ea:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047ec:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047f2:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80047f4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047f6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047fa:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 80047fc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047fe:	f043 0301 	orr.w	r3, r3, #1
 8004802:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8004804:	682b      	ldr	r3, [r5, #0]
 8004806:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800480a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800480c:	f7fd f8a8 	bl	8001960 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004810:	4d05      	ldr	r5, [pc, #20]	@ (8004828 <HAL_RCC_OscConfig+0x4b0>)
        tickstart = HAL_GetTick();
 8004812:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004814:	682b      	ldr	r3, [r5, #0]
 8004816:	019a      	lsls	r2, r3, #6
 8004818:	f53f ae56 	bmi.w	80044c8 <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800481c:	f7fd f8a0 	bl	8001960 <HAL_GetTick>
 8004820:	1b00      	subs	r0, r0, r4
 8004822:	2802      	cmp	r0, #2
 8004824:	d9f6      	bls.n	8004814 <HAL_RCC_OscConfig+0x49c>
 8004826:	e727      	b.n	8004678 <HAL_RCC_OscConfig+0x300>
 8004828:	58024400 	.word	0x58024400
 800482c:	fffffc0c 	.word	0xfffffc0c
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004830:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004832:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004834:	6b28      	ldr	r0, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004836:	f43f aea6 	beq.w	8004586 <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800483a:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800483e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004840:	428b      	cmp	r3, r1
 8004842:	f47f aea0 	bne.w	8004586 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004846:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800484a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800484c:	429a      	cmp	r2, r3
 800484e:	f47f ae9a 	bne.w	8004586 <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004852:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004854:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8004858:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800485a:	429a      	cmp	r2, r3
 800485c:	f47f ae93 	bne.w	8004586 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004860:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004862:	f3c0 2246 	ubfx	r2, r0, #9, #7
 8004866:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004868:	429a      	cmp	r2, r3
 800486a:	f47f ae8c 	bne.w	8004586 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800486e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004870:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8004874:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004876:	429a      	cmp	r2, r3
 8004878:	f47f ae85 	bne.w	8004586 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800487c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800487e:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8004882:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004884:	4298      	cmp	r0, r3
 8004886:	f47f ae7e 	bne.w	8004586 <HAL_RCC_OscConfig+0x20e>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800488a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800488c:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800488e:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004892:	429a      	cmp	r2, r3
 8004894:	f43f ae18 	beq.w	80044c8 <HAL_RCC_OscConfig+0x150>
          __HAL_RCC_PLLFRACN_DISABLE();
 8004898:	4a2d      	ldr	r2, [pc, #180]	@ (8004950 <HAL_RCC_OscConfig+0x5d8>)
 800489a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800489c:	f023 0301 	bic.w	r3, r3, #1
 80048a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 80048a2:	f7fd f85d 	bl	8001960 <HAL_GetTick>
 80048a6:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80048a8:	f7fd f85a 	bl	8001960 <HAL_GetTick>
 80048ac:	42a8      	cmp	r0, r5
 80048ae:	d0fb      	beq.n	80048a8 <HAL_RCC_OscConfig+0x530>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80048b0:	4a27      	ldr	r2, [pc, #156]	@ (8004950 <HAL_RCC_OscConfig+0x5d8>)
 80048b2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80048b4:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 80048b6:	f36f 03cf 	bfc	r3, #3, #13
 80048ba:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80048be:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 80048c0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80048c2:	f043 0301 	orr.w	r3, r3, #1
 80048c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80048c8:	e5fe      	b.n	80044c8 <HAL_RCC_OscConfig+0x150>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048ca:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80048ce:	601a      	str	r2, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80048d6:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048d8:	e576      	b.n	80043c8 <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048da:	4d1d      	ldr	r5, [pc, #116]	@ (8004950 <HAL_RCC_OscConfig+0x5d8>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048dc:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048e0:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80048e2:	f023 0301 	bic.w	r3, r3, #1
 80048e6:	672b      	str	r3, [r5, #112]	@ 0x70
 80048e8:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80048ea:	f023 0304 	bic.w	r3, r3, #4
 80048ee:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80048f0:	f7fd f836 	bl	8001960 <HAL_GetTick>
 80048f4:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80048f6:	e005      	b.n	8004904 <HAL_RCC_OscConfig+0x58c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048f8:	f7fd f832 	bl	8001960 <HAL_GetTick>
 80048fc:	1b80      	subs	r0, r0, r6
 80048fe:	42b8      	cmp	r0, r7
 8004900:	f63f aeba 	bhi.w	8004678 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004904:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8004906:	0798      	lsls	r0, r3, #30
 8004908:	d4f6      	bmi.n	80048f8 <HAL_RCC_OscConfig+0x580>
 800490a:	e5d9      	b.n	80044c0 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800490c:	68eb      	ldr	r3, [r5, #12]
 800490e:	6a22      	ldr	r2, [r4, #32]
 8004910:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8004914:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004918:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800491a:	6823      	ldr	r3, [r4, #0]
 800491c:	e59b      	b.n	8004456 <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800491e:	4a0c      	ldr	r2, [pc, #48]	@ (8004950 <HAL_RCC_OscConfig+0x5d8>)
 8004920:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8004922:	f043 0301 	orr.w	r3, r3, #1
 8004926:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004928:	e67d      	b.n	8004626 <HAL_RCC_OscConfig+0x2ae>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800492a:	4a09      	ldr	r2, [pc, #36]	@ (8004950 <HAL_RCC_OscConfig+0x5d8>)
 800492c:	6853      	ldr	r3, [r2, #4]
 800492e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004932:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004936:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004938:	6823      	ldr	r3, [r4, #0]
 800493a:	e58c      	b.n	8004456 <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800493c:	f042 0204 	orr.w	r2, r2, #4
 8004940:	671a      	str	r2, [r3, #112]	@ 0x70
 8004942:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004944:	f042 0201 	orr.w	r2, r2, #1
 8004948:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800494a:	e66c      	b.n	8004626 <HAL_RCC_OscConfig+0x2ae>
    return HAL_ERROR;
 800494c:	2001      	movs	r0, #1
}
 800494e:	4770      	bx	lr
 8004950:	58024400 	.word	0x58024400

08004954 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004954:	4a3f      	ldr	r2, [pc, #252]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x100>)
 8004956:	6913      	ldr	r3, [r2, #16]
 8004958:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800495c:	2b10      	cmp	r3, #16
 800495e:	d04f      	beq.n	8004a00 <HAL_RCC_GetSysClockFreq+0xac>
 8004960:	2b18      	cmp	r3, #24
 8004962:	d00a      	beq.n	800497a <HAL_RCC_GetSysClockFreq+0x26>
 8004964:	2b00      	cmp	r3, #0
 8004966:	d14d      	bne.n	8004a04 <HAL_RCC_GetSysClockFreq+0xb0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004968:	6813      	ldr	r3, [r2, #0]
 800496a:	0699      	lsls	r1, r3, #26
 800496c:	d54c      	bpl.n	8004a08 <HAL_RCC_GetSysClockFreq+0xb4>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800496e:	6813      	ldr	r3, [r2, #0]
 8004970:	4839      	ldr	r0, [pc, #228]	@ (8004a58 <HAL_RCC_GetSysClockFreq+0x104>)
 8004972:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004976:	40d8      	lsrs	r0, r3
 8004978:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800497a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
{
 800497c:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800497e:	6a94      	ldr	r4, [r2, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004980:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
      if (pllm != 0U)
 8004982:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004986:	6b53      	ldr	r3, [r2, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004988:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800498c:	d036      	beq.n	80049fc <HAL_RCC_GetSysClockFreq+0xa8>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800498e:	f3c3 03cc 	ubfx	r3, r3, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004992:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004996:	f001 0103 	and.w	r1, r1, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800499a:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800499e:	fb05 f303 	mul.w	r3, r5, r3
        switch (pllsource)
 80049a2:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80049a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049a8:	ee06 3a90 	vmov	s13, r3
 80049ac:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 80049b0:	d002      	beq.n	80049b8 <HAL_RCC_GetSysClockFreq+0x64>
 80049b2:	2902      	cmp	r1, #2
 80049b4:	d048      	beq.n	8004a48 <HAL_RCC_GetSysClockFreq+0xf4>
 80049b6:	b349      	cbz	r1, 8004a0c <HAL_RCC_GetSysClockFreq+0xb8>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80049b8:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8004a5c <HAL_RCC_GetSysClockFreq+0x108>
 80049bc:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80049c0:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80049c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049c6:	ee07 3a10 	vmov	s14, r3
 80049ca:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80049ce:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80049d2:	ee37 7a25 	vadd.f32	s14, s14, s11
 80049d6:	ee37 7a26 	vadd.f32	s14, s14, s13
 80049da:	ee27 7a06 	vmul.f32	s14, s14, s12
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80049de:	4b1d      	ldr	r3, [pc, #116]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x100>)
 80049e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e2:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80049e6:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80049e8:	ee07 3a90 	vmov	s15, r3
 80049ec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80049f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80049f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049f8:	ee17 0a90 	vmov	r0, s15
}
 80049fc:	bc30      	pop	{r4, r5}
 80049fe:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a00:	4817      	ldr	r0, [pc, #92]	@ (8004a60 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004a02:	4770      	bx	lr
      sysclockfreq = CSI_VALUE;
 8004a04:	4817      	ldr	r0, [pc, #92]	@ (8004a64 <HAL_RCC_GetSysClockFreq+0x110>)
 8004a06:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004a08:	4813      	ldr	r0, [pc, #76]	@ (8004a58 <HAL_RCC_GetSysClockFreq+0x104>)
}
 8004a0a:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a0c:	6813      	ldr	r3, [r2, #0]
 8004a0e:	069b      	lsls	r3, r3, #26
 8004a10:	d51d      	bpl.n	8004a4e <HAL_RCC_GetSysClockFreq+0xfa>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a12:	6810      	ldr	r0, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a14:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a18:	6b13      	ldr	r3, [r2, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a1a:	490f      	ldr	r1, [pc, #60]	@ (8004a58 <HAL_RCC_GetSysClockFreq+0x104>)
 8004a1c:	f3c0 02c1 	ubfx	r2, r0, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a20:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a24:	40d1      	lsrs	r1, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a26:	ee06 3a10 	vmov	s12, r3
 8004a2a:	ee05 1a90 	vmov	s11, r1
 8004a2e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004a32:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8004a36:	ee36 6a07 	vadd.f32	s12, s12, s14
 8004a3a:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8004a3e:	ee76 7a26 	vadd.f32	s15, s12, s13
 8004a42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a46:	e7ca      	b.n	80049de <HAL_RCC_GetSysClockFreq+0x8a>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a48:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8004a68 <HAL_RCC_GetSysClockFreq+0x114>
 8004a4c:	e7b6      	b.n	80049bc <HAL_RCC_GetSysClockFreq+0x68>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a4e:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8004a6c <HAL_RCC_GetSysClockFreq+0x118>
 8004a52:	e7b3      	b.n	80049bc <HAL_RCC_GetSysClockFreq+0x68>
 8004a54:	58024400 	.word	0x58024400
 8004a58:	03d09000 	.word	0x03d09000
 8004a5c:	4a742400 	.word	0x4a742400
 8004a60:	017d7840 	.word	0x017d7840
 8004a64:	003d0900 	.word	0x003d0900
 8004a68:	4bbebc20 	.word	0x4bbebc20
 8004a6c:	4c742400 	.word	0x4c742400

08004a70 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004a70:	2800      	cmp	r0, #0
 8004a72:	f000 810e 	beq.w	8004c92 <HAL_RCC_ClockConfig+0x222>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a76:	4a8d      	ldr	r2, [pc, #564]	@ (8004cac <HAL_RCC_ClockConfig+0x23c>)
 8004a78:	6813      	ldr	r3, [r2, #0]
 8004a7a:	f003 030f 	and.w	r3, r3, #15
 8004a7e:	428b      	cmp	r3, r1
{
 8004a80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a84:	4604      	mov	r4, r0
 8004a86:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a88:	d20c      	bcs.n	8004aa4 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a8a:	6813      	ldr	r3, [r2, #0]
 8004a8c:	f023 030f 	bic.w	r3, r3, #15
 8004a90:	430b      	orrs	r3, r1
 8004a92:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a94:	6813      	ldr	r3, [r2, #0]
 8004a96:	f003 030f 	and.w	r3, r3, #15
 8004a9a:	428b      	cmp	r3, r1
 8004a9c:	d002      	beq.n	8004aa4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8004a9e:	2001      	movs	r0, #1
}
 8004aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004aa4:	6823      	ldr	r3, [r4, #0]
 8004aa6:	0758      	lsls	r0, r3, #29
 8004aa8:	d50b      	bpl.n	8004ac2 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004aaa:	4981      	ldr	r1, [pc, #516]	@ (8004cb0 <HAL_RCC_ClockConfig+0x240>)
 8004aac:	6920      	ldr	r0, [r4, #16]
 8004aae:	698a      	ldr	r2, [r1, #24]
 8004ab0:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004ab4:	4290      	cmp	r0, r2
 8004ab6:	d904      	bls.n	8004ac2 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004ab8:	698a      	ldr	r2, [r1, #24]
 8004aba:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004abe:	4302      	orrs	r2, r0
 8004ac0:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ac2:	0719      	lsls	r1, r3, #28
 8004ac4:	d50b      	bpl.n	8004ade <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004ac6:	497a      	ldr	r1, [pc, #488]	@ (8004cb0 <HAL_RCC_ClockConfig+0x240>)
 8004ac8:	6960      	ldr	r0, [r4, #20]
 8004aca:	69ca      	ldr	r2, [r1, #28]
 8004acc:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004ad0:	4290      	cmp	r0, r2
 8004ad2:	d904      	bls.n	8004ade <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004ad4:	69ca      	ldr	r2, [r1, #28]
 8004ad6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004ada:	4302      	orrs	r2, r0
 8004adc:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ade:	06da      	lsls	r2, r3, #27
 8004ae0:	d50b      	bpl.n	8004afa <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004ae2:	4973      	ldr	r1, [pc, #460]	@ (8004cb0 <HAL_RCC_ClockConfig+0x240>)
 8004ae4:	69a0      	ldr	r0, [r4, #24]
 8004ae6:	69ca      	ldr	r2, [r1, #28]
 8004ae8:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8004aec:	4290      	cmp	r0, r2
 8004aee:	d904      	bls.n	8004afa <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004af0:	69ca      	ldr	r2, [r1, #28]
 8004af2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004af6:	4302      	orrs	r2, r0
 8004af8:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004afa:	069f      	lsls	r7, r3, #26
 8004afc:	d50b      	bpl.n	8004b16 <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004afe:	496c      	ldr	r1, [pc, #432]	@ (8004cb0 <HAL_RCC_ClockConfig+0x240>)
 8004b00:	69e0      	ldr	r0, [r4, #28]
 8004b02:	6a0a      	ldr	r2, [r1, #32]
 8004b04:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004b08:	4290      	cmp	r0, r2
 8004b0a:	d904      	bls.n	8004b16 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004b0c:	6a0a      	ldr	r2, [r1, #32]
 8004b0e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004b12:	4302      	orrs	r2, r0
 8004b14:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b16:	079e      	lsls	r6, r3, #30
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b18:	f003 0201 	and.w	r2, r3, #1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b1c:	f140 80ab 	bpl.w	8004c76 <HAL_RCC_ClockConfig+0x206>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004b20:	4e63      	ldr	r6, [pc, #396]	@ (8004cb0 <HAL_RCC_ClockConfig+0x240>)
 8004b22:	68e0      	ldr	r0, [r4, #12]
 8004b24:	69b1      	ldr	r1, [r6, #24]
 8004b26:	f001 010f 	and.w	r1, r1, #15
 8004b2a:	4288      	cmp	r0, r1
 8004b2c:	d904      	bls.n	8004b38 <HAL_RCC_ClockConfig+0xc8>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b2e:	69b1      	ldr	r1, [r6, #24]
 8004b30:	f021 010f 	bic.w	r1, r1, #15
 8004b34:	4301      	orrs	r1, r0
 8004b36:	61b1      	str	r1, [r6, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b38:	2a00      	cmp	r2, #0
 8004b3a:	d030      	beq.n	8004b9e <HAL_RCC_ClockConfig+0x12e>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004b3c:	4a5c      	ldr	r2, [pc, #368]	@ (8004cb0 <HAL_RCC_ClockConfig+0x240>)
 8004b3e:	68a1      	ldr	r1, [r4, #8]
 8004b40:	6993      	ldr	r3, [r2, #24]
 8004b42:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004b46:	430b      	orrs	r3, r1
 8004b48:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b4a:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b4c:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b4e:	2902      	cmp	r1, #2
 8004b50:	f000 80a1 	beq.w	8004c96 <HAL_RCC_ClockConfig+0x226>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b54:	2903      	cmp	r1, #3
 8004b56:	f000 8098 	beq.w	8004c8a <HAL_RCC_ClockConfig+0x21a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004b5a:	2901      	cmp	r1, #1
 8004b5c:	f000 80a1 	beq.w	8004ca2 <HAL_RCC_ClockConfig+0x232>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b60:	075f      	lsls	r7, r3, #29
 8004b62:	d59c      	bpl.n	8004a9e <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b64:	4e52      	ldr	r6, [pc, #328]	@ (8004cb0 <HAL_RCC_ClockConfig+0x240>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b66:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b6a:	6933      	ldr	r3, [r6, #16]
 8004b6c:	f023 0307 	bic.w	r3, r3, #7
 8004b70:	430b      	orrs	r3, r1
 8004b72:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 8004b74:	f7fc fef4 	bl	8001960 <HAL_GetTick>
 8004b78:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b7a:	e005      	b.n	8004b88 <HAL_RCC_ClockConfig+0x118>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b7c:	f7fc fef0 	bl	8001960 <HAL_GetTick>
 8004b80:	1bc0      	subs	r0, r0, r7
 8004b82:	4540      	cmp	r0, r8
 8004b84:	f200 808b 	bhi.w	8004c9e <HAL_RCC_ClockConfig+0x22e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b88:	6933      	ldr	r3, [r6, #16]
 8004b8a:	6862      	ldr	r2, [r4, #4]
 8004b8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b90:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8004b94:	d1f2      	bne.n	8004b7c <HAL_RCC_ClockConfig+0x10c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b96:	6823      	ldr	r3, [r4, #0]
 8004b98:	079e      	lsls	r6, r3, #30
 8004b9a:	d506      	bpl.n	8004baa <HAL_RCC_ClockConfig+0x13a>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004b9c:	68e0      	ldr	r0, [r4, #12]
 8004b9e:	4944      	ldr	r1, [pc, #272]	@ (8004cb0 <HAL_RCC_ClockConfig+0x240>)
 8004ba0:	698a      	ldr	r2, [r1, #24]
 8004ba2:	f002 020f 	and.w	r2, r2, #15
 8004ba6:	4290      	cmp	r0, r2
 8004ba8:	d369      	bcc.n	8004c7e <HAL_RCC_ClockConfig+0x20e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004baa:	4940      	ldr	r1, [pc, #256]	@ (8004cac <HAL_RCC_ClockConfig+0x23c>)
 8004bac:	680a      	ldr	r2, [r1, #0]
 8004bae:	f002 020f 	and.w	r2, r2, #15
 8004bb2:	42aa      	cmp	r2, r5
 8004bb4:	d90a      	bls.n	8004bcc <HAL_RCC_ClockConfig+0x15c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bb6:	680a      	ldr	r2, [r1, #0]
 8004bb8:	f022 020f 	bic.w	r2, r2, #15
 8004bbc:	432a      	orrs	r2, r5
 8004bbe:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bc0:	680a      	ldr	r2, [r1, #0]
 8004bc2:	f002 020f 	and.w	r2, r2, #15
 8004bc6:	42aa      	cmp	r2, r5
 8004bc8:	f47f af69 	bne.w	8004a9e <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004bcc:	0758      	lsls	r0, r3, #29
 8004bce:	d50b      	bpl.n	8004be8 <HAL_RCC_ClockConfig+0x178>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004bd0:	4937      	ldr	r1, [pc, #220]	@ (8004cb0 <HAL_RCC_ClockConfig+0x240>)
 8004bd2:	6920      	ldr	r0, [r4, #16]
 8004bd4:	698a      	ldr	r2, [r1, #24]
 8004bd6:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004bda:	4290      	cmp	r0, r2
 8004bdc:	d204      	bcs.n	8004be8 <HAL_RCC_ClockConfig+0x178>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004bde:	698a      	ldr	r2, [r1, #24]
 8004be0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004be4:	4302      	orrs	r2, r0
 8004be6:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004be8:	0719      	lsls	r1, r3, #28
 8004bea:	d50b      	bpl.n	8004c04 <HAL_RCC_ClockConfig+0x194>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004bec:	4930      	ldr	r1, [pc, #192]	@ (8004cb0 <HAL_RCC_ClockConfig+0x240>)
 8004bee:	6960      	ldr	r0, [r4, #20]
 8004bf0:	69ca      	ldr	r2, [r1, #28]
 8004bf2:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004bf6:	4290      	cmp	r0, r2
 8004bf8:	d204      	bcs.n	8004c04 <HAL_RCC_ClockConfig+0x194>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004bfa:	69ca      	ldr	r2, [r1, #28]
 8004bfc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004c00:	4302      	orrs	r2, r0
 8004c02:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c04:	06da      	lsls	r2, r3, #27
 8004c06:	d50b      	bpl.n	8004c20 <HAL_RCC_ClockConfig+0x1b0>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004c08:	4929      	ldr	r1, [pc, #164]	@ (8004cb0 <HAL_RCC_ClockConfig+0x240>)
 8004c0a:	69a0      	ldr	r0, [r4, #24]
 8004c0c:	69ca      	ldr	r2, [r1, #28]
 8004c0e:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8004c12:	4290      	cmp	r0, r2
 8004c14:	d204      	bcs.n	8004c20 <HAL_RCC_ClockConfig+0x1b0>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004c16:	69ca      	ldr	r2, [r1, #28]
 8004c18:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004c1c:	4302      	orrs	r2, r0
 8004c1e:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004c20:	069b      	lsls	r3, r3, #26
 8004c22:	d50b      	bpl.n	8004c3c <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004c24:	4a22      	ldr	r2, [pc, #136]	@ (8004cb0 <HAL_RCC_ClockConfig+0x240>)
 8004c26:	69e1      	ldr	r1, [r4, #28]
 8004c28:	6a13      	ldr	r3, [r2, #32]
 8004c2a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c2e:	4299      	cmp	r1, r3
 8004c30:	d204      	bcs.n	8004c3c <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004c32:	6a13      	ldr	r3, [r2, #32]
 8004c34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c38:	430b      	orrs	r3, r1
 8004c3a:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c3c:	f7ff fe8a 	bl	8004954 <HAL_RCC_GetSysClockFreq>
 8004c40:	4a1b      	ldr	r2, [pc, #108]	@ (8004cb0 <HAL_RCC_ClockConfig+0x240>)
 8004c42:	4603      	mov	r3, r0
 8004c44:	481b      	ldr	r0, [pc, #108]	@ (8004cb4 <HAL_RCC_ClockConfig+0x244>)
 8004c46:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c48:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c4a:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 8004c4e:	4d1a      	ldr	r5, [pc, #104]	@ (8004cb8 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c50:	f002 020f 	and.w	r2, r2, #15
 8004c54:	4c19      	ldr	r4, [pc, #100]	@ (8004cbc <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c56:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c58:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c5a:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 8004c5e:	4818      	ldr	r0, [pc, #96]	@ (8004cc0 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c60:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c64:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 8004c66:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 8004c68:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c6a:	40d3      	lsrs	r3, r2
 8004c6c:	6023      	str	r3, [r4, #0]
}
 8004c6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 8004c72:	f7fc be13 	b.w	800189c <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c76:	2a00      	cmp	r2, #0
 8004c78:	f47f af60 	bne.w	8004b3c <HAL_RCC_ClockConfig+0xcc>
 8004c7c:	e795      	b.n	8004baa <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c7e:	698a      	ldr	r2, [r1, #24]
 8004c80:	f022 020f 	bic.w	r2, r2, #15
 8004c84:	4302      	orrs	r2, r0
 8004c86:	618a      	str	r2, [r1, #24]
 8004c88:	e78f      	b.n	8004baa <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004c8a:	019a      	lsls	r2, r3, #6
 8004c8c:	f53f af6a 	bmi.w	8004b64 <HAL_RCC_ClockConfig+0xf4>
 8004c90:	e705      	b.n	8004a9e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8004c92:	2001      	movs	r0, #1
}
 8004c94:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c96:	0398      	lsls	r0, r3, #14
 8004c98:	f53f af64 	bmi.w	8004b64 <HAL_RCC_ClockConfig+0xf4>
 8004c9c:	e6ff      	b.n	8004a9e <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8004c9e:	2003      	movs	r0, #3
 8004ca0:	e6fe      	b.n	8004aa0 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004ca2:	05db      	lsls	r3, r3, #23
 8004ca4:	f53f af5e 	bmi.w	8004b64 <HAL_RCC_ClockConfig+0xf4>
 8004ca8:	e6f9      	b.n	8004a9e <HAL_RCC_ClockConfig+0x2e>
 8004caa:	bf00      	nop
 8004cac:	52002000 	.word	0x52002000
 8004cb0:	58024400 	.word	0x58024400
 8004cb4:	0806c260 	.word	0x0806c260
 8004cb8:	24000004 	.word	0x24000004
 8004cbc:	24000000 	.word	0x24000000
 8004cc0:	2400000c 	.word	0x2400000c

08004cc4 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004cc4:	4a18      	ldr	r2, [pc, #96]	@ (8004d28 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cc6:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004cc8:	6913      	ldr	r3, [r2, #16]
 8004cca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004cce:	2b10      	cmp	r3, #16
 8004cd0:	d024      	beq.n	8004d1c <HAL_RCC_GetHCLKFreq+0x58>
 8004cd2:	2b18      	cmp	r3, #24
 8004cd4:	d009      	beq.n	8004cea <HAL_RCC_GetHCLKFreq+0x26>
 8004cd6:	bb1b      	cbnz	r3, 8004d20 <HAL_RCC_GetHCLKFreq+0x5c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004cd8:	6813      	ldr	r3, [r2, #0]
 8004cda:	069b      	lsls	r3, r3, #26
 8004cdc:	d522      	bpl.n	8004d24 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004cde:	6812      	ldr	r2, [r2, #0]
 8004ce0:	4b12      	ldr	r3, [pc, #72]	@ (8004d2c <HAL_RCC_GetHCLKFreq+0x68>)
 8004ce2:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004ce6:	40d3      	lsrs	r3, r2
 8004ce8:	e002      	b.n	8004cf0 <HAL_RCC_GetHCLKFreq+0x2c>
 8004cea:	f7ff fad3 	bl	8004294 <HAL_RCC_GetSysClockFreq.part.0>
 8004cee:	4603      	mov	r3, r0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004cf0:	490d      	ldr	r1, [pc, #52]	@ (8004d28 <HAL_RCC_GetHCLKFreq+0x64>)
 8004cf2:	480f      	ldr	r0, [pc, #60]	@ (8004d30 <HAL_RCC_GetHCLKFreq+0x6c>)
 8004cf4:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004cf6:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004cf8:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004cfc:	4c0d      	ldr	r4, [pc, #52]	@ (8004d34 <HAL_RCC_GetHCLKFreq+0x70>)
 8004cfe:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004d02:	4d0d      	ldr	r5, [pc, #52]	@ (8004d38 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d04:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d06:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d08:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d0c:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d10:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d12:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8004d16:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d18:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8004d1a:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d1c:	4b07      	ldr	r3, [pc, #28]	@ (8004d3c <HAL_RCC_GetHCLKFreq+0x78>)
 8004d1e:	e7e7      	b.n	8004cf0 <HAL_RCC_GetHCLKFreq+0x2c>
      sysclockfreq = CSI_VALUE;
 8004d20:	4b07      	ldr	r3, [pc, #28]	@ (8004d40 <HAL_RCC_GetHCLKFreq+0x7c>)
 8004d22:	e7e5      	b.n	8004cf0 <HAL_RCC_GetHCLKFreq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004d24:	4b01      	ldr	r3, [pc, #4]	@ (8004d2c <HAL_RCC_GetHCLKFreq+0x68>)
 8004d26:	e7e3      	b.n	8004cf0 <HAL_RCC_GetHCLKFreq+0x2c>
 8004d28:	58024400 	.word	0x58024400
 8004d2c:	03d09000 	.word	0x03d09000
 8004d30:	0806c260 	.word	0x0806c260
 8004d34:	24000000 	.word	0x24000000
 8004d38:	24000004 	.word	0x24000004
 8004d3c:	017d7840 	.word	0x017d7840
 8004d40:	003d0900 	.word	0x003d0900

08004d44 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d44:	4a1c      	ldr	r2, [pc, #112]	@ (8004db8 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d46:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d48:	6913      	ldr	r3, [r2, #16]
 8004d4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d4e:	2b10      	cmp	r3, #16
 8004d50:	d02b      	beq.n	8004daa <HAL_RCC_GetPCLK1Freq+0x66>
 8004d52:	2b18      	cmp	r3, #24
 8004d54:	d009      	beq.n	8004d6a <HAL_RCC_GetPCLK1Freq+0x26>
 8004d56:	bb53      	cbnz	r3, 8004dae <HAL_RCC_GetPCLK1Freq+0x6a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d58:	6813      	ldr	r3, [r2, #0]
 8004d5a:	069b      	lsls	r3, r3, #26
 8004d5c:	d529      	bpl.n	8004db2 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d5e:	6812      	ldr	r2, [r2, #0]
 8004d60:	4b16      	ldr	r3, [pc, #88]	@ (8004dbc <HAL_RCC_GetPCLK1Freq+0x78>)
 8004d62:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004d66:	40d3      	lsrs	r3, r2
 8004d68:	e002      	b.n	8004d70 <HAL_RCC_GetPCLK1Freq+0x2c>
 8004d6a:	f7ff fa93 	bl	8004294 <HAL_RCC_GetSysClockFreq.part.0>
 8004d6e:	4603      	mov	r3, r0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d70:	4a11      	ldr	r2, [pc, #68]	@ (8004db8 <HAL_RCC_GetPCLK1Freq+0x74>)
 8004d72:	4913      	ldr	r1, [pc, #76]	@ (8004dc0 <HAL_RCC_GetPCLK1Freq+0x7c>)
 8004d74:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 8004d76:	4d13      	ldr	r5, [pc, #76]	@ (8004dc4 <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d78:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d7c:	4c12      	ldr	r4, [pc, #72]	@ (8004dc8 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d7e:	5c08      	ldrb	r0, [r1, r0]
 8004d80:	f000 001f 	and.w	r0, r0, #31
 8004d84:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d86:	6990      	ldr	r0, [r2, #24]
 8004d88:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 8004d8c:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d8e:	5c08      	ldrb	r0, [r1, r0]
 8004d90:	f000 001f 	and.w	r0, r0, #31
 8004d94:	40c3      	lsrs	r3, r0
 8004d96:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004d98:	69d2      	ldr	r2, [r2, #28]
 8004d9a:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8004d9e:	5c88      	ldrb	r0, [r1, r2]
 8004da0:	f000 001f 	and.w	r0, r0, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004da4:	fa23 f000 	lsr.w	r0, r3, r0
 8004da8:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004daa:	4b08      	ldr	r3, [pc, #32]	@ (8004dcc <HAL_RCC_GetPCLK1Freq+0x88>)
 8004dac:	e7e0      	b.n	8004d70 <HAL_RCC_GetPCLK1Freq+0x2c>
      sysclockfreq = CSI_VALUE;
 8004dae:	4b08      	ldr	r3, [pc, #32]	@ (8004dd0 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8004db0:	e7de      	b.n	8004d70 <HAL_RCC_GetPCLK1Freq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004db2:	4b02      	ldr	r3, [pc, #8]	@ (8004dbc <HAL_RCC_GetPCLK1Freq+0x78>)
 8004db4:	e7dc      	b.n	8004d70 <HAL_RCC_GetPCLK1Freq+0x2c>
 8004db6:	bf00      	nop
 8004db8:	58024400 	.word	0x58024400
 8004dbc:	03d09000 	.word	0x03d09000
 8004dc0:	0806c260 	.word	0x0806c260
 8004dc4:	24000004 	.word	0x24000004
 8004dc8:	24000000 	.word	0x24000000
 8004dcc:	017d7840 	.word	0x017d7840
 8004dd0:	003d0900 	.word	0x003d0900

08004dd4 <RCCEx_PLL2_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8004dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004dd6:	4c36      	ldr	r4, [pc, #216]	@ (8004eb0 <RCCEx_PLL2_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8004dd8:	4606      	mov	r6, r0
 8004dda:	460f      	mov	r7, r1
    __HAL_RCC_PLL2_DISABLE();
 8004ddc:	6823      	ldr	r3, [r4, #0]
 8004dde:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004de2:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004de4:	f7fc fdbc 	bl	8001960 <HAL_GetTick>
 8004de8:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004dea:	e004      	b.n	8004df6 <RCCEx_PLL2_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004dec:	f7fc fdb8 	bl	8001960 <HAL_GetTick>
 8004df0:	1b40      	subs	r0, r0, r5
 8004df2:	2802      	cmp	r0, #2
 8004df4:	d856      	bhi.n	8004ea4 <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004df6:	6823      	ldr	r3, [r4, #0]
 8004df8:	011a      	lsls	r2, r3, #4
 8004dfa:	d4f7      	bmi.n	8004dec <RCCEx_PLL2_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004dfc:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004dfe:	6832      	ldr	r2, [r6, #0]
 8004e00:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004e04:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8004e08:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e0a:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	3a01      	subs	r2, #1
 8004e12:	025b      	lsls	r3, r3, #9
 8004e14:	0412      	lsls	r2, r2, #16
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	6872      	ldr	r2, [r6, #4]
 8004e20:	3a01      	subs	r2, #1
 8004e22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e26:	4313      	orrs	r3, r2
 8004e28:	6932      	ldr	r2, [r6, #16]
 8004e2a:	3a01      	subs	r2, #1
 8004e2c:	0612      	lsls	r2, r2, #24
 8004e2e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004e32:	4313      	orrs	r3, r2
 8004e34:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004e36:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004e38:	6972      	ldr	r2, [r6, #20]
 8004e3a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004e42:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004e44:	69b2      	ldr	r2, [r6, #24]
 8004e46:	f023 0320 	bic.w	r3, r3, #32
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004e4e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004e50:	f023 0310 	bic.w	r3, r3, #16
 8004e54:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004e56:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004e58:	69f2      	ldr	r2, [r6, #28]
 8004e5a:	f36f 03cf 	bfc	r3, #3, #13
 8004e5e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004e62:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004e64:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004e66:	f043 0310 	orr.w	r3, r3, #16
 8004e6a:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004e6c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8004e6e:	b1df      	cbz	r7, 8004ea8 <RCCEx_PLL2_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004e70:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004e72:	bf0c      	ite	eq
 8004e74:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004e78:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 8004e7c:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004e7e:	4c0c      	ldr	r4, [pc, #48]	@ (8004eb0 <RCCEx_PLL2_Config.part.0+0xdc>)
 8004e80:	6823      	ldr	r3, [r4, #0]
 8004e82:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e86:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e88:	f7fc fd6a 	bl	8001960 <HAL_GetTick>
 8004e8c:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004e8e:	e004      	b.n	8004e9a <RCCEx_PLL2_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004e90:	f7fc fd66 	bl	8001960 <HAL_GetTick>
 8004e94:	1b40      	subs	r0, r0, r5
 8004e96:	2802      	cmp	r0, #2
 8004e98:	d804      	bhi.n	8004ea4 <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004e9a:	6823      	ldr	r3, [r4, #0]
 8004e9c:	011b      	lsls	r3, r3, #4
 8004e9e:	d5f7      	bpl.n	8004e90 <RCCEx_PLL2_Config.part.0+0xbc>
    }

  }


  return status;
 8004ea0:	2000      	movs	r0, #0
}
 8004ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8004ea4:	2003      	movs	r0, #3
}
 8004ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004ea8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004eac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004eae:	e7e6      	b.n	8004e7e <RCCEx_PLL2_Config.part.0+0xaa>
 8004eb0:	58024400 	.word	0x58024400

08004eb4 <RCCEx_PLL3_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8004eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004eb6:	4c36      	ldr	r4, [pc, #216]	@ (8004f90 <RCCEx_PLL3_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8004eb8:	4606      	mov	r6, r0
 8004eba:	460f      	mov	r7, r1
    __HAL_RCC_PLL3_DISABLE();
 8004ebc:	6823      	ldr	r3, [r4, #0]
 8004ebe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ec2:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ec4:	f7fc fd4c 	bl	8001960 <HAL_GetTick>
 8004ec8:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004eca:	e004      	b.n	8004ed6 <RCCEx_PLL3_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004ecc:	f7fc fd48 	bl	8001960 <HAL_GetTick>
 8004ed0:	1b40      	subs	r0, r0, r5
 8004ed2:	2802      	cmp	r0, #2
 8004ed4:	d856      	bhi.n	8004f84 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004ed6:	6823      	ldr	r3, [r4, #0]
 8004ed8:	009a      	lsls	r2, r3, #2
 8004eda:	d4f7      	bmi.n	8004ecc <RCCEx_PLL3_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004edc:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004ede:	6832      	ldr	r2, [r6, #0]
 8004ee0:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8004ee4:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8004ee8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004eea:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	3a01      	subs	r2, #1
 8004ef2:	025b      	lsls	r3, r3, #9
 8004ef4:	0412      	lsls	r2, r2, #16
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004efc:	4313      	orrs	r3, r2
 8004efe:	6872      	ldr	r2, [r6, #4]
 8004f00:	3a01      	subs	r2, #1
 8004f02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f06:	4313      	orrs	r3, r2
 8004f08:	6932      	ldr	r2, [r6, #16]
 8004f0a:	3a01      	subs	r2, #1
 8004f0c:	0612      	lsls	r2, r2, #24
 8004f0e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004f12:	4313      	orrs	r3, r2
 8004f14:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004f16:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004f18:	6972      	ldr	r2, [r6, #20]
 8004f1a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004f22:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004f24:	69b2      	ldr	r2, [r6, #24]
 8004f26:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004f2e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004f30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f34:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004f36:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004f38:	69f2      	ldr	r2, [r6, #28]
 8004f3a:	f36f 03cf 	bfc	r3, #3, #13
 8004f3e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004f42:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004f44:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004f46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f4a:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004f4c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8004f4e:	b1df      	cbz	r7, 8004f88 <RCCEx_PLL3_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004f50:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004f52:	bf0c      	ite	eq
 8004f54:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004f58:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 8004f5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004f5e:	4c0c      	ldr	r4, [pc, #48]	@ (8004f90 <RCCEx_PLL3_Config.part.0+0xdc>)
 8004f60:	6823      	ldr	r3, [r4, #0]
 8004f62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f66:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f68:	f7fc fcfa 	bl	8001960 <HAL_GetTick>
 8004f6c:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f6e:	e004      	b.n	8004f7a <RCCEx_PLL3_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004f70:	f7fc fcf6 	bl	8001960 <HAL_GetTick>
 8004f74:	1b40      	subs	r0, r0, r5
 8004f76:	2802      	cmp	r0, #2
 8004f78:	d804      	bhi.n	8004f84 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f7a:	6823      	ldr	r3, [r4, #0]
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	d5f7      	bpl.n	8004f70 <RCCEx_PLL3_Config.part.0+0xbc>
    }

  }


  return status;
 8004f80:	2000      	movs	r0, #0
}
 8004f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8004f84:	2003      	movs	r0, #3
}
 8004f86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004f88:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004f8c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004f8e:	e7e6      	b.n	8004f5e <RCCEx_PLL3_Config.part.0+0xaa>
 8004f90:	58024400 	.word	0x58024400

08004f94 <HAL_RCCEx_PeriphCLKConfig>:
{
 8004f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f98:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 8004f9c:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f9e:	011d      	lsls	r5, r3, #4
 8004fa0:	f003 6600 	and.w	r6, r3, #134217728	@ 0x8000000
 8004fa4:	d524      	bpl.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8004fa6:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8004fa8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8004fac:	f000 85df 	beq.w	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xbda>
 8004fb0:	f200 86a8 	bhi.w	8005d04 <HAL_RCCEx_PeriphCLKConfig+0xd70>
 8004fb4:	2900      	cmp	r1, #0
 8004fb6:	f000 85f6 	beq.w	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0xc12>
 8004fba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8004fbe:	f040 86a5 	bne.w	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xd78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004fc2:	49a9      	ldr	r1, [pc, #676]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004fc4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004fc6:	f001 0103 	and.w	r1, r1, #3
 8004fca:	2903      	cmp	r1, #3
 8004fcc:	f000 869e 	beq.w	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xd78>
 8004fd0:	2102      	movs	r1, #2
 8004fd2:	3008      	adds	r0, #8
 8004fd4:	f7ff fefe 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 8004fd8:	4606      	mov	r6, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004fda:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004fde:	b93e      	cbnz	r6, 8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004fe0:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8004fe2:	4da1      	ldr	r5, [pc, #644]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004fe4:	2600      	movs	r6, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004fe6:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8004fe8:	f420 1040 	bic.w	r0, r0, #3145728	@ 0x300000
 8004fec:	4301      	orrs	r1, r0
 8004fee:	6529      	str	r1, [r5, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004ff0:	05d8      	lsls	r0, r3, #23
 8004ff2:	d50a      	bpl.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x76>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004ff4:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8004ff6:	2904      	cmp	r1, #4
 8004ff8:	d806      	bhi.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004ffa:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004ffe:	03ff      	.short	0x03ff
 8005000:	0582056d 	.word	0x0582056d
 8005004:	04040404 	.word	0x04040404
      status = ret;
 8005008:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 800500a:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800500c:	0599      	lsls	r1, r3, #22
 800500e:	d524      	bpl.n	800505a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    switch (PeriphClkInit->Sai23ClockSelection)
 8005010:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8005012:	2980      	cmp	r1, #128	@ 0x80
 8005014:	f000 854b 	beq.w	8005aae <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8005018:	f200 8687 	bhi.w	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xd96>
 800501c:	2900      	cmp	r1, #0
 800501e:	f000 85bb 	beq.w	8005b98 <HAL_RCCEx_PeriphCLKConfig+0xc04>
 8005022:	2940      	cmp	r1, #64	@ 0x40
 8005024:	f040 8688 	bne.w	8005d38 <HAL_RCCEx_PeriphCLKConfig+0xda4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005028:	498f      	ldr	r1, [pc, #572]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800502a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800502c:	f001 0103 	and.w	r1, r1, #3
 8005030:	2903      	cmp	r1, #3
 8005032:	f000 8681 	beq.w	8005d38 <HAL_RCCEx_PeriphCLKConfig+0xda4>
 8005036:	2100      	movs	r1, #0
 8005038:	f104 0008 	add.w	r0, r4, #8
 800503c:	f7ff feca 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 8005040:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005042:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005046:	2d00      	cmp	r5, #0
 8005048:	f040 8543 	bne.w	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0xb3e>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800504c:	4f86      	ldr	r7, [pc, #536]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800504e:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8005050:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005052:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 8005056:	4301      	orrs	r1, r0
 8005058:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800505a:	055f      	lsls	r7, r3, #21
 800505c:	d528      	bpl.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->Sai4AClockSelection)
 800505e:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8005062:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8005066:	f000 855c 	beq.w	8005b22 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 800506a:	f200 8652 	bhi.w	8005d12 <HAL_RCCEx_PeriphCLKConfig+0xd7e>
 800506e:	2900      	cmp	r1, #0
 8005070:	f000 858b 	beq.w	8005b8a <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8005074:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8005078:	f040 8653 	bne.w	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800507c:	497a      	ldr	r1, [pc, #488]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800507e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005080:	f001 0103 	and.w	r1, r1, #3
 8005084:	2903      	cmp	r1, #3
 8005086:	f000 864c 	beq.w	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 800508a:	2100      	movs	r1, #0
 800508c:	f104 0008 	add.w	r0, r4, #8
 8005090:	f7ff fea0 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 8005094:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005096:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800509a:	2d00      	cmp	r5, #0
 800509c:	f040 8553 	bne.w	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80050a0:	4f71      	ldr	r7, [pc, #452]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050a2:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 80050a6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80050a8:	f421 0160 	bic.w	r1, r1, #14680064	@ 0xe00000
 80050ac:	4301      	orrs	r1, r0
 80050ae:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80050b0:	0518      	lsls	r0, r3, #20
 80050b2:	d528      	bpl.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x172>
    switch (PeriphClkInit->Sai4BClockSelection)
 80050b4:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 80050b8:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 80050bc:	f000 8546 	beq.w	8005b4c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
 80050c0:	f200 8614 	bhi.w	8005cec <HAL_RCCEx_PeriphCLKConfig+0xd58>
 80050c4:	2900      	cmp	r1, #0
 80050c6:	f000 84d6 	beq.w	8005a76 <HAL_RCCEx_PeriphCLKConfig+0xae2>
 80050ca:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 80050ce:	f040 8615 	bne.w	8005cfc <HAL_RCCEx_PeriphCLKConfig+0xd68>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80050d2:	4965      	ldr	r1, [pc, #404]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050d4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80050d6:	f001 0103 	and.w	r1, r1, #3
 80050da:	2903      	cmp	r1, #3
 80050dc:	f000 860e 	beq.w	8005cfc <HAL_RCCEx_PeriphCLKConfig+0xd68>
 80050e0:	2100      	movs	r1, #0
 80050e2:	f104 0008 	add.w	r0, r4, #8
 80050e6:	f7ff fe75 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 80050ea:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80050ec:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80050f0:	2d00      	cmp	r5, #0
 80050f2:	f040 84c8 	bne.w	8005a86 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80050f6:	4f5c      	ldr	r7, [pc, #368]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050f8:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 80050fc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80050fe:	f021 61e0 	bic.w	r1, r1, #117440512	@ 0x7000000
 8005102:	4301      	orrs	r1, r0
 8005104:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005106:	0199      	lsls	r1, r3, #6
 8005108:	d518      	bpl.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    switch (PeriphClkInit->QspiClockSelection)
 800510a:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800510c:	2920      	cmp	r1, #32
 800510e:	f000 8434 	beq.w	800597a <HAL_RCCEx_PeriphCLKConfig+0x9e6>
 8005112:	f200 8615 	bhi.w	8005d40 <HAL_RCCEx_PeriphCLKConfig+0xdac>
 8005116:	b139      	cbz	r1, 8005128 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8005118:	2910      	cmp	r1, #16
 800511a:	f040 8614 	bne.w	8005d46 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800511e:	4852      	ldr	r0, [pc, #328]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005120:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005122:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005126:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005128:	2d00      	cmp	r5, #0
 800512a:	f040 83bf 	bne.w	80058ac <HAL_RCCEx_PeriphCLKConfig+0x918>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800512e:	4f4e      	ldr	r7, [pc, #312]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005130:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8005132:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005134:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8005138:	4301      	orrs	r1, r0
 800513a:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800513c:	04df      	lsls	r7, r3, #19
 800513e:	d526      	bpl.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    switch (PeriphClkInit->Spi123ClockSelection)
 8005140:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8005142:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8005146:	f000 84a1 	beq.w	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xaf8>
 800514a:	f200 85c3 	bhi.w	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0xd40>
 800514e:	2900      	cmp	r1, #0
 8005150:	f000 8486 	beq.w	8005a60 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005154:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8005158:	f040 85c4 	bne.w	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800515c:	4942      	ldr	r1, [pc, #264]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800515e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005160:	f001 0103 	and.w	r1, r1, #3
 8005164:	2903      	cmp	r1, #3
 8005166:	f000 85bd 	beq.w	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
 800516a:	2100      	movs	r1, #0
 800516c:	f104 0008 	add.w	r0, r4, #8
 8005170:	f7ff fe30 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 8005174:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005176:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800517a:	2d00      	cmp	r5, #0
 800517c:	f040 8478 	bne.w	8005a70 <HAL_RCCEx_PeriphCLKConfig+0xadc>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005180:	4f39      	ldr	r7, [pc, #228]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005182:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8005184:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005186:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 800518a:	4301      	orrs	r1, r0
 800518c:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800518e:	0498      	lsls	r0, r3, #18
 8005190:	d524      	bpl.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x248>
    switch (PeriphClkInit->Spi45ClockSelection)
 8005192:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8005194:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8005198:	f000 8415 	beq.w	80059c6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 800519c:	f200 8556 	bhi.w	8005c4c <HAL_RCCEx_PeriphCLKConfig+0xcb8>
 80051a0:	b191      	cbz	r1, 80051c8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80051a2:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80051a6:	f040 855b 	bne.w	8005c60 <HAL_RCCEx_PeriphCLKConfig+0xccc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80051aa:	492f      	ldr	r1, [pc, #188]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80051ac:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80051ae:	f001 0103 	and.w	r1, r1, #3
 80051b2:	2903      	cmp	r1, #3
 80051b4:	f000 8554 	beq.w	8005c60 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 80051b8:	2101      	movs	r1, #1
 80051ba:	f104 0008 	add.w	r0, r4, #8
 80051be:	f7ff fe09 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 80051c2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80051c4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80051c8:	2d00      	cmp	r5, #0
 80051ca:	f040 838f 	bne.w	80058ec <HAL_RCCEx_PeriphCLKConfig+0x958>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80051ce:	4f26      	ldr	r7, [pc, #152]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80051d0:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 80051d2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80051d4:	f421 21e0 	bic.w	r1, r1, #458752	@ 0x70000
 80051d8:	4301      	orrs	r1, r0
 80051da:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80051dc:	0459      	lsls	r1, r3, #17
 80051de:	d526      	bpl.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x29a>
    switch (PeriphClkInit->Spi6ClockSelection)
 80051e0:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 80051e4:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 80051e8:	f000 8426 	beq.w	8005a38 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80051ec:	f200 854a 	bhi.w	8005c84 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
 80051f0:	b191      	cbz	r1, 8005218 <HAL_RCCEx_PeriphCLKConfig+0x284>
 80051f2:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 80051f6:	f040 854f 	bne.w	8005c98 <HAL_RCCEx_PeriphCLKConfig+0xd04>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80051fa:	491b      	ldr	r1, [pc, #108]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80051fc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80051fe:	f001 0103 	and.w	r1, r1, #3
 8005202:	2903      	cmp	r1, #3
 8005204:	f000 8548 	beq.w	8005c98 <HAL_RCCEx_PeriphCLKConfig+0xd04>
 8005208:	2101      	movs	r1, #1
 800520a:	f104 0008 	add.w	r0, r4, #8
 800520e:	f7ff fde1 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 8005212:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005214:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005218:	2d00      	cmp	r5, #0
 800521a:	f040 835b 	bne.w	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x940>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800521e:	4f12      	ldr	r7, [pc, #72]	@ (8005268 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005220:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
 8005224:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005226:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 800522a:	4301      	orrs	r1, r0
 800522c:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800522e:	041f      	lsls	r7, r3, #16
 8005230:	d50d      	bpl.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    switch (PeriphClkInit->FdcanClockSelection)
 8005232:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8005234:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005238:	f000 8260 	beq.w	80056fc <HAL_RCCEx_PeriphCLKConfig+0x768>
 800523c:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005240:	f000 8591 	beq.w	8005d66 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005244:	2900      	cmp	r1, #0
 8005246:	f000 825e 	beq.w	8005706 <HAL_RCCEx_PeriphCLKConfig+0x772>
      status = ret;
 800524a:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 800524c:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800524e:	01d8      	lsls	r0, r3, #7
 8005250:	d515      	bpl.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    switch (PeriphClkInit->FmcClockSelection)
 8005252:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005254:	2903      	cmp	r1, #3
 8005256:	f200 85b4 	bhi.w	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 800525a:	e8df f011 	tbh	[pc, r1, lsl #1]
 800525e:	000c      	.short	0x000c
 8005260:	03a10007 	.word	0x03a10007
 8005264:	000c      	.short	0x000c
 8005266:	bf00      	nop
 8005268:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800526c:	4836      	ldr	r0, [pc, #216]	@ (8005348 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 800526e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005270:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005274:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005276:	2d00      	cmp	r5, #0
 8005278:	f000 831a 	beq.w	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
      status = ret;
 800527c:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800527e:	0259      	lsls	r1, r3, #9
 8005280:	f100 827a 	bmi.w	8005778 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005284:	07df      	lsls	r7, r3, #31
 8005286:	d52f      	bpl.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x354>
    switch (PeriphClkInit->Usart16ClockSelection)
 8005288:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 800528a:	2928      	cmp	r1, #40	@ 0x28
 800528c:	d82a      	bhi.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x350>
 800528e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005292:	0257      	.short	0x0257
 8005294:	00290029 	.word	0x00290029
 8005298:	00290029 	.word	0x00290029
 800529c:	00290029 	.word	0x00290029
 80052a0:	02480029 	.word	0x02480029
 80052a4:	00290029 	.word	0x00290029
 80052a8:	00290029 	.word	0x00290029
 80052ac:	00290029 	.word	0x00290029
 80052b0:	04b90029 	.word	0x04b90029
 80052b4:	00290029 	.word	0x00290029
 80052b8:	00290029 	.word	0x00290029
 80052bc:	00290029 	.word	0x00290029
 80052c0:	02570029 	.word	0x02570029
 80052c4:	00290029 	.word	0x00290029
 80052c8:	00290029 	.word	0x00290029
 80052cc:	00290029 	.word	0x00290029
 80052d0:	02570029 	.word	0x02570029
 80052d4:	00290029 	.word	0x00290029
 80052d8:	00290029 	.word	0x00290029
 80052dc:	00290029 	.word	0x00290029
 80052e0:	02570029 	.word	0x02570029
      status = ret;
 80052e4:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80052e6:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80052e8:	0798      	lsls	r0, r3, #30
 80052ea:	d51e      	bpl.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x396>
    switch (PeriphClkInit->Usart234578ClockSelection)
 80052ec:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 80052ee:	2905      	cmp	r1, #5
 80052f0:	f200 8550 	bhi.w	8005d94 <HAL_RCCEx_PeriphCLKConfig+0xe00>
 80052f4:	e8df f011 	tbh	[pc, r1, lsl #1]
 80052f8:	00060015 	.word	0x00060015
 80052fc:	00150471 	.word	0x00150471
 8005300:	00150015 	.word	0x00150015
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005304:	4910      	ldr	r1, [pc, #64]	@ (8005348 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 8005306:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005308:	f001 0103 	and.w	r1, r1, #3
 800530c:	2903      	cmp	r1, #3
 800530e:	f000 8541 	beq.w	8005d94 <HAL_RCCEx_PeriphCLKConfig+0xe00>
 8005312:	2101      	movs	r1, #1
 8005314:	f104 0008 	add.w	r0, r4, #8
 8005318:	f7ff fd5c 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 800531c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800531e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005322:	2d00      	cmp	r5, #0
 8005324:	f000 82cc 	beq.w	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x92c>
      status = ret;
 8005328:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800532a:	0759      	lsls	r1, r3, #29
 800532c:	d521      	bpl.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800532e:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8005332:	2905      	cmp	r1, #5
 8005334:	f200 852a 	bhi.w	8005d8c <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 8005338:	e8df f011 	tbh	[pc, r1, lsl #1]
 800533c:	00080017 	.word	0x00080017
 8005340:	0017043c 	.word	0x0017043c
 8005344:	00170017 	.word	0x00170017
 8005348:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800534c:	49ae      	ldr	r1, [pc, #696]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800534e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005350:	f001 0103 	and.w	r1, r1, #3
 8005354:	2903      	cmp	r1, #3
 8005356:	f000 8519 	beq.w	8005d8c <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 800535a:	2101      	movs	r1, #1
 800535c:	f104 0008 	add.w	r0, r4, #8
 8005360:	f7ff fd38 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 8005364:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005366:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800536a:	2d00      	cmp	r5, #0
 800536c:	f000 82c2 	beq.w	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x960>
      status = ret;
 8005370:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005372:	069f      	lsls	r7, r3, #26
 8005374:	d526      	bpl.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x430>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005376:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 800537a:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 800537e:	f000 82c6 	beq.w	800590e <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8005382:	f200 8455 	bhi.w	8005c30 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8005386:	b191      	cbz	r1, 80053ae <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005388:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 800538c:	f040 845a 	bne.w	8005c44 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005390:	499d      	ldr	r1, [pc, #628]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005392:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005394:	f001 0103 	and.w	r1, r1, #3
 8005398:	2903      	cmp	r1, #3
 800539a:	f000 8453 	beq.w	8005c44 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
 800539e:	2100      	movs	r1, #0
 80053a0:	f104 0008 	add.w	r0, r4, #8
 80053a4:	f7ff fd16 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 80053a8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80053aa:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80053ae:	2d00      	cmp	r5, #0
 80053b0:	f040 828e 	bne.w	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80053b4:	4f94      	ldr	r7, [pc, #592]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80053b6:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80053ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80053bc:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 80053c0:	4301      	orrs	r1, r0
 80053c2:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80053c4:	0658      	lsls	r0, r3, #25
 80053c6:	d526      	bpl.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x482>
    switch (PeriphClkInit->Lptim2ClockSelection)
 80053c8:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 80053cc:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80053d0:	f000 82af 	beq.w	8005932 <HAL_RCCEx_PeriphCLKConfig+0x99e>
 80053d4:	f200 8464 	bhi.w	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80053d8:	b191      	cbz	r1, 8005400 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 80053da:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80053de:	f040 8469 	bne.w	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80053e2:	4989      	ldr	r1, [pc, #548]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80053e4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80053e6:	f001 0103 	and.w	r1, r1, #3
 80053ea:	2903      	cmp	r1, #3
 80053ec:	f000 8462 	beq.w	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80053f0:	2100      	movs	r1, #0
 80053f2:	f104 0008 	add.w	r0, r4, #8
 80053f6:	f7ff fced 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 80053fa:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80053fc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005400:	2d00      	cmp	r5, #0
 8005402:	f040 8269 	bne.w	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x944>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005406:	4f80      	ldr	r7, [pc, #512]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005408:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 800540c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800540e:	f421 51e0 	bic.w	r1, r1, #7168	@ 0x1c00
 8005412:	4301      	orrs	r1, r0
 8005414:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005416:	0619      	lsls	r1, r3, #24
 8005418:	d526      	bpl.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800541a:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 800541e:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8005422:	f000 8298 	beq.w	8005956 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8005426:	f200 841f 	bhi.w	8005c68 <HAL_RCCEx_PeriphCLKConfig+0xcd4>
 800542a:	b191      	cbz	r1, 8005452 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 800542c:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8005430:	f040 8424 	bne.w	8005c7c <HAL_RCCEx_PeriphCLKConfig+0xce8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005434:	4974      	ldr	r1, [pc, #464]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005436:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005438:	f001 0103 	and.w	r1, r1, #3
 800543c:	2903      	cmp	r1, #3
 800543e:	f000 841d 	beq.w	8005c7c <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8005442:	2100      	movs	r1, #0
 8005444:	f104 0008 	add.w	r0, r4, #8
 8005448:	f7ff fcc4 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 800544c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800544e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005452:	2d00      	cmp	r5, #0
 8005454:	f040 8244 	bne.w	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x94c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005458:	4f6b      	ldr	r7, [pc, #428]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800545a:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 800545e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005460:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8005464:	4301      	orrs	r1, r0
 8005466:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005468:	071f      	lsls	r7, r3, #28
 800546a:	d50b      	bpl.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800546c:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8005470:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8005474:	f000 81d4 	beq.w	8005820 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005478:	4f63      	ldr	r7, [pc, #396]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800547a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800547c:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8005480:	4301      	orrs	r1, r0
 8005482:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005484:	06d8      	lsls	r0, r3, #27
 8005486:	d50b      	bpl.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005488:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
 800548c:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8005490:	f000 81db 	beq.w	800584a <HAL_RCCEx_PeriphCLKConfig+0x8b6>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005494:	4f5c      	ldr	r7, [pc, #368]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005496:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005498:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 800549c:	4301      	orrs	r1, r0
 800549e:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80054a0:	0319      	lsls	r1, r3, #12
 80054a2:	d524      	bpl.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x55a>
    switch (PeriphClkInit->AdcClockSelection)
 80054a4:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 80054a8:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80054ac:	f000 82b1 	beq.w	8005a12 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80054b0:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 80054b4:	d010      	beq.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x544>
 80054b6:	2900      	cmp	r1, #0
 80054b8:	f040 8130 	bne.w	800571c <HAL_RCCEx_PeriphCLKConfig+0x788>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80054bc:	4852      	ldr	r0, [pc, #328]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80054be:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 80054c0:	f000 0003 	and.w	r0, r0, #3
 80054c4:	2803      	cmp	r0, #3
 80054c6:	f000 8129 	beq.w	800571c <HAL_RCCEx_PeriphCLKConfig+0x788>
 80054ca:	f104 0008 	add.w	r0, r4, #8
 80054ce:	f7ff fc81 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 80054d2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80054d4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80054d8:	2d00      	cmp	r5, #0
 80054da:	f040 81ff 	bne.w	80058dc <HAL_RCCEx_PeriphCLKConfig+0x948>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054de:	4f4a      	ldr	r7, [pc, #296]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80054e0:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 80054e4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80054e6:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 80054ea:	4301      	orrs	r1, r0
 80054ec:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80054ee:	035f      	lsls	r7, r3, #13
 80054f0:	d50f      	bpl.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch (PeriphClkInit->UsbClockSelection)
 80054f2:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 80054f6:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80054fa:	f000 8277 	beq.w	80059ec <HAL_RCCEx_PeriphCLKConfig+0xa58>
 80054fe:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8005502:	f000 812d 	beq.w	8005760 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 8005506:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800550a:	f000 8124 	beq.w	8005756 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      status = ret;
 800550e:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005510:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005512:	03d8      	lsls	r0, r3, #15
 8005514:	d520      	bpl.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
    switch (PeriphClkInit->SdmmcClockSelection)
 8005516:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8005518:	2900      	cmp	r1, #0
 800551a:	f000 81aa 	beq.w	8005872 <HAL_RCCEx_PeriphCLKConfig+0x8de>
 800551e:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8005522:	f040 80e8 	bne.w	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x762>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005526:	4938      	ldr	r1, [pc, #224]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005528:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800552a:	f001 0103 	and.w	r1, r1, #3
 800552e:	2903      	cmp	r1, #3
 8005530:	f000 80e1 	beq.w	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x762>
 8005534:	2102      	movs	r1, #2
 8005536:	f104 0008 	add.w	r0, r4, #8
 800553a:	f7ff fc4b 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 800553e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005540:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005544:	2d00      	cmp	r5, #0
 8005546:	f040 819c 	bne.w	8005882 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800554a:	4f2f      	ldr	r7, [pc, #188]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800554c:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 800554e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005550:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8005554:	4301      	orrs	r1, r0
 8005556:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005558:	0099      	lsls	r1, r3, #2
 800555a:	d50e      	bpl.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x5e6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800555c:	492a      	ldr	r1, [pc, #168]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800555e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005560:	f001 0103 	and.w	r1, r1, #3
 8005564:	2903      	cmp	r1, #3
 8005566:	d007      	beq.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 8005568:	2102      	movs	r1, #2
 800556a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800556e:	f7ff fca1 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005572:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005576:	b100      	cbz	r0, 800557a <HAL_RCCEx_PeriphCLKConfig+0x5e6>
      status = HAL_ERROR;
 8005578:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800557a:	039f      	lsls	r7, r3, #14
 800557c:	f100 80ab 	bmi.w	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x742>
      status = HAL_ERROR;
 8005580:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005582:	02d8      	lsls	r0, r3, #11
 8005584:	d506      	bpl.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x600>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005586:	4820      	ldr	r0, [pc, #128]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005588:	6f66      	ldr	r6, [r4, #116]	@ 0x74
 800558a:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 800558c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8005590:	4331      	orrs	r1, r6
 8005592:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005594:	00d9      	lsls	r1, r3, #3
 8005596:	d507      	bpl.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x614>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005598:	481b      	ldr	r0, [pc, #108]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800559a:	f8d4 60b8 	ldr.w	r6, [r4, #184]	@ 0xb8
 800559e:	6901      	ldr	r1, [r0, #16]
 80055a0:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 80055a4:	4331      	orrs	r1, r6
 80055a6:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80055a8:	029f      	lsls	r7, r3, #10
 80055aa:	d506      	bpl.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x626>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80055ac:	4816      	ldr	r0, [pc, #88]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80055ae:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
 80055b0:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 80055b2:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80055b6:	4331      	orrs	r1, r6
 80055b8:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80055ba:	005e      	lsls	r6, r3, #1
 80055bc:	d509      	bpl.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x63e>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80055be:	4912      	ldr	r1, [pc, #72]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80055c0:	6908      	ldr	r0, [r1, #16]
 80055c2:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 80055c6:	6108      	str	r0, [r1, #16]
 80055c8:	6908      	ldr	r0, [r1, #16]
 80055ca:	f8d4 60bc 	ldr.w	r6, [r4, #188]	@ 0xbc
 80055ce:	4330      	orrs	r0, r6
 80055d0:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	da06      	bge.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x650>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80055d6:	480c      	ldr	r0, [pc, #48]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80055d8:	6d66      	ldr	r6, [r4, #84]	@ 0x54
 80055da:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80055dc:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 80055e0:	4331      	orrs	r1, r6
 80055e2:	64c1      	str	r1, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80055e4:	0218      	lsls	r0, r3, #8
 80055e6:	d507      	bpl.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80055e8:	4907      	ldr	r1, [pc, #28]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80055ea:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 80055ee:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80055f0:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80055f4:	4303      	orrs	r3, r0
 80055f6:	654b      	str	r3, [r1, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80055f8:	07d1      	lsls	r1, r2, #31
 80055fa:	d511      	bpl.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80055fc:	4b02      	ldr	r3, [pc, #8]	@ (8005608 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80055fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005600:	f003 0303 	and.w	r3, r3, #3
 8005604:	2b03      	cmp	r3, #3
 8005606:	e001      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005608:	58024400 	.word	0x58024400
 800560c:	f000 835c 	beq.w	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0xd34>
 8005610:	2100      	movs	r1, #0
 8005612:	f104 0008 	add.w	r0, r4, #8
 8005616:	f7ff fbdd 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800561a:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800561c:	b100      	cbz	r0, 8005620 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800561e:	4605      	mov	r5, r0
 8005620:	0793      	lsls	r3, r2, #30
 8005622:	d50e      	bpl.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005624:	4baf      	ldr	r3, [pc, #700]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005628:	f003 0303 	and.w	r3, r3, #3
 800562c:	2b03      	cmp	r3, #3
 800562e:	f000 834d 	beq.w	8005ccc <HAL_RCCEx_PeriphCLKConfig+0xd38>
 8005632:	2101      	movs	r1, #1
 8005634:	f104 0008 	add.w	r0, r4, #8
 8005638:	f7ff fbcc 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800563c:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800563e:	b100      	cbz	r0, 8005642 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005640:	4605      	mov	r5, r0
 8005642:	0757      	lsls	r7, r2, #29
 8005644:	d50e      	bpl.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005646:	4ba7      	ldr	r3, [pc, #668]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800564a:	f003 0303 	and.w	r3, r3, #3
 800564e:	2b03      	cmp	r3, #3
 8005650:	f000 833e 	beq.w	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
 8005654:	2102      	movs	r1, #2
 8005656:	f104 0008 	add.w	r0, r4, #8
 800565a:	f7ff fbbb 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800565e:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8005660:	b100      	cbz	r0, 8005664 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005662:	4605      	mov	r5, r0
 8005664:	0716      	lsls	r6, r2, #28
 8005666:	d50e      	bpl.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005668:	4b9e      	ldr	r3, [pc, #632]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800566a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800566c:	f003 0303 	and.w	r3, r3, #3
 8005670:	2b03      	cmp	r3, #3
 8005672:	f000 8323 	beq.w	8005cbc <HAL_RCCEx_PeriphCLKConfig+0xd28>
 8005676:	2100      	movs	r1, #0
 8005678:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800567c:	f7ff fc1a 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005680:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8005682:	b100      	cbz	r0, 8005686 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005684:	4605      	mov	r5, r0
 8005686:	06d0      	lsls	r0, r2, #27
 8005688:	d50f      	bpl.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x716>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800568a:	4b96      	ldr	r3, [pc, #600]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800568c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800568e:	f003 0303 	and.w	r3, r3, #3
 8005692:	2b03      	cmp	r3, #3
 8005694:	f000 8314 	beq.w	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0xd2c>
 8005698:	2101      	movs	r1, #1
 800569a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800569e:	f7ff fc09 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 80056a2:	2800      	cmp	r0, #0
 80056a4:	f040 8359 	bne.w	8005d5a <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80056a8:	6862      	ldr	r2, [r4, #4]
 80056aa:	0693      	lsls	r3, r2, #26
 80056ac:	d50e      	bpl.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x738>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80056ae:	4b8d      	ldr	r3, [pc, #564]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80056b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056b2:	f003 0303 	and.w	r3, r3, #3
 80056b6:	2b03      	cmp	r3, #3
 80056b8:	f000 82b7 	beq.w	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 80056bc:	2102      	movs	r1, #2
 80056be:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80056c2:	f7ff fbf7 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 80056c6:	2800      	cmp	r0, #0
 80056c8:	f040 82af 	bne.w	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xc96>
  if (status == HAL_OK)
 80056cc:	1e28      	subs	r0, r5, #0
 80056ce:	bf18      	it	ne
 80056d0:	2001      	movne	r0, #1
}
 80056d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->RngClockSelection)
 80056d6:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 80056da:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80056de:	f000 80d2 	beq.w	8005886 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 80056e2:	f240 8110 	bls.w	8005906 <HAL_RCCEx_PeriphCLKConfig+0x972>
 80056e6:	f421 7080 	bic.w	r0, r1, #256	@ 0x100
 80056ea:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80056ee:	f000 80cf 	beq.w	8005890 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 80056f2:	2501      	movs	r5, #1
 80056f4:	e745      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      status = ret;
 80056f6:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80056f8:	4635      	mov	r5, r6
 80056fa:	e72d      	b.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056fc:	4879      	ldr	r0, [pc, #484]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80056fe:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005700:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005704:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005706:	2d00      	cmp	r5, #0
 8005708:	f040 80ce 	bne.w	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x914>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800570c:	4f75      	ldr	r7, [pc, #468]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800570e:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8005710:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005712:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 8005716:	4301      	orrs	r1, r0
 8005718:	6539      	str	r1, [r7, #80]	@ 0x50
 800571a:	e598      	b.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
      status = ret;
 800571c:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 800571e:	4635      	mov	r5, r6
 8005720:	e6e5      	b.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x55a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005722:	4970      	ldr	r1, [pc, #448]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005724:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005726:	f001 0103 	and.w	r1, r1, #3
 800572a:	2903      	cmp	r1, #3
 800572c:	f43f adda 	beq.w	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8005730:	2101      	movs	r1, #1
 8005732:	f104 0008 	add.w	r0, r4, #8
 8005736:	f7ff fb4d 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 800573a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800573c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005740:	2d00      	cmp	r5, #0
 8005742:	f040 80d5 	bne.w	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005746:	4f67      	ldr	r7, [pc, #412]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005748:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 800574a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800574c:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 8005750:	4301      	orrs	r1, r0
 8005752:	6579      	str	r1, [r7, #84]	@ 0x54
 8005754:	e5c8      	b.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x354>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005756:	4863      	ldr	r0, [pc, #396]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005758:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800575a:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800575e:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005760:	2d00      	cmp	r5, #0
 8005762:	f040 809f 	bne.w	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x910>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005766:	4f5f      	ldr	r7, [pc, #380]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005768:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 800576c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800576e:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8005772:	4301      	orrs	r1, r0
 8005774:	6579      	str	r1, [r7, #84]	@ 0x54
 8005776:	e6cc      	b.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005778:	4f5b      	ldr	r7, [pc, #364]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005780:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8005782:	f7fc f8ed 	bl	8001960 <HAL_GetTick>
 8005786:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005788:	e006      	b.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x804>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800578a:	f7fc f8e9 	bl	8001960 <HAL_GetTick>
 800578e:	eba0 0008 	sub.w	r0, r0, r8
 8005792:	2864      	cmp	r0, #100	@ 0x64
 8005794:	f200 82db 	bhi.w	8005d4e <HAL_RCCEx_PeriphCLKConfig+0xdba>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	05da      	lsls	r2, r3, #23
 800579c:	d5f5      	bpl.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    if (ret == HAL_OK)
 800579e:	2d00      	cmp	r5, #0
 80057a0:	f040 82d6 	bne.w	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80057a4:	4a4f      	ldr	r2, [pc, #316]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80057a6:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 80057aa:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 80057ac:	4059      	eors	r1, r3
 80057ae:	f411 7f40 	tst.w	r1, #768	@ 0x300
 80057b2:	d00b      	beq.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x838>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057b4:	6f11      	ldr	r1, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 80057b6:	6f10      	ldr	r0, [r2, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057b8:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80057bc:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 80057c0:	6710      	str	r0, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80057c2:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 80057c4:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 80057c8:	6710      	str	r0, [r2, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 80057ca:	6711      	str	r1, [r2, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80057cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057d0:	f000 82fb 	beq.w	8005dca <HAL_RCCEx_PeriphCLKConfig+0xe36>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057d4:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80057d8:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 80057dc:	f000 8309 	beq.w	8005df2 <HAL_RCCEx_PeriphCLKConfig+0xe5e>
 80057e0:	4940      	ldr	r1, [pc, #256]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80057e2:	690a      	ldr	r2, [r1, #16]
 80057e4:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 80057e8:	610a      	str	r2, [r1, #16]
 80057ea:	483e      	ldr	r0, [pc, #248]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80057ec:	f3c3 010b 	ubfx	r1, r3, #0, #12
 80057f0:	6f07      	ldr	r7, [r0, #112]	@ 0x70
 80057f2:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80057f4:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057f8:	6701      	str	r1, [r0, #112]	@ 0x70
 80057fa:	e543      	b.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057fc:	4839      	ldr	r0, [pc, #228]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80057fe:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005800:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005804:	62c1      	str	r1, [r0, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005806:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 8005808:	2d00      	cmp	r5, #0
 800580a:	f040 8177 	bne.w	8005afc <HAL_RCCEx_PeriphCLKConfig+0xb68>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800580e:	4f35      	ldr	r7, [pc, #212]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005810:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005812:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005814:	f021 0107 	bic.w	r1, r1, #7
 8005818:	4301      	orrs	r1, r0
 800581a:	6539      	str	r1, [r7, #80]	@ 0x50
 800581c:	f7ff bbf6 	b.w	800500c <HAL_RCCEx_PeriphCLKConfig+0x78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005820:	4930      	ldr	r1, [pc, #192]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005822:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005824:	f001 0103 	and.w	r1, r1, #3
 8005828:	2903      	cmp	r1, #3
 800582a:	f000 82ba 	beq.w	8005da2 <HAL_RCCEx_PeriphCLKConfig+0xe0e>
 800582e:	2102      	movs	r1, #2
 8005830:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005834:	f7ff fb3e 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005838:	2800      	cmp	r0, #0
 800583a:	f000 82b5 	beq.w	8005da8 <HAL_RCCEx_PeriphCLKConfig+0xe14>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800583e:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
        status = HAL_ERROR;
 8005842:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005844:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005848:	e616      	b.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800584a:	4926      	ldr	r1, [pc, #152]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800584c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800584e:	f001 0103 	and.w	r1, r1, #3
 8005852:	2903      	cmp	r1, #3
 8005854:	f000 82a2 	beq.w	8005d9c <HAL_RCCEx_PeriphCLKConfig+0xe08>
 8005858:	2102      	movs	r1, #2
 800585a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800585e:	f7ff fb29 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005862:	2800      	cmp	r0, #0
 8005864:	f040 82a6 	bne.w	8005db4 <HAL_RCCEx_PeriphCLKConfig+0xe20>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005868:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800586c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005870:	e610      	b.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x500>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005872:	481c      	ldr	r0, [pc, #112]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005874:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005876:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800587a:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800587c:	2d00      	cmp	r5, #0
 800587e:	f43f ae64 	beq.w	800554a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      status = ret;
 8005882:	462e      	mov	r6, r5
 8005884:	e668      	b.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005886:	4f17      	ldr	r7, [pc, #92]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005888:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800588a:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 800588e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005890:	2d00      	cmp	r5, #0
 8005892:	f47f ae76 	bne.w	8005582 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005896:	4d13      	ldr	r5, [pc, #76]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005898:	6d68      	ldr	r0, [r5, #84]	@ 0x54
 800589a:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 800589e:	4301      	orrs	r1, r0
 80058a0:	6569      	str	r1, [r5, #84]	@ 0x54
 80058a2:	e66d      	b.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
      status = ret;
 80058a4:	462e      	mov	r6, r5
 80058a6:	e634      	b.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x57e>
      status = ret;
 80058a8:	462e      	mov	r6, r5
 80058aa:	e4d0      	b.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
      status = ret;
 80058ac:	462e      	mov	r6, r5
 80058ae:	e445      	b.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80058b0:	4f0c      	ldr	r7, [pc, #48]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80058b2:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 80058b4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80058b6:	f021 0103 	bic.w	r1, r1, #3
 80058ba:	4301      	orrs	r1, r0
 80058bc:	64f9      	str	r1, [r7, #76]	@ 0x4c
 80058be:	e4de      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80058c0:	4f08      	ldr	r7, [pc, #32]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80058c2:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 80058c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80058c6:	f021 0107 	bic.w	r1, r1, #7
 80058ca:	4301      	orrs	r1, r0
 80058cc:	6579      	str	r1, [r7, #84]	@ 0x54
 80058ce:	e52c      	b.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x396>
      status = ret;
 80058d0:	462e      	mov	r6, r5
 80058d2:	e577      	b.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x430>
      status = ret;
 80058d4:	462e      	mov	r6, r5
 80058d6:	e4aa      	b.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x29a>
      status = ret;
 80058d8:	462e      	mov	r6, r5
 80058da:	e59c      	b.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x482>
      status = ret;
 80058dc:	462e      	mov	r6, r5
 80058de:	e606      	b.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x55a>
      status = ret;
 80058e0:	462e      	mov	r6, r5
 80058e2:	e5c1      	b.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 80058e4:	58024400 	.word	0x58024400
 80058e8:	58024800 	.word	0x58024800
      status = ret;
 80058ec:	462e      	mov	r6, r5
 80058ee:	e475      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x248>
      status = ret;
 80058f0:	462e      	mov	r6, r5
 80058f2:	e4f9      	b.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x354>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80058f4:	4fc2      	ldr	r7, [pc, #776]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80058f6:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 80058fa:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80058fc:	f021 0107 	bic.w	r1, r1, #7
 8005900:	4301      	orrs	r1, r0
 8005902:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005904:	e535      	b.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch (PeriphClkInit->RngClockSelection)
 8005906:	2900      	cmp	r1, #0
 8005908:	f47f aef3 	bne.w	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x75e>
 800590c:	e7c0      	b.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800590e:	49bc      	ldr	r1, [pc, #752]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005910:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005912:	f001 0103 	and.w	r1, r1, #3
 8005916:	2903      	cmp	r1, #3
 8005918:	f000 8194 	beq.w	8005c44 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
 800591c:	2102      	movs	r1, #2
 800591e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005922:	f7ff fac7 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 8005926:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005928:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800592c:	2d00      	cmp	r5, #0
 800592e:	d1cf      	bne.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x93c>
 8005930:	e540      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x420>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005932:	49b3      	ldr	r1, [pc, #716]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005934:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005936:	f001 0103 	and.w	r1, r1, #3
 800593a:	2903      	cmp	r1, #3
 800593c:	f000 81ba 	beq.w	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8005940:	2102      	movs	r1, #2
 8005942:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005946:	f7ff fab5 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 800594a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800594c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005950:	2d00      	cmp	r5, #0
 8005952:	d1c1      	bne.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8005954:	e557      	b.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x472>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005956:	49aa      	ldr	r1, [pc, #680]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005958:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800595a:	f001 0103 	and.w	r1, r1, #3
 800595e:	2903      	cmp	r1, #3
 8005960:	f000 818c 	beq.w	8005c7c <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8005964:	2102      	movs	r1, #2
 8005966:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800596a:	f7ff faa3 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 800596e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005970:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005974:	2d00      	cmp	r5, #0
 8005976:	d1b3      	bne.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x94c>
 8005978:	e56e      	b.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800597a:	49a1      	ldr	r1, [pc, #644]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 800597c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800597e:	f001 0103 	and.w	r1, r1, #3
 8005982:	2903      	cmp	r1, #3
 8005984:	f000 81df 	beq.w	8005d46 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
 8005988:	2102      	movs	r1, #2
 800598a:	f104 0008 	add.w	r0, r4, #8
 800598e:	f7ff fa21 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 8005992:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005994:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005998:	2d00      	cmp	r5, #0
 800599a:	d187      	bne.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x918>
 800599c:	f7ff bbc7 	b.w	800512e <HAL_RCCEx_PeriphCLKConfig+0x19a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059a0:	4997      	ldr	r1, [pc, #604]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80059a2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80059a4:	f001 0103 	and.w	r1, r1, #3
 80059a8:	2903      	cmp	r1, #3
 80059aa:	f000 820a 	beq.w	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 80059ae:	2102      	movs	r1, #2
 80059b0:	f104 0008 	add.w	r0, r4, #8
 80059b4:	f7ff fa0e 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 80059b8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059ba:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80059be:	2d00      	cmp	r5, #0
 80059c0:	f47f ac5c 	bne.w	800527c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 80059c4:	e774      	b.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059c6:	498e      	ldr	r1, [pc, #568]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80059c8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80059ca:	f001 0103 	and.w	r1, r1, #3
 80059ce:	2903      	cmp	r1, #3
 80059d0:	f000 8146 	beq.w	8005c60 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 80059d4:	2101      	movs	r1, #1
 80059d6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80059da:	f7ff fa6b 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 80059de:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80059e0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80059e4:	2d00      	cmp	r5, #0
 80059e6:	d181      	bne.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x958>
 80059e8:	f7ff bbf1 	b.w	80051ce <HAL_RCCEx_PeriphCLKConfig+0x23a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059ec:	4984      	ldr	r1, [pc, #528]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80059ee:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80059f0:	f001 0103 	and.w	r1, r1, #3
 80059f4:	2903      	cmp	r1, #3
 80059f6:	f43f ad8a 	beq.w	800550e <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80059fa:	2101      	movs	r1, #1
 80059fc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a00:	f7ff fa58 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 8005a04:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005a06:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005a0a:	2d00      	cmp	r5, #0
 8005a0c:	f47f af4a 	bne.w	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x910>
 8005a10:	e6a9      	b.n	8005766 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a12:	497b      	ldr	r1, [pc, #492]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005a14:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a16:	f001 0103 	and.w	r1, r1, #3
 8005a1a:	2903      	cmp	r1, #3
 8005a1c:	f43f ae7e 	beq.w	800571c <HAL_RCCEx_PeriphCLKConfig+0x788>
 8005a20:	2102      	movs	r1, #2
 8005a22:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a26:	f7ff fa45 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 8005a2a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a2c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005a30:	2d00      	cmp	r5, #0
 8005a32:	f47f af53 	bne.w	80058dc <HAL_RCCEx_PeriphCLKConfig+0x948>
 8005a36:	e552      	b.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x54a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a38:	4971      	ldr	r1, [pc, #452]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005a3a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a3c:	f001 0103 	and.w	r1, r1, #3
 8005a40:	2903      	cmp	r1, #3
 8005a42:	f000 8129 	beq.w	8005c98 <HAL_RCCEx_PeriphCLKConfig+0xd04>
 8005a46:	2101      	movs	r1, #1
 8005a48:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a4c:	f7ff fa32 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 8005a50:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005a52:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005a56:	2d00      	cmp	r5, #0
 8005a58:	f47f af3c 	bne.w	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x940>
 8005a5c:	f7ff bbdf 	b.w	800521e <HAL_RCCEx_PeriphCLKConfig+0x28a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a60:	4867      	ldr	r0, [pc, #412]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005a62:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005a64:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005a68:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005a6a:	2d00      	cmp	r5, #0
 8005a6c:	f43f ab88 	beq.w	8005180 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      status = ret;
 8005a70:	462e      	mov	r6, r5
 8005a72:	f7ff bb8c 	b.w	800518e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a76:	4862      	ldr	r0, [pc, #392]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005a78:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005a7a:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005a7e:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005a80:	2d00      	cmp	r5, #0
 8005a82:	f43f ab38 	beq.w	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x162>
      status = ret;
 8005a86:	462e      	mov	r6, r5
 8005a88:	f7ff bb3d 	b.w	8005106 <HAL_RCCEx_PeriphCLKConfig+0x172>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a8c:	495c      	ldr	r1, [pc, #368]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005a8e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a90:	f001 0103 	and.w	r1, r1, #3
 8005a94:	2903      	cmp	r1, #3
 8005a96:	f000 8125 	beq.w	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0xd50>
 8005a9a:	2100      	movs	r1, #0
 8005a9c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005aa0:	f7ff fa08 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 8005aa4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005aa6:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8005aaa:	f7ff bb66 	b.w	800517a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005aae:	4954      	ldr	r1, [pc, #336]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005ab0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005ab2:	f001 0103 	and.w	r1, r1, #3
 8005ab6:	2903      	cmp	r1, #3
 8005ab8:	f000 813e 	beq.w	8005d38 <HAL_RCCEx_PeriphCLKConfig+0xda4>
 8005abc:	2100      	movs	r1, #0
 8005abe:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005ac2:	f7ff f9f7 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 8005ac6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005ac8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005acc:	2d00      	cmp	r5, #0
 8005ace:	f43f aabd 	beq.w	800504c <HAL_RCCEx_PeriphCLKConfig+0xb8>
      status = ret;
 8005ad2:	462e      	mov	r6, r5
 8005ad4:	f7ff bac1 	b.w	800505a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005ad8:	4949      	ldr	r1, [pc, #292]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005ada:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005adc:	f001 0103 	and.w	r1, r1, #3
 8005ae0:	2903      	cmp	r1, #3
 8005ae2:	f43f aa91 	beq.w	8005008 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	f104 0008 	add.w	r0, r4, #8
 8005aec:	f7ff f972 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 8005af0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005af2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005af6:	2d00      	cmp	r5, #0
 8005af8:	f43f ae89 	beq.w	800580e <HAL_RCCEx_PeriphCLKConfig+0x87a>
      status = ret;
 8005afc:	462e      	mov	r6, r5
 8005afe:	f7ff ba85 	b.w	800500c <HAL_RCCEx_PeriphCLKConfig+0x78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b02:	493f      	ldr	r1, [pc, #252]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005b04:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b06:	f001 0103 	and.w	r1, r1, #3
 8005b0a:	2903      	cmp	r1, #3
 8005b0c:	f43f aa7c 	beq.w	8005008 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005b10:	2100      	movs	r1, #0
 8005b12:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005b16:	f7ff f9cd 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 8005b1a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005b1c:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8005b20:	e672      	b.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x874>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b22:	4937      	ldr	r1, [pc, #220]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005b24:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b26:	f001 0103 	and.w	r1, r1, #3
 8005b2a:	2903      	cmp	r1, #3
 8005b2c:	f000 80f9 	beq.w	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8005b30:	2100      	movs	r1, #0
 8005b32:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005b36:	f7ff f9bd 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 8005b3a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005b3c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005b40:	2d00      	cmp	r5, #0
 8005b42:	f43f aaad 	beq.w	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      status = ret;
 8005b46:	462e      	mov	r6, r5
 8005b48:	f7ff bab2 	b.w	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b4c:	492c      	ldr	r1, [pc, #176]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005b4e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b50:	f001 0103 	and.w	r1, r1, #3
 8005b54:	2903      	cmp	r1, #3
 8005b56:	f000 80d1 	beq.w	8005cfc <HAL_RCCEx_PeriphCLKConfig+0xd68>
 8005b5a:	2100      	movs	r1, #0
 8005b5c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005b60:	f7ff f9a8 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 8005b64:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005b66:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8005b6a:	f7ff bac1 	b.w	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b6e:	4924      	ldr	r1, [pc, #144]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005b70:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b72:	f001 0103 	and.w	r1, r1, #3
 8005b76:	2903      	cmp	r1, #3
 8005b78:	f000 80c8 	beq.w	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xd78>
 8005b7c:	2102      	movs	r1, #2
 8005b7e:	3028      	adds	r0, #40	@ 0x28
 8005b80:	f7ff f998 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 8005b84:	4606      	mov	r6, r0
        break;
 8005b86:	f7ff ba28 	b.w	8004fda <HAL_RCCEx_PeriphCLKConfig+0x46>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b8a:	481d      	ldr	r0, [pc, #116]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005b8c:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005b8e:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005b92:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 8005b94:	f7ff ba81 	b.w	800509a <HAL_RCCEx_PeriphCLKConfig+0x106>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b98:	4819      	ldr	r0, [pc, #100]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005b9a:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005b9c:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005ba0:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 8005ba2:	f7ff ba50 	b.w	8005046 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ba6:	4d16      	ldr	r5, [pc, #88]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005ba8:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8005baa:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8005bae:	62e8      	str	r0, [r5, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005bb0:	f7ff ba17 	b.w	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005bb4:	4912      	ldr	r1, [pc, #72]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005bb6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005bb8:	f001 0103 	and.w	r1, r1, #3
 8005bbc:	2903      	cmp	r1, #3
 8005bbe:	f000 80e5 	beq.w	8005d8c <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 8005bc2:	2101      	movs	r1, #1
 8005bc4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005bc8:	f7ff f974 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 8005bcc:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005bce:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005bd2:	2d00      	cmp	r5, #0
 8005bd4:	f47f abcc 	bne.w	8005370 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
 8005bd8:	e68c      	b.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x960>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005bda:	4909      	ldr	r1, [pc, #36]	@ (8005c00 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005bdc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005bde:	f001 0103 	and.w	r1, r1, #3
 8005be2:	2903      	cmp	r1, #3
 8005be4:	f000 80d6 	beq.w	8005d94 <HAL_RCCEx_PeriphCLKConfig+0xe00>
 8005be8:	2101      	movs	r1, #1
 8005bea:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005bee:	f7ff f961 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 8005bf2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005bf4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005bf8:	2d00      	cmp	r5, #0
 8005bfa:	f47f ab95 	bne.w	8005328 <HAL_RCCEx_PeriphCLKConfig+0x394>
 8005bfe:	e65f      	b.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x92c>
 8005c00:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c04:	4983      	ldr	r1, [pc, #524]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 8005c06:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005c08:	f001 0103 	and.w	r1, r1, #3
 8005c0c:	2903      	cmp	r1, #3
 8005c0e:	f43f ab69 	beq.w	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8005c12:	2101      	movs	r1, #1
 8005c14:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005c18:	f7ff f94c 	bl	8004eb4 <RCCEx_PLL3_Config.part.0>
 8005c1c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005c1e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005c22:	2d00      	cmp	r5, #0
 8005c24:	f47f ae64 	bne.w	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8005c28:	e58d      	b.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x7b2>
  return HAL_ERROR;
 8005c2a:	2001      	movs	r0, #1
}
 8005c2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005c30:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8005c34:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005c38:	f43f abb9 	beq.w	80053ae <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005c3c:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 8005c40:	f43f abb5 	beq.w	80053ae <HAL_RCCEx_PeriphCLKConfig+0x41a>
      status = ret;
 8005c44:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005c46:	4635      	mov	r5, r6
 8005c48:	f7ff bbbc 	b.w	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x430>
    switch (PeriphClkInit->Spi45ClockSelection)
 8005c4c:	f421 3080 	bic.w	r0, r1, #65536	@ 0x10000
 8005c50:	f5b0 2f80 	cmp.w	r0, #262144	@ 0x40000
 8005c54:	f43f aab8 	beq.w	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8005c58:	f5b1 3f40 	cmp.w	r1, #196608	@ 0x30000
 8005c5c:	f43f aab4 	beq.w	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x234>
      status = ret;
 8005c60:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005c62:	4635      	mov	r5, r6
 8005c64:	f7ff baba 	b.w	80051dc <HAL_RCCEx_PeriphCLKConfig+0x248>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005c68:	f421 5000 	bic.w	r0, r1, #8192	@ 0x2000
 8005c6c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8005c70:	f43f abef 	beq.w	8005452 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8005c74:	f5b1 4fc0 	cmp.w	r1, #24576	@ 0x6000
 8005c78:	f43f abeb 	beq.w	8005452 <HAL_RCCEx_PeriphCLKConfig+0x4be>
      status = ret;
 8005c7c:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005c7e:	4635      	mov	r5, r6
 8005c80:	f7ff bbf2 	b.w	8005468 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    switch (PeriphClkInit->Spi6ClockSelection)
 8005c84:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8005c88:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005c8c:	f43f aac4 	beq.w	8005218 <HAL_RCCEx_PeriphCLKConfig+0x284>
 8005c90:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 8005c94:	f43f aac0 	beq.w	8005218 <HAL_RCCEx_PeriphCLKConfig+0x284>
      status = ret;
 8005c98:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005c9a:	4635      	mov	r5, r6
 8005c9c:	f7ff bac7 	b.w	800522e <HAL_RCCEx_PeriphCLKConfig+0x29a>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005ca0:	f421 6080 	bic.w	r0, r1, #1024	@ 0x400
 8005ca4:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8005ca8:	f43f abaa 	beq.w	8005400 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 8005cac:	f5b1 6f40 	cmp.w	r1, #3072	@ 0xc00
 8005cb0:	f43f aba6 	beq.w	8005400 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      status = ret;
 8005cb4:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005cb6:	4635      	mov	r5, r6
 8005cb8:	f7ff bbad 	b.w	8005416 <HAL_RCCEx_PeriphCLKConfig+0x482>
    return HAL_ERROR;
 8005cbc:	2501      	movs	r5, #1
 8005cbe:	e4e2      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005cc0:	0691      	lsls	r1, r2, #26
 8005cc2:	d5b2      	bpl.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xc96>
    return HAL_ERROR;
 8005cc4:	2501      	movs	r5, #1
 8005cc6:	e4f2      	b.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x71a>
    return HAL_ERROR;
 8005cc8:	2501      	movs	r5, #1
 8005cca:	e4a9      	b.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8005ccc:	2501      	movs	r5, #1
 8005cce:	e4b8      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
 8005cd0:	2501      	movs	r5, #1
 8005cd2:	e4c7      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    switch (PeriphClkInit->Spi123ClockSelection)
 8005cd4:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8005cd8:	f43f aa4f 	beq.w	800517a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
 8005cdc:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8005ce0:	f43f aa4b 	beq.w	800517a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      status = ret;
 8005ce4:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005ce6:	4635      	mov	r5, r6
 8005ce8:	f7ff ba51 	b.w	800518e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    switch (PeriphClkInit->Sai4BClockSelection)
 8005cec:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 8005cf0:	f43f a9fe 	beq.w	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005cf4:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 8005cf8:	f43f a9fa 	beq.w	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      status = ret;
 8005cfc:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005cfe:	4635      	mov	r5, r6
 8005d00:	f7ff ba01 	b.w	8005106 <HAL_RCCEx_PeriphCLKConfig+0x172>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8005d04:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8005d08:	f43f a96b 	beq.w	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
        ret = HAL_ERROR;
 8005d0c:	2601      	movs	r6, #1
 8005d0e:	f7ff b96f 	b.w	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    switch (PeriphClkInit->Sai4AClockSelection)
 8005d12:	f5b1 0fc0 	cmp.w	r1, #6291456	@ 0x600000
 8005d16:	f43f a9c0 	beq.w	800509a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005d1a:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8005d1e:	f43f a9bc 	beq.w	800509a <HAL_RCCEx_PeriphCLKConfig+0x106>
      status = ret;
 8005d22:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005d24:	4635      	mov	r5, r6
 8005d26:	f7ff b9c3 	b.w	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->Sai23ClockSelection)
 8005d2a:	29c0      	cmp	r1, #192	@ 0xc0
 8005d2c:	f43f a98b 	beq.w	8005046 <HAL_RCCEx_PeriphCLKConfig+0xb2>
 8005d30:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005d34:	f43f a987 	beq.w	8005046 <HAL_RCCEx_PeriphCLKConfig+0xb2>
      status = ret;
 8005d38:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005d3a:	4635      	mov	r5, r6
 8005d3c:	f7ff b98d 	b.w	800505a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    switch (PeriphClkInit->QspiClockSelection)
 8005d40:	2930      	cmp	r1, #48	@ 0x30
 8005d42:	f43f a9f1 	beq.w	8005128 <HAL_RCCEx_PeriphCLKConfig+0x194>
      status = ret;
 8005d46:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005d48:	4635      	mov	r5, r6
 8005d4a:	f7ff b9f7 	b.w	800513c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
        ret = HAL_TIMEOUT;
 8005d4e:	2503      	movs	r5, #3
      status = ret;
 8005d50:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005d52:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005d56:	f7ff ba95 	b.w	8005284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005d5a:	6863      	ldr	r3, [r4, #4]
 8005d5c:	069a      	lsls	r2, r3, #26
 8005d5e:	f57f af64 	bpl.w	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8005d62:	4605      	mov	r5, r0
 8005d64:	e4a3      	b.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x71a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005d66:	492b      	ldr	r1, [pc, #172]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 8005d68:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005d6a:	f001 0103 	and.w	r1, r1, #3
 8005d6e:	2903      	cmp	r1, #3
 8005d70:	f43f aa6b 	beq.w	800524a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 8005d74:	2101      	movs	r1, #1
 8005d76:	f104 0008 	add.w	r0, r4, #8
 8005d7a:	f7ff f82b 	bl	8004dd4 <RCCEx_PLL2_Config.part.0>
 8005d7e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005d80:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005d84:	2d00      	cmp	r5, #0
 8005d86:	f47f ad8f 	bne.w	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x914>
 8005d8a:	e4bf      	b.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x778>
      status = ret;
 8005d8c:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005d8e:	4635      	mov	r5, r6
 8005d90:	f7ff baef 	b.w	8005372 <HAL_RCCEx_PeriphCLKConfig+0x3de>
      status = ret;
 8005d94:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005d96:	4635      	mov	r5, r6
 8005d98:	f7ff bac7 	b.w	800532a <HAL_RCCEx_PeriphCLKConfig+0x396>
        status = HAL_ERROR;
 8005d9c:	2601      	movs	r6, #1
 8005d9e:	f7ff bb79 	b.w	8005494 <HAL_RCCEx_PeriphCLKConfig+0x500>
        status = HAL_ERROR;
 8005da2:	2601      	movs	r6, #1
 8005da4:	f7ff bb68 	b.w	8005478 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005da8:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005dac:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005db0:	f7ff bb62 	b.w	8005478 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005db4:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
        status = HAL_ERROR;
 8005db8:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005dba:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005dbe:	f7ff bb69 	b.w	8005494 <HAL_RCCEx_PeriphCLKConfig+0x500>
      status = ret;
 8005dc2:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005dc4:	4635      	mov	r5, r6
 8005dc6:	f7ff ba5a 	b.w	800527e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        tickstart = HAL_GetTick();
 8005dca:	f7fb fdc9 	bl	8001960 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005dce:	f8df 8044 	ldr.w	r8, [pc, #68]	@ 8005e14 <HAL_RCCEx_PeriphCLKConfig+0xe80>
        tickstart = HAL_GetTick();
 8005dd2:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dd4:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005dd8:	e004      	b.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0xe50>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dda:	f7fb fdc1 	bl	8001960 <HAL_GetTick>
 8005dde:	1bc0      	subs	r0, r0, r7
 8005de0:	4548      	cmp	r0, r9
 8005de2:	d810      	bhi.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0xe72>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005de4:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8005de8:	079b      	lsls	r3, r3, #30
 8005dea:	d5f6      	bpl.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0xe46>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005dec:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8005df0:	e4f0      	b.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8005df2:	4808      	ldr	r0, [pc, #32]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 8005df4:	4a08      	ldr	r2, [pc, #32]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0xe84>)
 8005df6:	6901      	ldr	r1, [r0, #16]
 8005df8:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8005dfc:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 8005e00:	430a      	orrs	r2, r1
 8005e02:	6102      	str	r2, [r0, #16]
 8005e04:	e4f1      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x856>
        status = ret;
 8005e06:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005e08:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005e0c:	4635      	mov	r5, r6
 8005e0e:	f7ff ba39 	b.w	8005284 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 8005e12:	bf00      	nop
 8005e14:	58024400 	.word	0x58024400
 8005e18:	00ffffcf 	.word	0x00ffffcf

08005e1c <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e1c:	4a47      	ldr	r2, [pc, #284]	@ (8005f3c <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
{
 8005e1e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e20:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005e22:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005e24:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 8005e26:	f415 3f7c 	tst.w	r5, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005e2a:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005e2e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
  if (pll2m != 0U)
 8005e30:	d05b      	beq.n	8005eea <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005e32:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005e36:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e3a:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e3e:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005e42:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8005e46:	2c01      	cmp	r4, #1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005e4c:	ee06 1a90 	vmov	s13, r1
 8005e50:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8005e54:	d003      	beq.n	8005e5e <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 8005e56:	2c02      	cmp	r4, #2
 8005e58:	d06a      	beq.n	8005f30 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
 8005e5a:	2c00      	cmp	r4, #0
 8005e5c:	d04a      	beq.n	8005ef4 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e5e:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8005f40 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 8005e62:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8005e66:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005e68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e6c:	ee07 3a90 	vmov	s15, r3
 8005e70:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005e74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005e78:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005e7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e80:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005e84:	4a2d      	ldr	r2, [pc, #180]	@ (8005f3c <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
 8005e86:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8005e8a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005e8c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005e90:	ee07 3a10 	vmov	s14, r3
 8005e94:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8005e98:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005e9a:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005e9e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005ea2:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005ea6:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005eaa:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005eac:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005eb0:	ee07 3a10 	vmov	s14, r3
 8005eb4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005eb8:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005ebc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005ec0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005ec4:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005ec8:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005eca:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005ece:	ee06 3a90 	vmov	s13, r3
 8005ed2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005ed6:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005eda:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005ede:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8005ee2:	ee17 3a90 	vmov	r3, s15
 8005ee6:	6083      	str	r3, [r0, #8]
}
 8005ee8:	4770      	bx	lr
 8005eea:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005eec:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005ef0:	6083      	str	r3, [r0, #8]
}
 8005ef2:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ef4:	6813      	ldr	r3, [r2, #0]
 8005ef6:	069b      	lsls	r3, r3, #26
 8005ef8:	d51d      	bpl.n	8005f36 <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005efa:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005efc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005f00:	6b93      	ldr	r3, [r2, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f02:	4910      	ldr	r1, [pc, #64]	@ (8005f44 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8005f04:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f08:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f0c:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f0e:	ee06 3a10 	vmov	s12, r3
 8005f12:	ee05 1a90 	vmov	s11, r1
 8005f16:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8005f1a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8005f1e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005f22:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8005f26:	ee36 7a26 	vadd.f32	s14, s12, s13
 8005f2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f2e:	e7a9      	b.n	8005e84 <HAL_RCCEx_GetPLL2ClockFreq+0x68>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f30:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005f48 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8005f34:	e795      	b.n	8005e62 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f36:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005f4c <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8005f3a:	e792      	b.n	8005e62 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8005f3c:	58024400 	.word	0x58024400
 8005f40:	4a742400 	.word	0x4a742400
 8005f44:	03d09000 	.word	0x03d09000
 8005f48:	4bbebc20 	.word	0x4bbebc20
 8005f4c:	4c742400 	.word	0x4c742400

08005f50 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005f50:	4a47      	ldr	r2, [pc, #284]	@ (8006070 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
{
 8005f52:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005f54:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005f56:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005f58:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll3m != 0U)
 8005f5a:	f015 7f7c 	tst.w	r5, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005f5e:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005f62:	6c51      	ldr	r1, [r2, #68]	@ 0x44
  if (pll3m != 0U)
 8005f64:	d05b      	beq.n	800601e <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005f66:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005f6a:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005f6e:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f72:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005f76:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8005f7a:	2c01      	cmp	r4, #1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005f80:	ee06 1a90 	vmov	s13, r1
 8005f84:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8005f88:	d003      	beq.n	8005f92 <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8005f8a:	2c02      	cmp	r4, #2
 8005f8c:	d06a      	beq.n	8006064 <HAL_RCCEx_GetPLL3ClockFreq+0x114>
 8005f8e:	2c00      	cmp	r4, #0
 8005f90:	d04a      	beq.n	8006028 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f92:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8006074 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 8005f96:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8005f9a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005f9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fa0:	ee07 3a90 	vmov	s15, r3
 8005fa4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005fa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005fac:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005fb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fb4:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005fb8:	4a2d      	ldr	r2, [pc, #180]	@ (8006070 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
 8005fba:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8005fbe:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005fc0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005fc4:	ee07 3a10 	vmov	s14, r3
 8005fc8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8005fcc:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005fce:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005fd2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005fd6:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005fda:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005fde:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005fe0:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005fe4:	ee07 3a10 	vmov	s14, r3
 8005fe8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005fec:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005ff0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005ff4:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005ff8:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005ffc:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005ffe:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006002:	ee06 3a90 	vmov	s13, r3
 8006006:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800600a:	ee76 6a86 	vadd.f32	s13, s13, s12
 800600e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006012:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8006016:	ee17 3a90 	vmov	r3, s15
 800601a:	6083      	str	r3, [r0, #8]
}
 800601c:	4770      	bx	lr
 800601e:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006020:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006024:	6083      	str	r3, [r0, #8]
}
 8006026:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006028:	6813      	ldr	r3, [r2, #0]
 800602a:	069b      	lsls	r3, r3, #26
 800602c:	d51d      	bpl.n	800606a <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800602e:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006030:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006034:	6c13      	ldr	r3, [r2, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006036:	4910      	ldr	r1, [pc, #64]	@ (8006078 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 8006038:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800603c:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006040:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006042:	ee06 3a10 	vmov	s12, r3
 8006046:	ee05 1a90 	vmov	s11, r1
 800604a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800604e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8006052:	ee36 6a27 	vadd.f32	s12, s12, s15
 8006056:	eec5 7a87 	vdiv.f32	s15, s11, s14
 800605a:	ee36 7a26 	vadd.f32	s14, s12, s13
 800605e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006062:	e7a9      	b.n	8005fb8 <HAL_RCCEx_GetPLL3ClockFreq+0x68>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006064:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800607c <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8006068:	e795      	b.n	8005f96 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800606a:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006080 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 800606e:	e792      	b.n	8005f96 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8006070:	58024400 	.word	0x58024400
 8006074:	4a742400 	.word	0x4a742400
 8006078:	03d09000 	.word	0x03d09000
 800607c:	4bbebc20 	.word	0x4bbebc20
 8006080:	4c742400 	.word	0x4c742400

08006084 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006084:	4a47      	ldr	r2, [pc, #284]	@ (80061a4 <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
{
 8006086:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006088:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800608a:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800608c:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll1m != 0U)
 800608e:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006092:	f3c5 1305 	ubfx	r3, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006096:	6b51      	ldr	r1, [r2, #52]	@ 0x34
  if (pll1m != 0U)
 8006098:	d05b      	beq.n	8006152 <HAL_RCCEx_GetPLL1ClockFreq+0xce>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800609a:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800609e:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80060a2:	f004 0403 	and.w	r4, r4, #3
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80060a6:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80060aa:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 80060ae:	2c01      	cmp	r4, #1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80060b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80060b4:	ee06 1a90 	vmov	s13, r1
 80060b8:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 80060bc:	d04e      	beq.n	800615c <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
 80060be:	2c02      	cmp	r4, #2
 80060c0:	d06d      	beq.n	800619e <HAL_RCCEx_GetPLL1ClockFreq+0x11a>
 80060c2:	2c00      	cmp	r4, #0
 80060c4:	d04d      	beq.n	8006162 <HAL_RCCEx_GetPLL1ClockFreq+0xde>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80060c6:	eddf 7a38 	vldr	s15, [pc, #224]	@ 80061a8 <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 80060ca:	ee87 6a87 	vdiv.f32	s12, s15, s14
 80060ce:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80060d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060d4:	ee07 3a90 	vmov	s15, r3
 80060d8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80060dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80060e0:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80060e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060e8:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80060ec:	4a2d      	ldr	r2, [pc, #180]	@ (80061a4 <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
 80060ee:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80060f2:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80060f4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80060f8:	ee07 3a10 	vmov	s14, r3
 80060fc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8006100:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8006102:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006106:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800610a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800610e:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8006112:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8006114:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8006118:	ee07 3a10 	vmov	s14, r3
 800611c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006120:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006124:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006128:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800612c:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006130:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8006132:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006136:	ee06 3a90 	vmov	s13, r3
 800613a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800613e:	ee76 6a86 	vadd.f32	s13, s13, s12
 8006142:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006146:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800614a:	ee17 3a90 	vmov	r3, s15
 800614e:	6083      	str	r3, [r0, #8]
}
 8006150:	4770      	bx	lr
 8006152:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006154:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006158:	6083      	str	r3, [r0, #8]
}
 800615a:	4770      	bx	lr
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800615c:	eddf 7a13 	vldr	s15, [pc, #76]	@ 80061ac <HAL_RCCEx_GetPLL1ClockFreq+0x128>
 8006160:	e7b3      	b.n	80060ca <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006162:	6813      	ldr	r3, [r2, #0]
 8006164:	069b      	lsls	r3, r3, #26
 8006166:	d5ae      	bpl.n	80060c6 <HAL_RCCEx_GetPLL1ClockFreq+0x42>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006168:	6814      	ldr	r4, [r2, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800616a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800616e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006170:	490f      	ldr	r1, [pc, #60]	@ (80061b0 <HAL_RCCEx_GetPLL1ClockFreq+0x12c>)
 8006172:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006176:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800617a:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800617c:	ee06 3a10 	vmov	s12, r3
 8006180:	ee05 1a90 	vmov	s11, r1
 8006184:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8006188:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800618c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8006190:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8006194:	ee36 7a26 	vadd.f32	s14, s12, s13
 8006198:	ee67 7a87 	vmul.f32	s15, s15, s14
 800619c:	e7a6      	b.n	80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x68>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800619e:	eddf 7a05 	vldr	s15, [pc, #20]	@ 80061b4 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 80061a2:	e792      	b.n	80060ca <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 80061a4:	58024400 	.word	0x58024400
 80061a8:	4c742400 	.word	0x4c742400
 80061ac:	4a742400 	.word	0x4a742400
 80061b0:	03d09000 	.word	0x03d09000
 80061b4:	4bbebc20 	.word	0x4bbebc20

080061b8 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80061b8:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 80061bc:	430b      	orrs	r3, r1
{
 80061be:	b500      	push	{lr}
 80061c0:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80061c2:	d04c      	beq.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80061c4:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 80061c8:	430b      	orrs	r3, r1
 80061ca:	d036      	beq.n	800623a <HAL_RCCEx_GetPeriphCLKFreq+0x82>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80061cc:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 80061d0:	430b      	orrs	r3, r1
 80061d2:	d06c      	beq.n	80062ae <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80061d4:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 80061d8:	430b      	orrs	r3, r1
 80061da:	d04b      	beq.n	8006274 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80061dc:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 80061e0:	430b      	orrs	r3, r1
 80061e2:	f000 80b6 	beq.w	8006352 <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80061e6:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 80061ea:	430b      	orrs	r3, r1
 80061ec:	f000 80ec 	beq.w	80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80061f0:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 80061f4:	430b      	orrs	r3, r1
 80061f6:	d069      	beq.n	80062cc <HAL_RCCEx_GetPeriphCLKFreq+0x114>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80061f8:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 80061fc:	430b      	orrs	r3, r1
 80061fe:	f000 80d6 	beq.w	80063ae <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006202:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 8006206:	430b      	orrs	r3, r1
 8006208:	f000 8109 	beq.w	800641e <HAL_RCCEx_GetPeriphCLKFreq+0x266>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800620c:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 8006210:	4308      	orrs	r0, r1
 8006212:	d120      	bne.n	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006214:	4a95      	ldr	r2, [pc, #596]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006216:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006218:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 800621c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006220:	f000 80aa 	beq.w	8006378 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
 8006224:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006228:	f000 8116 	beq.w	8006458 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 800622c:	b99b      	cbnz	r3, 8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800622e:	6810      	ldr	r0, [r2, #0]
 8006230:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8006234:	d047      	beq.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = HSE_VALUE;
 8006236:	488e      	ldr	r0, [pc, #568]	@ (8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
  return frequency;
 8006238:	e045      	b.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800623a:	4a8c      	ldr	r2, [pc, #560]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800623c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800623e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
    switch (saiclocksource)
 8006242:	2b80      	cmp	r3, #128	@ 0x80
 8006244:	f000 8093 	beq.w	800636e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8006248:	f240 808b 	bls.w	8006362 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 800624c:	2bc0      	cmp	r3, #192	@ 0xc0
 800624e:	d039      	beq.n	80062c4 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8006250:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006254:	d05c      	beq.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
          frequency = 0;
 8006256:	2000      	movs	r0, #0
}
 8006258:	b005      	add	sp, #20
 800625a:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800625e:	4b83      	ldr	r3, [pc, #524]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006260:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006262:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 8006266:	2b04      	cmp	r3, #4
 8006268:	d8f5      	bhi.n	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 800626a:	e8df f003 	tbb	[pc, r3]
 800626e:	3c68      	.short	0x3c68
 8006270:	2b46      	.short	0x2b46
 8006272:	50          	.byte	0x50
 8006273:	00          	.byte	0x00
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8006274:	4a7d      	ldr	r2, [pc, #500]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006276:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006278:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
    switch (saiclocksource)
 800627c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006280:	d075      	beq.n	800636e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8006282:	d96e      	bls.n	8006362 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8006284:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006288:	d01c      	beq.n	80062c4 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 800628a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800628e:	d1e2      	bne.n	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006290:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006292:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006294:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006298:	0752      	lsls	r2, r2, #29
 800629a:	d541      	bpl.n	8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
 800629c:	2b00      	cmp	r3, #0
 800629e:	d13f      	bne.n	8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80062a0:	4b72      	ldr	r3, [pc, #456]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80062a2:	4874      	ldr	r0, [pc, #464]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80062aa:	40d8      	lsrs	r0, r3
 80062ac:	e00b      	b.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80062ae:	4a6f      	ldr	r2, [pc, #444]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80062b0:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80062b2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
    switch (saiclocksource)
 80062b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062ba:	d058      	beq.n	800636e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 80062bc:	d951      	bls.n	8006362 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80062be:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80062c2:	d15e      	bne.n	8006382 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
        frequency = EXTERNAL_CLOCK_VALUE;
 80062c4:	486c      	ldr	r0, [pc, #432]	@ (8006478 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
}
 80062c6:	b005      	add	sp, #20
 80062c8:	f85d fb04 	ldr.w	pc, [sp], #4
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80062cc:	4a67      	ldr	r2, [pc, #412]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80062ce:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80062d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 80062d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062d8:	f000 80df 	beq.w	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x2e2>
 80062dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062e0:	d0d6      	beq.n	8006290 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d1b7      	bne.n	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80062e6:	4b61      	ldr	r3, [pc, #388]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80062e8:	6818      	ldr	r0, [r3, #0]
 80062ea:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80062ee:	d0ea      	beq.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062f0:	a801      	add	r0, sp, #4
 80062f2:	f7ff fd93 	bl	8005e1c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80062f6:	9801      	ldr	r0, [sp, #4]
 80062f8:	e7e5      	b.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80062fa:	4b5c      	ldr	r3, [pc, #368]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80062fc:	6818      	ldr	r0, [r3, #0]
 80062fe:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8006302:	d0e0      	beq.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006304:	a801      	add	r0, sp, #4
 8006306:	f7ff fe23 	bl	8005f50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800630a:	9801      	ldr	r0, [sp, #4]
 800630c:	e7db      	b.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800630e:	4a57      	ldr	r2, [pc, #348]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006310:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006312:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006314:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006318:	0749      	lsls	r1, r1, #29
 800631a:	d501      	bpl.n	8006320 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
 800631c:	2b00      	cmp	r3, #0
 800631e:	d038      	beq.n	8006392 <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006320:	4a52      	ldr	r2, [pc, #328]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006322:	6812      	ldr	r2, [r2, #0]
 8006324:	05d0      	lsls	r0, r2, #23
 8006326:	d502      	bpl.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8006328:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800632c:	d067      	beq.n	80063fe <HAL_RCCEx_GetPeriphCLKFreq+0x246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800632e:	4a4f      	ldr	r2, [pc, #316]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006330:	6812      	ldr	r2, [r2, #0]
 8006332:	0391      	lsls	r1, r2, #14
 8006334:	d58f      	bpl.n	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 8006336:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800633a:	d18c      	bne.n	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 800633c:	e77b      	b.n	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800633e:	4b4b      	ldr	r3, [pc, #300]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006340:	6818      	ldr	r0, [r3, #0]
 8006342:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8006346:	d0be      	beq.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006348:	a801      	add	r0, sp, #4
 800634a:	f7ff fe9b 	bl	8006084 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800634e:	9802      	ldr	r0, [sp, #8]
 8006350:	e7b9      	b.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8006352:	4a46      	ldr	r2, [pc, #280]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006354:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006356:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 800635a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800635e:	d006      	beq.n	800636e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8006360:	d81d      	bhi.n	800639e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006362:	b14b      	cbz	r3, 8006378 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006364:	6810      	ldr	r0, [r2, #0]
 8006366:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800636a:	d0ac      	beq.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800636c:	e7c0      	b.n	80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800636e:	6810      	ldr	r0, [r2, #0]
 8006370:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8006374:	d0a7      	beq.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8006376:	e7c5      	b.n	8006304 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006378:	6810      	ldr	r0, [r2, #0]
 800637a:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800637e:	d0a2      	beq.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8006380:	e7e2      	b.n	8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x190>
    switch (saiclocksource)
 8006382:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006386:	d0c3      	beq.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8006388:	e765      	b.n	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800638a:	6810      	ldr	r0, [r2, #0]
 800638c:	f010 0004 	ands.w	r0, r0, #4
 8006390:	d099      	beq.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006392:	6813      	ldr	r3, [r2, #0]
 8006394:	4837      	ldr	r0, [pc, #220]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006396:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800639a:	40d8      	lsrs	r0, r3
 800639c:	e793      	b.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 800639e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80063a2:	d08f      	beq.n	80062c4 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 80063a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80063a8:	f43f af72 	beq.w	8006290 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 80063ac:	e753      	b.n	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80063ae:	4b2f      	ldr	r3, [pc, #188]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80063b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    switch (srcclk)
 80063b2:	03d2      	lsls	r2, r2, #15
 80063b4:	d5c4      	bpl.n	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80063b6:	6818      	ldr	r0, [r3, #0]
 80063b8:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80063bc:	d083      	beq.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063be:	a801      	add	r0, sp, #4
 80063c0:	f7ff fd2c 	bl	8005e1c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80063c4:	9803      	ldr	r0, [sp, #12]
 80063c6:	e77e      	b.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80063c8:	4a28      	ldr	r2, [pc, #160]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80063ca:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80063cc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 80063d0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80063d4:	d0d9      	beq.n	800638a <HAL_RCCEx_GetPeriphCLKFreq+0x1d2>
 80063d6:	d814      	bhi.n	8006402 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
 80063d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063dc:	d03c      	beq.n	8006458 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 80063de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063e2:	d04f      	beq.n	8006484 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f47f af36 	bne.w	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
}
 80063ea:	b005      	add	sp, #20
 80063ec:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 80063f0:	f7fe bca8 	b.w	8004d44 <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80063f4:	6810      	ldr	r0, [r2, #0]
 80063f6:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 80063fa:	f43f af64 	beq.w	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = CSI_VALUE;
 80063fe:	481f      	ldr	r0, [pc, #124]	@ (800647c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8006400:	e761      	b.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 8006402:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006406:	d0f5      	beq.n	80063f4 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
 8006408:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800640c:	f47f af23 	bne.w	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006410:	4b16      	ldr	r3, [pc, #88]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006412:	6818      	ldr	r0, [r3, #0]
 8006414:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8006418:	f43f af55 	beq.w	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800641c:	e70b      	b.n	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800641e:	4b13      	ldr	r3, [pc, #76]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006422:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 8006426:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800642a:	d04e      	beq.n	80064ca <HAL_RCCEx_GetPeriphCLKFreq+0x312>
 800642c:	d83f      	bhi.n	80064ae <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 800642e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006432:	d043      	beq.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 8006434:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006438:	d024      	beq.n	8006484 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 800643a:	2b00      	cmp	r3, #0
 800643c:	f47f af0b 	bne.w	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006440:	f7fe fc40 	bl	8004cc4 <HAL_RCC_GetHCLKFreq>
 8006444:	4b09      	ldr	r3, [pc, #36]	@ (800646c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006446:	4a0e      	ldr	r2, [pc, #56]	@ (8006480 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8006448:	6a1b      	ldr	r3, [r3, #32]
 800644a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800644e:	5cd3      	ldrb	r3, [r2, r3]
 8006450:	f003 031f 	and.w	r3, r3, #31
 8006454:	40d8      	lsrs	r0, r3
        break;
 8006456:	e736      	b.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006458:	6810      	ldr	r0, [r2, #0]
 800645a:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800645e:	f43f af32 	beq.w	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006462:	a801      	add	r0, sp, #4
 8006464:	f7ff fcda 	bl	8005e1c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006468:	9802      	ldr	r0, [sp, #8]
 800646a:	e72c      	b.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800646c:	58024400 	.word	0x58024400
 8006470:	017d7840 	.word	0x017d7840
 8006474:	03d09000 	.word	0x03d09000
 8006478:	00bb8000 	.word	0x00bb8000
 800647c:	003d0900 	.word	0x003d0900
 8006480:	0806c260 	.word	0x0806c260
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006484:	4b1a      	ldr	r3, [pc, #104]	@ (80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8006486:	6818      	ldr	r0, [r3, #0]
 8006488:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800648c:	f43f af1b 	beq.w	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006490:	a801      	add	r0, sp, #4
 8006492:	f7ff fd5d 	bl	8005f50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006496:	9802      	ldr	r0, [sp, #8]
 8006498:	e715      	b.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800649a:	6810      	ldr	r0, [r2, #0]
 800649c:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80064a0:	f43f af11 	beq.w	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064a4:	a801      	add	r0, sp, #4
 80064a6:	f7ff fd53 	bl	8005f50 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80064aa:	9803      	ldr	r0, [sp, #12]
 80064ac:	e70b      	b.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 80064ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064b2:	d016      	beq.n	80064e2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80064b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80064b8:	d0aa      	beq.n	8006410 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 80064ba:	e6cc      	b.n	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80064bc:	4b0c      	ldr	r3, [pc, #48]	@ (80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80064be:	6818      	ldr	r0, [r3, #0]
 80064c0:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80064c4:	f43f aeff 	beq.w	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 80064c8:	e7cb      	b.n	8006462 <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80064ca:	4b09      	ldr	r3, [pc, #36]	@ (80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80064cc:	6818      	ldr	r0, [r3, #0]
 80064ce:	f010 0004 	ands.w	r0, r0, #4
 80064d2:	f43f aef8 	beq.w	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4806      	ldr	r0, [pc, #24]	@ (80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 80064da:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80064de:	40d8      	lsrs	r0, r3
 80064e0:	e6f1      	b.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80064e2:	4b03      	ldr	r3, [pc, #12]	@ (80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80064e4:	6818      	ldr	r0, [r3, #0]
 80064e6:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 80064ea:	f43f aeec 	beq.w	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 80064ee:	e786      	b.n	80063fe <HAL_RCCEx_GetPeriphCLKFreq+0x246>
 80064f0:	58024400 	.word	0x58024400
 80064f4:	03d09000 	.word	0x03d09000

080064f8 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064f8:	2800      	cmp	r0, #0
 80064fa:	f000 8095 	beq.w	8006628 <HAL_TIM_Base_Init+0x130>
{
 80064fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006500:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006504:	4604      	mov	r4, r0
 8006506:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800650a:	2b00      	cmp	r3, #0
 800650c:	f000 8087 	beq.w	800661e <HAL_TIM_Base_Init+0x126>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006510:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006512:	2202      	movs	r2, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006514:	4945      	ldr	r1, [pc, #276]	@ (800662c <HAL_TIM_Base_Init+0x134>)
 8006516:	4d46      	ldr	r5, [pc, #280]	@ (8006630 <HAL_TIM_Base_Init+0x138>)
 8006518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800651c:	eba3 0101 	sub.w	r1, r3, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8006520:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006524:	eba3 0e05 	sub.w	lr, r3, r5
  tmpcr1 = TIMx->CR1;
 8006528:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800652a:	fab1 f181 	clz	r1, r1
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800652e:	69a0      	ldr	r0, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006530:	fabe fe8e 	clz	lr, lr

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006534:	68e7      	ldr	r7, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006536:	ea4f 1151 	mov.w	r1, r1, lsr #5

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800653a:	6866      	ldr	r6, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800653c:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8006540:	d01f      	beq.n	8006582 <HAL_TIM_Base_Init+0x8a>
 8006542:	b9f1      	cbnz	r1, 8006582 <HAL_TIM_Base_Init+0x8a>
 8006544:	f8df c0f8 	ldr.w	ip, [pc, #248]	@ 8006640 <HAL_TIM_Base_Init+0x148>
 8006548:	4563      	cmp	r3, ip
 800654a:	d050      	beq.n	80065ee <HAL_TIM_Base_Init+0xf6>
 800654c:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8006550:	4563      	cmp	r3, ip
 8006552:	d04c      	beq.n	80065ee <HAL_TIM_Base_Init+0xf6>
 8006554:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8006558:	4563      	cmp	r3, ip
 800655a:	d012      	beq.n	8006582 <HAL_TIM_Base_Init+0x8a>
 800655c:	f1be 0f00 	cmp.w	lr, #0
 8006560:	d10f      	bne.n	8006582 <HAL_TIM_Base_Init+0x8a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006562:	4d34      	ldr	r5, [pc, #208]	@ (8006634 <HAL_TIM_Base_Init+0x13c>)
 8006564:	4934      	ldr	r1, [pc, #208]	@ (8006638 <HAL_TIM_Base_Init+0x140>)
 8006566:	428b      	cmp	r3, r1
 8006568:	bf18      	it	ne
 800656a:	42ab      	cmpne	r3, r5
 800656c:	d043      	beq.n	80065f6 <HAL_TIM_Base_Init+0xfe>
 800656e:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006572:	428b      	cmp	r3, r1
 8006574:	d03f      	beq.n	80065f6 <HAL_TIM_Base_Init+0xfe>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006576:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800657a:	62df      	str	r7, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800657c:	629e      	str	r6, [r3, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800657e:	4310      	orrs	r0, r2

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006580:	e014      	b.n	80065ac <HAL_TIM_Base_Init+0xb4>
    tmpcr1 |= Structure->CounterMode;
 8006582:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006584:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006588:	f8d4 c010 	ldr.w	ip, [r4, #16]
    tmpcr1 |= Structure->CounterMode;
 800658c:	432a      	orrs	r2, r5
  TIMx->ARR = (uint32_t)Structure->Period ;
 800658e:	62df      	str	r7, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006590:	629e      	str	r6, [r3, #40]	@ 0x28
    tmpcr1 &= ~TIM_CR1_CKD;
 8006592:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006596:	ea42 020c 	orr.w	r2, r2, ip
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800659a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800659e:	4310      	orrs	r0, r2
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065a0:	b911      	cbnz	r1, 80065a8 <HAL_TIM_Base_Init+0xb0>
 80065a2:	f1be 0f00 	cmp.w	lr, #0
 80065a6:	d02f      	beq.n	8006608 <HAL_TIM_Base_Init+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065a8:	6962      	ldr	r2, [r4, #20]
 80065aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80065ac:	6819      	ldr	r1, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065ae:	2201      	movs	r2, #1
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80065b0:	f041 0104 	orr.w	r1, r1, #4
 80065b4:	6019      	str	r1, [r3, #0]
  TIMx->EGR = TIM_EGR_UG;
 80065b6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80065b8:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 80065ba:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065bc:	f884 2048 	strb.w	r2, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065c0:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
 80065c4:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
 80065c8:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
 80065cc:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
 80065d0:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
 80065d4:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065d8:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
 80065dc:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
 80065e0:	f884 2046 	strb.w	r2, [r4, #70]	@ 0x46
 80065e4:	f884 2047 	strb.w	r2, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80065e8:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
}
 80065ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065ee:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80065f2:	68a1      	ldr	r1, [r4, #8]
 80065f4:	430a      	orrs	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065f6:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80065f8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065fc:	62df      	str	r7, [r3, #44]	@ 0x2c
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065fe:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8006600:	629e      	str	r6, [r3, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006602:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006606:	4310      	orrs	r0, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006608:	490c      	ldr	r1, [pc, #48]	@ (800663c <HAL_TIM_Base_Init+0x144>)
 800660a:	4a0a      	ldr	r2, [pc, #40]	@ (8006634 <HAL_TIM_Base_Init+0x13c>)
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800660c:	4293      	cmp	r3, r2
 800660e:	bf18      	it	ne
 8006610:	428b      	cmpne	r3, r1
 8006612:	d0c9      	beq.n	80065a8 <HAL_TIM_Base_Init+0xb0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006614:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006618:	4293      	cmp	r3, r2
 800661a:	d0c5      	beq.n	80065a8 <HAL_TIM_Base_Init+0xb0>
 800661c:	e7c6      	b.n	80065ac <HAL_TIM_Base_Init+0xb4>
    htim->Lock = HAL_UNLOCKED;
 800661e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006622:	f7fb f869 	bl	80016f8 <HAL_TIM_Base_MspInit>
 8006626:	e773      	b.n	8006510 <HAL_TIM_Base_Init+0x18>
    return HAL_ERROR;
 8006628:	2001      	movs	r0, #1
}
 800662a:	4770      	bx	lr
 800662c:	40010000 	.word	0x40010000
 8006630:	40010400 	.word	0x40010400
 8006634:	40014000 	.word	0x40014000
 8006638:	40014400 	.word	0x40014400
 800663c:	40014800 	.word	0x40014800
 8006640:	40000400 	.word	0x40000400

08006644 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006644:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006648:	2b01      	cmp	r3, #1
 800664a:	d139      	bne.n	80066c0 <HAL_TIM_Base_Start+0x7c>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800664c:	6802      	ldr	r2, [r0, #0]
 800664e:	4b1d      	ldr	r3, [pc, #116]	@ (80066c4 <HAL_TIM_Base_Start+0x80>)
 8006650:	491d      	ldr	r1, [pc, #116]	@ (80066c8 <HAL_TIM_Base_Start+0x84>)
 8006652:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8006656:	bf18      	it	ne
 8006658:	429a      	cmpne	r2, r3
{
 800665a:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800665c:	bf0c      	ite	eq
 800665e:	2301      	moveq	r3, #1
 8006660:	2300      	movne	r3, #0
 8006662:	4d1a      	ldr	r5, [pc, #104]	@ (80066cc <HAL_TIM_Base_Start+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006664:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006666:	42aa      	cmp	r2, r5
 8006668:	bf08      	it	eq
 800666a:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800666e:	f880 403d 	strb.w	r4, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006672:	4c17      	ldr	r4, [pc, #92]	@ (80066d0 <HAL_TIM_Base_Start+0x8c>)
 8006674:	428a      	cmp	r2, r1
 8006676:	bf08      	it	eq
 8006678:	f043 0301 	orreq.w	r3, r3, #1
 800667c:	4815      	ldr	r0, [pc, #84]	@ (80066d4 <HAL_TIM_Base_Start+0x90>)
 800667e:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8006682:	42a2      	cmp	r2, r4
 8006684:	bf08      	it	eq
 8006686:	f043 0301 	orreq.w	r3, r3, #1
 800668a:	4282      	cmp	r2, r0
 800668c:	bf08      	it	eq
 800668e:	f043 0301 	orreq.w	r3, r3, #1
 8006692:	428a      	cmp	r2, r1
 8006694:	bf08      	it	eq
 8006696:	f043 0301 	orreq.w	r3, r3, #1
 800669a:	b913      	cbnz	r3, 80066a2 <HAL_TIM_Base_Start+0x5e>
 800669c:	4b0e      	ldr	r3, [pc, #56]	@ (80066d8 <HAL_TIM_Base_Start+0x94>)
 800669e:	429a      	cmp	r2, r3
 80066a0:	d107      	bne.n	80066b2 <HAL_TIM_Base_Start+0x6e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066a2:	6891      	ldr	r1, [r2, #8]
 80066a4:	4b0d      	ldr	r3, [pc, #52]	@ (80066dc <HAL_TIM_Base_Start+0x98>)
 80066a6:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066a8:	2b06      	cmp	r3, #6
 80066aa:	d006      	beq.n	80066ba <HAL_TIM_Base_Start+0x76>
 80066ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066b0:	d003      	beq.n	80066ba <HAL_TIM_Base_Start+0x76>
      __HAL_TIM_ENABLE(htim);
 80066b2:	6813      	ldr	r3, [r2, #0]
 80066b4:	f043 0301 	orr.w	r3, r3, #1
 80066b8:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80066ba:	2000      	movs	r0, #0
}
 80066bc:	bc30      	pop	{r4, r5}
 80066be:	4770      	bx	lr
    return HAL_ERROR;
 80066c0:	2001      	movs	r0, #1
}
 80066c2:	4770      	bx	lr
 80066c4:	40010000 	.word	0x40010000
 80066c8:	40000800 	.word	0x40000800
 80066cc:	40000400 	.word	0x40000400
 80066d0:	40000c00 	.word	0x40000c00
 80066d4:	40010400 	.word	0x40010400
 80066d8:	40014000 	.word	0x40014000
 80066dc:	00010007 	.word	0x00010007

080066e0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80066e0:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80066e4:	2a01      	cmp	r2, #1
 80066e6:	d06d      	beq.n	80067c4 <HAL_TIM_ConfigClockSource+0xe4>
  tmpsmcr = htim->Instance->SMCR;
 80066e8:	6802      	ldr	r2, [r0, #0]
 80066ea:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 80066ec:	2001      	movs	r0, #1
{
 80066ee:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80066f0:	2402      	movs	r4, #2
  __HAL_LOCK(htim);
 80066f2:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80066f6:	f883 403d 	strb.w	r4, [r3, #61]	@ 0x3d
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066fa:	4c59      	ldr	r4, [pc, #356]	@ (8006860 <HAL_TIM_ConfigClockSource+0x180>)
  tmpsmcr = htim->Instance->SMCR;
 80066fc:	6895      	ldr	r5, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066fe:	402c      	ands	r4, r5
  htim->Instance->SMCR = tmpsmcr;
 8006700:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8006702:	680c      	ldr	r4, [r1, #0]
 8006704:	2c70      	cmp	r4, #112	@ 0x70
 8006706:	f000 8087 	beq.w	8006818 <HAL_TIM_ConfigClockSource+0x138>
 800670a:	d825      	bhi.n	8006758 <HAL_TIM_ConfigClockSource+0x78>
 800670c:	2c50      	cmp	r4, #80	@ 0x50
 800670e:	d05b      	beq.n	80067c8 <HAL_TIM_ConfigClockSource+0xe8>
 8006710:	d82b      	bhi.n	800676a <HAL_TIM_ConfigClockSource+0x8a>
 8006712:	2c40      	cmp	r4, #64	@ 0x40
 8006714:	f040 8090 	bne.w	8006838 <HAL_TIM_ConfigClockSource+0x158>
                               sClockSourceConfig->ClockPolarity,
 8006718:	684c      	ldr	r4, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800671a:	68cd      	ldr	r5, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800671c:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800671e:	6a10      	ldr	r0, [r2, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006720:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006724:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 8006728:	430c      	orrs	r4, r1
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800672a:	494e      	ldr	r1, [pc, #312]	@ (8006864 <HAL_TIM_ConfigClockSource+0x184>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800672c:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800672e:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006730:	f020 00f0 	bic.w	r0, r0, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006734:	ea40 1005 	orr.w	r0, r0, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8006738:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 800673a:	6214      	str	r4, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 800673c:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800673e:	4001      	ands	r1, r0
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006740:	f041 0147 	orr.w	r1, r1, #71	@ 0x47
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006744:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006746:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006748:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800674a:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 800674c:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006754:	bc30      	pop	{r4, r5}
 8006756:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8006758:	f5b4 5f00 	cmp.w	r4, #8192	@ 0x2000
 800675c:	d04c      	beq.n	80067f8 <HAL_TIM_ConfigClockSource+0x118>
 800675e:	d81f      	bhi.n	80067a0 <HAL_TIM_ConfigClockSource+0xc0>
 8006760:	f5b4 5080 	subs.w	r0, r4, #4096	@ 0x1000
 8006764:	bf18      	it	ne
 8006766:	2001      	movne	r0, #1
 8006768:	e7ee      	b.n	8006748 <HAL_TIM_ConfigClockSource+0x68>
 800676a:	2c60      	cmp	r4, #96	@ 0x60
 800676c:	d1ec      	bne.n	8006748 <HAL_TIM_ConfigClockSource+0x68>
  tmpccer = TIMx->CCER;
 800676e:	6a10      	ldr	r0, [r2, #32]
                               sClockSourceConfig->ClockPolarity,
 8006770:	684c      	ldr	r4, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006772:	f020 00a0 	bic.w	r0, r0, #160	@ 0xa0
                               sClockSourceConfig->ClockFilter);
 8006776:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006778:	493a      	ldr	r1, [pc, #232]	@ (8006864 <HAL_TIM_ConfigClockSource+0x184>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800677a:	ea40 1004 	orr.w	r0, r0, r4, lsl #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800677e:	6a14      	ldr	r4, [r2, #32]
 8006780:	f024 0410 	bic.w	r4, r4, #16
 8006784:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006786:	6994      	ldr	r4, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006788:	f424 4470 	bic.w	r4, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800678c:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8006790:	6194      	str	r4, [r2, #24]
  TIMx->CCER = tmpccer;
 8006792:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8006794:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006796:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006798:	f041 0167 	orr.w	r1, r1, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 800679c:	6091      	str	r1, [r2, #8]
}
 800679e:	e7d2      	b.n	8006746 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 80067a0:	4931      	ldr	r1, [pc, #196]	@ (8006868 <HAL_TIM_ConfigClockSource+0x188>)
 80067a2:	428c      	cmp	r4, r1
 80067a4:	d006      	beq.n	80067b4 <HAL_TIM_ConfigClockSource+0xd4>
 80067a6:	d94f      	bls.n	8006848 <HAL_TIM_ConfigClockSource+0x168>
 80067a8:	4930      	ldr	r1, [pc, #192]	@ (800686c <HAL_TIM_ConfigClockSource+0x18c>)
 80067aa:	428c      	cmp	r4, r1
 80067ac:	d002      	beq.n	80067b4 <HAL_TIM_ConfigClockSource+0xd4>
 80067ae:	3110      	adds	r1, #16
 80067b0:	428c      	cmp	r4, r1
 80067b2:	d1c9      	bne.n	8006748 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 80067b4:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80067b6:	492b      	ldr	r1, [pc, #172]	@ (8006864 <HAL_TIM_ConfigClockSource+0x184>)
 80067b8:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80067ba:	4321      	orrs	r1, r4
 80067bc:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 80067c0:	6091      	str	r1, [r2, #8]
}
 80067c2:	e7c0      	b.n	8006746 <HAL_TIM_ConfigClockSource+0x66>
  __HAL_LOCK(htim);
 80067c4:	2002      	movs	r0, #2
}
 80067c6:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 80067c8:	684c      	ldr	r4, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80067ca:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 80067cc:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067ce:	6a10      	ldr	r0, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067d0:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067d4:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 80067d8:	430c      	orrs	r4, r1
  tmpsmcr &= ~TIM_SMCR_TS;
 80067da:	4922      	ldr	r1, [pc, #136]	@ (8006864 <HAL_TIM_ConfigClockSource+0x184>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067dc:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067de:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067e0:	f020 00f0 	bic.w	r0, r0, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067e4:	ea40 1005 	orr.w	r0, r0, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80067e8:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 80067ea:	6214      	str	r4, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80067ec:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80067ee:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80067f0:	f041 0157 	orr.w	r1, r1, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 80067f4:	6091      	str	r1, [r2, #8]
}
 80067f6:	e7a6      	b.n	8006746 <HAL_TIM_ConfigClockSource+0x66>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80067f8:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80067fc:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80067fe:	4328      	orrs	r0, r5
 8006800:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006802:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006806:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 800680a:	4308      	orrs	r0, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800680c:	6090      	str	r0, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800680e:	6891      	ldr	r1, [r2, #8]
 8006810:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8006814:	6091      	str	r1, [r2, #8]
      break;
 8006816:	e796      	b.n	8006746 <HAL_TIM_ConfigClockSource+0x66>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006818:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800681c:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800681e:	4328      	orrs	r0, r5
 8006820:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006822:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006826:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 800682a:	4308      	orrs	r0, r1
  TIMx->SMCR = tmpsmcr;
 800682c:	6090      	str	r0, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 800682e:	6891      	ldr	r1, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006830:	f041 0177 	orr.w	r1, r1, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8006834:	6091      	str	r1, [r2, #8]
      break;
 8006836:	e786      	b.n	8006746 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8006838:	d886      	bhi.n	8006748 <HAL_TIM_ConfigClockSource+0x68>
 800683a:	2c20      	cmp	r4, #32
 800683c:	d0ba      	beq.n	80067b4 <HAL_TIM_ConfigClockSource+0xd4>
 800683e:	d80a      	bhi.n	8006856 <HAL_TIM_ConfigClockSource+0x176>
 8006840:	f034 0110 	bics.w	r1, r4, #16
 8006844:	d180      	bne.n	8006748 <HAL_TIM_ConfigClockSource+0x68>
 8006846:	e7b5      	b.n	80067b4 <HAL_TIM_ConfigClockSource+0xd4>
 8006848:	f024 0110 	bic.w	r1, r4, #16
 800684c:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8006850:	f47f af7a 	bne.w	8006748 <HAL_TIM_ConfigClockSource+0x68>
 8006854:	e7ae      	b.n	80067b4 <HAL_TIM_ConfigClockSource+0xd4>
 8006856:	2c30      	cmp	r4, #48	@ 0x30
 8006858:	d0ac      	beq.n	80067b4 <HAL_TIM_ConfigClockSource+0xd4>
      status = HAL_ERROR;
 800685a:	2001      	movs	r0, #1
 800685c:	e774      	b.n	8006748 <HAL_TIM_ConfigClockSource+0x68>
 800685e:	bf00      	nop
 8006860:	ffce0088 	.word	0xffce0088
 8006864:	ffcfff8f 	.word	0xffcfff8f
 8006868:	00100020 	.word	0x00100020
 800686c:	00100030 	.word	0x00100030

08006870 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006870:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006874:	2b01      	cmp	r3, #1
 8006876:	d04b      	beq.n	8006910 <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006878:	6803      	ldr	r3, [r0, #0]
 800687a:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800687c:	2002      	movs	r0, #2
{
 800687e:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006880:	4d24      	ldr	r5, [pc, #144]	@ (8006914 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006882:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006886:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8006888:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800688a:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800688c:	d029      	beq.n	80068e2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800688e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006892:	42ab      	cmp	r3, r5
 8006894:	d025      	beq.n	80068e2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006896:	4d20      	ldr	r5, [pc, #128]	@ (8006918 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8006898:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800689c:	42ab      	cmp	r3, r5
 800689e:	bf18      	it	ne
 80068a0:	f1b3 4f80 	cmpne.w	r3, #1073741824	@ 0x40000000
 80068a4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80068a8:	bf0c      	ite	eq
 80068aa:	f04f 0c01 	moveq.w	ip, #1
 80068ae:	f04f 0c00 	movne.w	ip, #0
 80068b2:	42ab      	cmp	r3, r5
 80068b4:	bf08      	it	eq
 80068b6:	f04c 0c01 	orreq.w	ip, ip, #1
 80068ba:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80068be:	42ab      	cmp	r3, r5
 80068c0:	bf08      	it	eq
 80068c2:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068c6:	680d      	ldr	r5, [r1, #0]
 80068c8:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068ca:	4d14      	ldr	r5, [pc, #80]	@ (800691c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 80068cc:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068ce:	42ab      	cmp	r3, r5
 80068d0:	bf14      	ite	ne
 80068d2:	4660      	movne	r0, ip
 80068d4:	f04c 0001 	orreq.w	r0, ip, #1
 80068d8:	b960      	cbnz	r0, 80068f4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80068da:	4811      	ldr	r0, [pc, #68]	@ (8006920 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80068dc:	4283      	cmp	r3, r0
 80068de:	d009      	beq.n	80068f4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80068e0:	e00d      	b.n	80068fe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80068e2:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80068e4:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80068e8:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068ea:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80068ec:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068f0:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 80068f2:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068f4:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068f6:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068fa:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068fc:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80068fe:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8006900:	2101      	movs	r1, #1

  return HAL_OK;
 8006902:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 8006904:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006908:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 800690c:	bc30      	pop	{r4, r5}
 800690e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006910:	2002      	movs	r0, #2
}
 8006912:	4770      	bx	lr
 8006914:	40010000 	.word	0x40010000
 8006918:	40000400 	.word	0x40000400
 800691c:	40001800 	.word	0x40001800
 8006920:	40014000 	.word	0x40014000

08006924 <arm_fill_f32>:
 8006924:	b410      	push	{r4}
 8006926:	088c      	lsrs	r4, r1, #2
 8006928:	d010      	beq.n	800694c <arm_fill_f32+0x28>
 800692a:	f100 0310 	add.w	r3, r0, #16
 800692e:	4622      	mov	r2, r4
 8006930:	3a01      	subs	r2, #1
 8006932:	ed03 0a04 	vstr	s0, [r3, #-16]
 8006936:	ed03 0a03 	vstr	s0, [r3, #-12]
 800693a:	f103 0310 	add.w	r3, r3, #16
 800693e:	ed03 0a06 	vstr	s0, [r3, #-24]	@ 0xffffffe8
 8006942:	ed03 0a05 	vstr	s0, [r3, #-20]	@ 0xffffffec
 8006946:	d1f3      	bne.n	8006930 <arm_fill_f32+0xc>
 8006948:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 800694c:	f011 0103 	ands.w	r1, r1, #3
 8006950:	d003      	beq.n	800695a <arm_fill_f32+0x36>
 8006952:	3901      	subs	r1, #1
 8006954:	eca0 0a01 	vstmia	r0!, {s0}
 8006958:	d1fb      	bne.n	8006952 <arm_fill_f32+0x2e>
 800695a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800695e:	4770      	bx	lr

08006960 <arm_copy_f32>:
 8006960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006964:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8006968:	d01e      	beq.n	80069a8 <arm_copy_f32+0x48>
 800696a:	f100 0410 	add.w	r4, r0, #16
 800696e:	f101 0310 	add.w	r3, r1, #16
 8006972:	4645      	mov	r5, r8
 8006974:	f854 cc10 	ldr.w	ip, [r4, #-16]
 8006978:	3d01      	subs	r5, #1
 800697a:	f854 ec0c 	ldr.w	lr, [r4, #-12]
 800697e:	f103 0310 	add.w	r3, r3, #16
 8006982:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8006986:	f104 0410 	add.w	r4, r4, #16
 800698a:	f854 6c14 	ldr.w	r6, [r4, #-20]
 800698e:	f843 cc20 	str.w	ip, [r3, #-32]
 8006992:	f843 ec1c 	str.w	lr, [r3, #-28]
 8006996:	f843 7c18 	str.w	r7, [r3, #-24]
 800699a:	f843 6c14 	str.w	r6, [r3, #-20]
 800699e:	d1e9      	bne.n	8006974 <arm_copy_f32+0x14>
 80069a0:	ea4f 1808 	mov.w	r8, r8, lsl #4
 80069a4:	4440      	add	r0, r8
 80069a6:	4441      	add	r1, r8
 80069a8:	f012 0203 	ands.w	r2, r2, #3
 80069ac:	d005      	beq.n	80069ba <arm_copy_f32+0x5a>
 80069ae:	f850 3b04 	ldr.w	r3, [r0], #4
 80069b2:	3a01      	subs	r2, #1
 80069b4:	f841 3b04 	str.w	r3, [r1], #4
 80069b8:	d1f9      	bne.n	80069ae <arm_copy_f32+0x4e>
 80069ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069be:	bf00      	nop

080069c0 <arm_rfft_fast_init_f32>:
 80069c0:	084b      	lsrs	r3, r1, #1
 80069c2:	2b80      	cmp	r3, #128	@ 0x80
 80069c4:	b430      	push	{r4, r5}
 80069c6:	8201      	strh	r1, [r0, #16]
 80069c8:	8003      	strh	r3, [r0, #0]
 80069ca:	d06f      	beq.n	8006aac <arm_rfft_fast_init_f32+0xec>
 80069cc:	d916      	bls.n	80069fc <arm_rfft_fast_init_f32+0x3c>
 80069ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069d2:	d05e      	beq.n	8006a92 <arm_rfft_fast_init_f32+0xd2>
 80069d4:	d935      	bls.n	8006a42 <arm_rfft_fast_init_f32+0x82>
 80069d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069da:	d025      	beq.n	8006a28 <arm_rfft_fast_init_f32+0x68>
 80069dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069e0:	d112      	bne.n	8006a08 <arm_rfft_fast_init_f32+0x48>
 80069e2:	f44f 656e 	mov.w	r5, #3808	@ 0xee0
 80069e6:	4c37      	ldr	r4, [pc, #220]	@ (8006ac4 <arm_rfft_fast_init_f32+0x104>)
 80069e8:	4937      	ldr	r1, [pc, #220]	@ (8006ac8 <arm_rfft_fast_init_f32+0x108>)
 80069ea:	2300      	movs	r3, #0
 80069ec:	4a37      	ldr	r2, [pc, #220]	@ (8006acc <arm_rfft_fast_init_f32+0x10c>)
 80069ee:	8185      	strh	r5, [r0, #12]
 80069f0:	6084      	str	r4, [r0, #8]
 80069f2:	6041      	str	r1, [r0, #4]
 80069f4:	6142      	str	r2, [r0, #20]
 80069f6:	b258      	sxtb	r0, r3
 80069f8:	bc30      	pop	{r4, r5}
 80069fa:	4770      	bx	lr
 80069fc:	2b20      	cmp	r3, #32
 80069fe:	d030      	beq.n	8006a62 <arm_rfft_fast_init_f32+0xa2>
 8006a00:	2b40      	cmp	r3, #64	@ 0x40
 8006a02:	d005      	beq.n	8006a10 <arm_rfft_fast_init_f32+0x50>
 8006a04:	2b10      	cmp	r3, #16
 8006a06:	d038      	beq.n	8006a7a <arm_rfft_fast_init_f32+0xba>
 8006a08:	23ff      	movs	r3, #255	@ 0xff
 8006a0a:	bc30      	pop	{r4, r5}
 8006a0c:	b258      	sxtb	r0, r3
 8006a0e:	4770      	bx	lr
 8006a10:	2538      	movs	r5, #56	@ 0x38
 8006a12:	4c2f      	ldr	r4, [pc, #188]	@ (8006ad0 <arm_rfft_fast_init_f32+0x110>)
 8006a14:	492f      	ldr	r1, [pc, #188]	@ (8006ad4 <arm_rfft_fast_init_f32+0x114>)
 8006a16:	2300      	movs	r3, #0
 8006a18:	4a2f      	ldr	r2, [pc, #188]	@ (8006ad8 <arm_rfft_fast_init_f32+0x118>)
 8006a1a:	8185      	strh	r5, [r0, #12]
 8006a1c:	6084      	str	r4, [r0, #8]
 8006a1e:	6041      	str	r1, [r0, #4]
 8006a20:	6142      	str	r2, [r0, #20]
 8006a22:	b258      	sxtb	r0, r3
 8006a24:	bc30      	pop	{r4, r5}
 8006a26:	4770      	bx	lr
 8006a28:	f44f 65e1 	mov.w	r5, #1800	@ 0x708
 8006a2c:	4c2b      	ldr	r4, [pc, #172]	@ (8006adc <arm_rfft_fast_init_f32+0x11c>)
 8006a2e:	492c      	ldr	r1, [pc, #176]	@ (8006ae0 <arm_rfft_fast_init_f32+0x120>)
 8006a30:	2300      	movs	r3, #0
 8006a32:	4a2c      	ldr	r2, [pc, #176]	@ (8006ae4 <arm_rfft_fast_init_f32+0x124>)
 8006a34:	8185      	strh	r5, [r0, #12]
 8006a36:	6084      	str	r4, [r0, #8]
 8006a38:	6041      	str	r1, [r0, #4]
 8006a3a:	6142      	str	r2, [r0, #20]
 8006a3c:	b258      	sxtb	r0, r3
 8006a3e:	bc30      	pop	{r4, r5}
 8006a40:	4770      	bx	lr
 8006a42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a46:	d1df      	bne.n	8006a08 <arm_rfft_fast_init_f32+0x48>
 8006a48:	f44f 75dc 	mov.w	r5, #440	@ 0x1b8
 8006a4c:	4c26      	ldr	r4, [pc, #152]	@ (8006ae8 <arm_rfft_fast_init_f32+0x128>)
 8006a4e:	4927      	ldr	r1, [pc, #156]	@ (8006aec <arm_rfft_fast_init_f32+0x12c>)
 8006a50:	2300      	movs	r3, #0
 8006a52:	4a27      	ldr	r2, [pc, #156]	@ (8006af0 <arm_rfft_fast_init_f32+0x130>)
 8006a54:	8185      	strh	r5, [r0, #12]
 8006a56:	6084      	str	r4, [r0, #8]
 8006a58:	6041      	str	r1, [r0, #4]
 8006a5a:	6142      	str	r2, [r0, #20]
 8006a5c:	b258      	sxtb	r0, r3
 8006a5e:	bc30      	pop	{r4, r5}
 8006a60:	4770      	bx	lr
 8006a62:	2530      	movs	r5, #48	@ 0x30
 8006a64:	4c23      	ldr	r4, [pc, #140]	@ (8006af4 <arm_rfft_fast_init_f32+0x134>)
 8006a66:	4924      	ldr	r1, [pc, #144]	@ (8006af8 <arm_rfft_fast_init_f32+0x138>)
 8006a68:	2300      	movs	r3, #0
 8006a6a:	4a24      	ldr	r2, [pc, #144]	@ (8006afc <arm_rfft_fast_init_f32+0x13c>)
 8006a6c:	8185      	strh	r5, [r0, #12]
 8006a6e:	6084      	str	r4, [r0, #8]
 8006a70:	6041      	str	r1, [r0, #4]
 8006a72:	6142      	str	r2, [r0, #20]
 8006a74:	b258      	sxtb	r0, r3
 8006a76:	bc30      	pop	{r4, r5}
 8006a78:	4770      	bx	lr
 8006a7a:	2514      	movs	r5, #20
 8006a7c:	4c20      	ldr	r4, [pc, #128]	@ (8006b00 <arm_rfft_fast_init_f32+0x140>)
 8006a7e:	4921      	ldr	r1, [pc, #132]	@ (8006b04 <arm_rfft_fast_init_f32+0x144>)
 8006a80:	2300      	movs	r3, #0
 8006a82:	4a21      	ldr	r2, [pc, #132]	@ (8006b08 <arm_rfft_fast_init_f32+0x148>)
 8006a84:	8185      	strh	r5, [r0, #12]
 8006a86:	6084      	str	r4, [r0, #8]
 8006a88:	6041      	str	r1, [r0, #4]
 8006a8a:	6142      	str	r2, [r0, #20]
 8006a8c:	b258      	sxtb	r0, r3
 8006a8e:	bc30      	pop	{r4, r5}
 8006a90:	4770      	bx	lr
 8006a92:	f44f 75e0 	mov.w	r5, #448	@ 0x1c0
 8006a96:	4c1d      	ldr	r4, [pc, #116]	@ (8006b0c <arm_rfft_fast_init_f32+0x14c>)
 8006a98:	491d      	ldr	r1, [pc, #116]	@ (8006b10 <arm_rfft_fast_init_f32+0x150>)
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	4a1d      	ldr	r2, [pc, #116]	@ (8006b14 <arm_rfft_fast_init_f32+0x154>)
 8006a9e:	8185      	strh	r5, [r0, #12]
 8006aa0:	6084      	str	r4, [r0, #8]
 8006aa2:	6041      	str	r1, [r0, #4]
 8006aa4:	6142      	str	r2, [r0, #20]
 8006aa6:	b258      	sxtb	r0, r3
 8006aa8:	bc30      	pop	{r4, r5}
 8006aaa:	4770      	bx	lr
 8006aac:	25d0      	movs	r5, #208	@ 0xd0
 8006aae:	4c1a      	ldr	r4, [pc, #104]	@ (8006b18 <arm_rfft_fast_init_f32+0x158>)
 8006ab0:	491a      	ldr	r1, [pc, #104]	@ (8006b1c <arm_rfft_fast_init_f32+0x15c>)
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	4a1a      	ldr	r2, [pc, #104]	@ (8006b20 <arm_rfft_fast_init_f32+0x160>)
 8006ab6:	8185      	strh	r5, [r0, #12]
 8006ab8:	6084      	str	r4, [r0, #8]
 8006aba:	6041      	str	r1, [r0, #4]
 8006abc:	6142      	str	r2, [r0, #20]
 8006abe:	b258      	sxtb	r0, r3
 8006ac0:	bc30      	pop	{r4, r5}
 8006ac2:	4770      	bx	lr
 8006ac4:	0807b080 	.word	0x0807b080
 8006ac8:	0806c278 	.word	0x0806c278
 8006acc:	080723e8 	.word	0x080723e8
 8006ad0:	08070378 	.word	0x08070378
 8006ad4:	0807ce40 	.word	0x0807ce40
 8006ad8:	0807f330 	.word	0x0807f330
 8006adc:	08078d68 	.word	0x08078d68
 8006ae0:	08076c68 	.word	0x08076c68
 8006ae4:	080703e8 	.word	0x080703e8
 8006ae8:	0807efc0 	.word	0x0807efc0
 8006aec:	080763e8 	.word	0x080763e8
 8006af0:	0807d040 	.word	0x0807d040
 8006af4:	08079c20 	.word	0x08079c20
 8006af8:	08078c68 	.word	0x08078c68
 8006afc:	08070278 	.word	0x08070278
 8006b00:	08079b78 	.word	0x08079b78
 8006b04:	08076be8 	.word	0x08076be8
 8006b08:	08079ba0 	.word	0x08079ba0
 8006b0c:	0807d840 	.word	0x0807d840
 8006b10:	0807a080 	.word	0x0807a080
 8006b14:	0807dbc0 	.word	0x0807dbc0
 8006b18:	0807f530 	.word	0x0807f530
 8006b1c:	08079c80 	.word	0x08079c80
 8006b20:	0807ebc0 	.word	0x0807ebc0

08006b24 <arm_rfft_fast_f32>:
 8006b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b28:	8a05      	ldrh	r5, [r0, #16]
 8006b2a:	4606      	mov	r6, r0
 8006b2c:	4690      	mov	r8, r2
 8006b2e:	460c      	mov	r4, r1
 8006b30:	086d      	lsrs	r5, r5, #1
 8006b32:	8005      	strh	r5, [r0, #0]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d15e      	bne.n	8006bf6 <arm_rfft_fast_f32+0xd2>
 8006b38:	461a      	mov	r2, r3
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	f000 fbe0 	bl	8007300 <arm_cfft_f32>
 8006b40:	edd4 7a00 	vldr	s15, [r4]
 8006b44:	ed94 7a01 	vldr	s14, [r4, #4]
 8006b48:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8006b4c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006b50:	8837      	ldrh	r7, [r6, #0]
 8006b52:	ee37 7a07 	vadd.f32	s14, s14, s14
 8006b56:	6975      	ldr	r5, [r6, #20]
 8006b58:	3f01      	subs	r7, #1
 8006b5a:	eef0 3a46 	vmov.f32	s7, s12
 8006b5e:	3510      	adds	r5, #16
 8006b60:	f108 0610 	add.w	r6, r8, #16
 8006b64:	ee77 6a87 	vadd.f32	s13, s15, s14
 8006b68:	eb04 00c7 	add.w	r0, r4, r7, lsl #3
 8006b6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006b70:	f104 0310 	add.w	r3, r4, #16
 8006b74:	3808      	subs	r0, #8
 8006b76:	ee26 7a86 	vmul.f32	s14, s13, s12
 8006b7a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006b7e:	ed88 7a00 	vstr	s14, [r8]
 8006b82:	edc8 7a01 	vstr	s15, [r8, #4]
 8006b86:	edd0 6a02 	vldr	s13, [r0, #8]
 8006b8a:	3f01      	subs	r7, #1
 8006b8c:	ed13 5a02 	vldr	s10, [r3, #-8]
 8006b90:	f1a0 0008 	sub.w	r0, r0, #8
 8006b94:	ed13 7a01 	vldr	s14, [r3, #-4]
 8006b98:	f105 0508 	add.w	r5, r5, #8
 8006b9c:	ee76 7ac5 	vsub.f32	s15, s13, s10
 8006ba0:	ed15 6a04 	vldr	s12, [r5, #-16]
 8006ba4:	edd0 5a05 	vldr	s11, [r0, #20]
 8006ba8:	ee36 5a85 	vadd.f32	s10, s13, s10
 8006bac:	ed55 6a03 	vldr	s13, [r5, #-12]
 8006bb0:	f103 0308 	add.w	r3, r3, #8
 8006bb4:	ee35 4a87 	vadd.f32	s8, s11, s14
 8006bb8:	f106 0608 	add.w	r6, r6, #8
 8006bbc:	ee66 4a27 	vmul.f32	s9, s12, s15
 8006bc0:	ee77 5a65 	vsub.f32	s11, s14, s11
 8006bc4:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8006bc8:	ee34 5a85 	vadd.f32	s10, s9, s10
 8006bcc:	ee26 6a04 	vmul.f32	s12, s12, s8
 8006bd0:	ee66 6a84 	vmul.f32	s13, s13, s8
 8006bd4:	ee77 7a25 	vadd.f32	s15, s14, s11
 8006bd8:	ee76 6a85 	vadd.f32	s13, s13, s10
 8006bdc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006be0:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8006be4:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006be8:	ed46 6a04 	vstr	s13, [r6, #-16]
 8006bec:	ed46 7a03 	vstr	s15, [r6, #-12]
 8006bf0:	d1c9      	bne.n	8006b86 <arm_rfft_fast_f32+0x62>
 8006bf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bf6:	edd1 7a00 	vldr	s15, [r1]
 8006bfa:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8006bfe:	edd1 6a01 	vldr	s13, [r1, #4]
 8006c02:	1e68      	subs	r0, r5, #1
 8006c04:	6975      	ldr	r5, [r6, #20]
 8006c06:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006c0a:	00c1      	lsls	r1, r0, #3
 8006c0c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006c10:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006c14:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006c18:	ed82 7a00 	vstr	s14, [r2]
 8006c1c:	edc2 7a01 	vstr	s15, [r2, #4]
 8006c20:	b3e0      	cbz	r0, 8006c9c <arm_rfft_fast_f32+0x178>
 8006c22:	3908      	subs	r1, #8
 8006c24:	f104 0210 	add.w	r2, r4, #16
 8006c28:	3510      	adds	r5, #16
 8006c2a:	440c      	add	r4, r1
 8006c2c:	f108 0110 	add.w	r1, r8, #16
 8006c30:	ed94 7a02 	vldr	s14, [r4, #8]
 8006c34:	3801      	subs	r0, #1
 8006c36:	ed52 6a02 	vldr	s13, [r2, #-8]
 8006c3a:	f1a4 0408 	sub.w	r4, r4, #8
 8006c3e:	ed15 6a02 	vldr	s12, [r5, #-8]
 8006c42:	f102 0208 	add.w	r2, r2, #8
 8006c46:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8006c4a:	ed94 4a05 	vldr	s8, [r4, #20]
 8006c4e:	ed12 5a03 	vldr	s10, [r2, #-12]
 8006c52:	ee77 6a26 	vadd.f32	s13, s14, s13
 8006c56:	ed55 5a01 	vldr	s11, [r5, #-4]
 8006c5a:	f101 0108 	add.w	r1, r1, #8
 8006c5e:	ee26 3a27 	vmul.f32	s6, s12, s15
 8006c62:	f105 0508 	add.w	r5, r5, #8
 8006c66:	ee74 4a05 	vadd.f32	s9, s8, s10
 8006c6a:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8006c6e:	ee35 5a44 	vsub.f32	s10, s10, s8
 8006c72:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8006c76:	ee26 6a24 	vmul.f32	s12, s12, s9
 8006c7a:	ee77 7a05 	vadd.f32	s15, s14, s10
 8006c7e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8006c82:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006c86:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8006c8a:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006c8e:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006c92:	ed41 7a03 	vstr	s15, [r1, #-12]
 8006c96:	ed01 7a04 	vstr	s14, [r1, #-16]
 8006c9a:	d1c9      	bne.n	8006c30 <arm_rfft_fast_f32+0x10c>
 8006c9c:	4630      	mov	r0, r6
 8006c9e:	4641      	mov	r1, r8
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ca8:	f000 bb2a 	b.w	8007300 <arm_cfft_f32>

08006cac <arm_cfft_radix8by2_f32>:
 8006cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cb0:	ed2d 8b06 	vpush	{d8-d10}
 8006cb4:	f8b0 e000 	ldrh.w	lr, [r0]
 8006cb8:	4607      	mov	r7, r0
 8006cba:	6842      	ldr	r2, [r0, #4]
 8006cbc:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 8006cc0:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 8006cc4:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8006cc8:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8006ccc:	f000 80af 	beq.w	8006e2e <arm_cfft_radix8by2_f32+0x182>
 8006cd0:	3310      	adds	r3, #16
 8006cd2:	3210      	adds	r2, #16
 8006cd4:	f101 0610 	add.w	r6, r1, #16
 8006cd8:	f108 0510 	add.w	r5, r8, #16
 8006cdc:	18cc      	adds	r4, r1, r3
 8006cde:	4443      	add	r3, r8
 8006ce0:	ed55 6a04 	vldr	s13, [r5, #-16]
 8006ce4:	f1be 0e01 	subs.w	lr, lr, #1
 8006ce8:	ed56 4a04 	vldr	s9, [r6, #-16]
 8006cec:	f104 0410 	add.w	r4, r4, #16
 8006cf0:	ed55 7a02 	vldr	s15, [r5, #-8]
 8006cf4:	f106 0610 	add.w	r6, r6, #16
 8006cf8:	ee74 9aa6 	vadd.f32	s19, s9, s13
 8006cfc:	ed53 0a04 	vldr	s1, [r3, #-16]
 8006d00:	ed13 5a03 	vldr	s10, [r3, #-12]
 8006d04:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8006d08:	ed13 3a02 	vldr	s6, [r3, #-8]
 8006d0c:	f102 0210 	add.w	r2, r2, #16
 8006d10:	ed15 7a03 	vldr	s14, [r5, #-12]
 8006d14:	f103 0310 	add.w	r3, r3, #16
 8006d18:	ed55 2a01 	vldr	s5, [r5, #-4]
 8006d1c:	f105 0510 	add.w	r5, r5, #16
 8006d20:	ed54 3a06 	vldr	s7, [r4, #-24]	@ 0xffffffe8
 8006d24:	ed14 4a05 	vldr	s8, [r4, #-20]	@ 0xffffffec
 8006d28:	ed13 6a05 	vldr	s12, [r3, #-20]	@ 0xffffffec
 8006d2c:	ee33 8a83 	vadd.f32	s16, s7, s6
 8006d30:	ed56 6a07 	vldr	s13, [r6, #-28]	@ 0xffffffe4
 8006d34:	ed16 2a05 	vldr	s4, [r6, #-20]	@ 0xffffffec
 8006d38:	ee34 0a06 	vadd.f32	s0, s8, s12
 8006d3c:	ed54 5a08 	vldr	s11, [r4, #-32]	@ 0xffffffe0
 8006d40:	ee76 aa87 	vadd.f32	s21, s13, s14
 8006d44:	ed14 1a07 	vldr	s2, [r4, #-28]	@ 0xffffffe4
 8006d48:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006d4c:	ed56 1a06 	vldr	s3, [r6, #-24]	@ 0xffffffe8
 8006d50:	ee35 9aa0 	vadd.f32	s18, s11, s1
 8006d54:	ed46 9a08 	vstr	s19, [r6, #-32]	@ 0xffffffe0
 8006d58:	ee71 8a05 	vadd.f32	s17, s2, s10
 8006d5c:	ee31 aaa7 	vadd.f32	s20, s3, s15
 8006d60:	ed46 aa07 	vstr	s21, [r6, #-28]	@ 0xffffffe4
 8006d64:	ee72 9a22 	vadd.f32	s19, s4, s5
 8006d68:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8006d6c:	ee35 5a41 	vsub.f32	s10, s10, s2
 8006d70:	ed06 aa06 	vstr	s20, [r6, #-24]	@ 0xffffffe8
 8006d74:	ed46 9a05 	vstr	s19, [r6, #-20]	@ 0xffffffec
 8006d78:	ee36 6a44 	vsub.f32	s12, s12, s8
 8006d7c:	ed04 9a08 	vstr	s18, [r4, #-32]	@ 0xffffffe0
 8006d80:	ee71 1ae7 	vsub.f32	s3, s3, s15
 8006d84:	ed44 8a07 	vstr	s17, [r4, #-28]	@ 0xffffffe4
 8006d88:	ee72 7a62 	vsub.f32	s15, s4, s5
 8006d8c:	ed04 8a06 	vstr	s16, [r4, #-24]	@ 0xffffffe8
 8006d90:	ee73 2a63 	vsub.f32	s5, s6, s7
 8006d94:	ed04 0a05 	vstr	s0, [r4, #-20]	@ 0xffffffec
 8006d98:	ed12 4a08 	vldr	s8, [r2, #-32]	@ 0xffffffe0
 8006d9c:	ed52 6a07 	vldr	s13, [r2, #-28]	@ 0xffffffe4
 8006da0:	ee24 3a84 	vmul.f32	s6, s9, s8
 8006da4:	ee27 2a26 	vmul.f32	s4, s14, s13
 8006da8:	ee64 4aa6 	vmul.f32	s9, s9, s13
 8006dac:	ee65 3aa6 	vmul.f32	s7, s11, s13
 8006db0:	ee27 7a04 	vmul.f32	s14, s14, s8
 8006db4:	ee65 5a84 	vmul.f32	s11, s11, s8
 8006db8:	ee65 6a26 	vmul.f32	s13, s10, s13
 8006dbc:	ee25 5a04 	vmul.f32	s10, s10, s8
 8006dc0:	ee37 7a64 	vsub.f32	s14, s14, s9
 8006dc4:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8006dc8:	ee33 4a02 	vadd.f32	s8, s6, s4
 8006dcc:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8006dd0:	ed05 7a07 	vstr	s14, [r5, #-28]	@ 0xffffffe4
 8006dd4:	ed05 4a08 	vstr	s8, [r5, #-32]	@ 0xffffffe0
 8006dd8:	ed03 5a08 	vstr	s10, [r3, #-32]	@ 0xffffffe0
 8006ddc:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 8006de0:	ed52 6a06 	vldr	s13, [r2, #-24]	@ 0xffffffe8
 8006de4:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 8006de8:	ee61 4aa6 	vmul.f32	s9, s3, s13
 8006dec:	ee27 4a87 	vmul.f32	s8, s15, s14
 8006df0:	ee61 5a87 	vmul.f32	s11, s3, s14
 8006df4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006df8:	ee22 5a87 	vmul.f32	s10, s5, s14
 8006dfc:	ee26 7a07 	vmul.f32	s14, s12, s14
 8006e00:	ee26 6a26 	vmul.f32	s12, s12, s13
 8006e04:	ee62 6aa6 	vmul.f32	s13, s5, s13
 8006e08:	ee74 4a84 	vadd.f32	s9, s9, s8
 8006e0c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8006e10:	ee35 6a46 	vsub.f32	s12, s10, s12
 8006e14:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006e18:	ed45 4a06 	vstr	s9, [r5, #-24]	@ 0xffffffe8
 8006e1c:	ed45 7a05 	vstr	s15, [r5, #-20]	@ 0xffffffec
 8006e20:	ed03 6a06 	vstr	s12, [r3, #-24]	@ 0xffffffe8
 8006e24:	ed03 7a05 	vstr	s14, [r3, #-20]	@ 0xffffffec
 8006e28:	f47f af5a 	bne.w	8006ce0 <arm_cfft_radix8by2_f32+0x34>
 8006e2c:	687a      	ldr	r2, [r7, #4]
 8006e2e:	fa1f f48c 	uxth.w	r4, ip
 8006e32:	4608      	mov	r0, r1
 8006e34:	2302      	movs	r3, #2
 8006e36:	4621      	mov	r1, r4
 8006e38:	f000 fcac 	bl	8007794 <arm_radix8_butterfly_f32>
 8006e3c:	4640      	mov	r0, r8
 8006e3e:	4621      	mov	r1, r4
 8006e40:	687a      	ldr	r2, [r7, #4]
 8006e42:	2302      	movs	r3, #2
 8006e44:	ecbd 8b06 	vpop	{d8-d10}
 8006e48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e4c:	f000 bca2 	b.w	8007794 <arm_radix8_butterfly_f32>

08006e50 <arm_cfft_radix8by4_f32>:
 8006e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e54:	ed2d 8b06 	vpush	{d8-d10}
 8006e58:	8804      	ldrh	r4, [r0, #0]
 8006e5a:	b08f      	sub	sp, #60	@ 0x3c
 8006e5c:	ed91 6a00 	vldr	s12, [r1]
 8006e60:	460a      	mov	r2, r1
 8006e62:	0864      	lsrs	r4, r4, #1
 8006e64:	ed91 7a01 	vldr	s14, [r1, #4]
 8006e68:	9101      	str	r1, [sp, #4]
 8006e6a:	00a3      	lsls	r3, r4, #2
 8006e6c:	9104      	str	r1, [sp, #16]
 8006e6e:	0864      	lsrs	r4, r4, #1
 8006e70:	6841      	ldr	r1, [r0, #4]
 8006e72:	900c      	str	r0, [sp, #48]	@ 0x30
 8006e74:	4625      	mov	r5, r4
 8006e76:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006e78:	f101 0408 	add.w	r4, r1, #8
 8006e7c:	f101 0610 	add.w	r6, r1, #16
 8006e80:	9406      	str	r4, [sp, #24]
 8006e82:	18d4      	adds	r4, r2, r3
 8006e84:	1eaa      	subs	r2, r5, #2
 8006e86:	f101 0518 	add.w	r5, r1, #24
 8006e8a:	18e0      	adds	r0, r4, r3
 8006e8c:	ed94 4a00 	vldr	s8, [r4]
 8006e90:	edd4 3a01 	vldr	s7, [r4, #4]
 8006e94:	46a6      	mov	lr, r4
 8006e96:	edd0 6a00 	vldr	s13, [r0]
 8006e9a:	18c7      	adds	r7, r0, r3
 8006e9c:	edd0 7a01 	vldr	s15, [r0, #4]
 8006ea0:	46a0      	mov	r8, r4
 8006ea2:	ee76 5a26 	vadd.f32	s11, s12, s13
 8006ea6:	edd7 4a00 	vldr	s9, [r7]
 8006eaa:	9402      	str	r4, [sp, #8]
 8006eac:	4604      	mov	r4, r0
 8006eae:	9507      	str	r5, [sp, #28]
 8006eb0:	4605      	mov	r5, r0
 8006eb2:	ee75 2a84 	vadd.f32	s5, s11, s8
 8006eb6:	900a      	str	r0, [sp, #40]	@ 0x28
 8006eb8:	9801      	ldr	r0, [sp, #4]
 8006eba:	ee76 6a66 	vsub.f32	s13, s12, s13
 8006ebe:	ee37 6a27 	vadd.f32	s12, s14, s15
 8006ec2:	ed97 5a01 	vldr	s10, [r7, #4]
 8006ec6:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8006eca:	46bc      	mov	ip, r7
 8006ecc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ed0:	9605      	str	r6, [sp, #20]
 8006ed2:	ee36 7a63 	vsub.f32	s14, s12, s7
 8006ed6:	9703      	str	r7, [sp, #12]
 8006ed8:	ee12 9a90 	vmov	r9, s5
 8006edc:	ee33 3aa6 	vadd.f32	s6, s7, s13
 8006ee0:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8006ee4:	1f3e      	subs	r6, r7, #4
 8006ee6:	f840 9b08 	str.w	r9, [r0], #8
 8006eea:	ee76 6ae3 	vsub.f32	s13, s13, s7
 8006eee:	edde 2a01 	vldr	s5, [lr, #4]
 8006ef2:	ee77 3ac4 	vsub.f32	s7, s15, s8
 8006ef6:	ee77 7a84 	vadd.f32	s15, s15, s8
 8006efa:	ed9c 4a01 	vldr	s8, [ip, #4]
 8006efe:	ee36 6a22 	vadd.f32	s12, s12, s5
 8006f02:	9001      	str	r0, [sp, #4]
 8006f04:	ee37 7a45 	vsub.f32	s14, s14, s10
 8006f08:	9804      	ldr	r0, [sp, #16]
 8006f0a:	ee75 6a26 	vadd.f32	s13, s10, s13
 8006f0e:	f1ae 0704 	sub.w	r7, lr, #4
 8006f12:	ee36 6a04 	vadd.f32	s12, s12, s8
 8006f16:	ee33 4a45 	vsub.f32	s8, s6, s10
 8006f1a:	ee75 5ae4 	vsub.f32	s11, s11, s9
 8006f1e:	ee33 5aa4 	vadd.f32	s10, s7, s9
 8006f22:	ed80 6a01 	vstr	s12, [r0, #4]
 8006f26:	ee14 9a10 	vmov	r9, s8
 8006f2a:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8006f2e:	f848 9b08 	str.w	r9, [r8], #8
 8006f32:	ed8e 5a01 	vstr	s10, [lr, #4]
 8006f36:	ee15 ea90 	vmov	lr, s11
 8006f3a:	f844 eb08 	str.w	lr, [r4], #8
 8006f3e:	ee16 ea90 	vmov	lr, s13
 8006f42:	9408      	str	r4, [sp, #32]
 8006f44:	462c      	mov	r4, r5
 8006f46:	ed85 7a01 	vstr	s14, [r5, #4]
 8006f4a:	9d03      	ldr	r5, [sp, #12]
 8006f4c:	f84c eb08 	str.w	lr, [ip], #8
 8006f50:	edc5 7a01 	vstr	s15, [r5, #4]
 8006f54:	0855      	lsrs	r5, r2, #1
 8006f56:	9509      	str	r5, [sp, #36]	@ 0x24
 8006f58:	f000 8130 	beq.w	80071bc <arm_cfft_radix8by4_f32+0x36c>
 8006f5c:	9804      	ldr	r0, [sp, #16]
 8006f5e:	3b08      	subs	r3, #8
 8006f60:	46ab      	mov	fp, r5
 8006f62:	f1a4 020c 	sub.w	r2, r4, #12
 8006f66:	f100 0510 	add.w	r5, r0, #16
 8006f6a:	f101 0920 	add.w	r9, r1, #32
 8006f6e:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 8006f72:	f8dd a014 	ldr.w	sl, [sp, #20]
 8006f76:	4433      	add	r3, r6
 8006f78:	3410      	adds	r4, #16
 8006f7a:	4660      	mov	r0, ip
 8006f7c:	4641      	mov	r1, r8
 8006f7e:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
 8006f82:	ed54 6a02 	vldr	s13, [r4, #-8]
 8006f86:	f1bb 0b01 	subs.w	fp, fp, #1
 8006f8a:	ed55 5a02 	vldr	s11, [r5, #-8]
 8006f8e:	f10a 0a08 	add.w	sl, sl, #8
 8006f92:	edd1 7a00 	vldr	s15, [r1]
 8006f96:	f105 0508 	add.w	r5, r5, #8
 8006f9a:	ee75 3aa6 	vadd.f32	s7, s11, s13
 8006f9e:	edd0 2a00 	vldr	s5, [r0]
 8006fa2:	ed14 7a01 	vldr	s14, [r4, #-4]
 8006fa6:	ee75 5ae6 	vsub.f32	s11, s11, s13
 8006faa:	ed55 6a03 	vldr	s13, [r5, #-12]
 8006fae:	f1a2 0208 	sub.w	r2, r2, #8
 8006fb2:	ee73 4aa7 	vadd.f32	s9, s7, s15
 8006fb6:	ed90 2a01 	vldr	s4, [r0, #4]
 8006fba:	ee36 5a87 	vadd.f32	s10, s13, s14
 8006fbe:	ed91 6a01 	vldr	s12, [r1, #4]
 8006fc2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006fc6:	f109 0910 	add.w	r9, r9, #16
 8006fca:	ee72 6aa4 	vadd.f32	s13, s5, s9
 8006fce:	f104 0408 	add.w	r4, r4, #8
 8006fd2:	ee73 3ae7 	vsub.f32	s7, s7, s15
 8006fd6:	f10e 0e18 	add.w	lr, lr, #24
 8006fda:	ee37 3a67 	vsub.f32	s6, s14, s15
 8006fde:	f1a3 0308 	sub.w	r3, r3, #8
 8006fe2:	ed45 6a04 	vstr	s13, [r5, #-16]
 8006fe6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006fea:	edd1 6a01 	vldr	s13, [r1, #4]
 8006fee:	ee76 1a25 	vadd.f32	s3, s12, s11
 8006ff2:	edd0 4a01 	vldr	s9, [r0, #4]
 8006ff6:	ee33 3a22 	vadd.f32	s6, s6, s5
 8006ffa:	ee75 6a26 	vadd.f32	s13, s10, s13
 8006ffe:	ee35 5a46 	vsub.f32	s10, s10, s12
 8007002:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8007006:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800700a:	ee71 1ac2 	vsub.f32	s3, s3, s4
 800700e:	ee35 5a42 	vsub.f32	s10, s10, s4
 8007012:	ed45 6a03 	vstr	s13, [r5, #-12]
 8007016:	ee32 2a06 	vadd.f32	s4, s4, s12
 800701a:	edd6 7a00 	vldr	s15, [r6]
 800701e:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8007022:	ed97 1a00 	vldr	s2, [r7]
 8007026:	ee77 2a62 	vsub.f32	s5, s14, s5
 800702a:	ed92 8a04 	vldr	s16, [r2, #16]
 800702e:	ee71 8a27 	vadd.f32	s17, s2, s15
 8007032:	ed93 aa04 	vldr	s20, [r3, #16]
 8007036:	ed16 7a01 	vldr	s14, [r6, #-4]
 800703a:	ee71 7a67 	vsub.f32	s15, s2, s15
 800703e:	ed57 0a01 	vldr	s1, [r7, #-4]
 8007042:	ee38 1a4a 	vsub.f32	s2, s16, s20
 8007046:	ee38 6a88 	vadd.f32	s12, s17, s16
 800704a:	edd3 9a03 	vldr	s19, [r3, #12]
 800704e:	ee30 0a87 	vadd.f32	s0, s1, s14
 8007052:	ed92 9a03 	vldr	s18, [r2, #12]
 8007056:	ee78 5ac8 	vsub.f32	s11, s17, s16
 800705a:	ee3a 6a06 	vadd.f32	s12, s20, s12
 800705e:	ee30 7ac7 	vsub.f32	s14, s1, s14
 8007062:	ee37 4ac9 	vsub.f32	s8, s15, s18
 8007066:	ee16 ca10 	vmov	ip, s12
 800706a:	ee30 6a49 	vsub.f32	s12, s0, s18
 800706e:	ee71 4a07 	vadd.f32	s9, s2, s14
 8007072:	f847 c908 	str.w	ip, [r7], #-8
 8007076:	ee34 4a29 	vadd.f32	s8, s8, s19
 800707a:	edd2 8a03 	vldr	s17, [r2, #12]
 800707e:	ee39 9ac9 	vsub.f32	s18, s19, s18
 8007082:	ed93 8a03 	vldr	s16, [r3, #12]
 8007086:	ee71 0a47 	vsub.f32	s1, s2, s14
 800708a:	ee30 0a28 	vadd.f32	s0, s0, s17
 800708e:	ee39 1a67 	vsub.f32	s2, s18, s15
 8007092:	ee36 6a69 	vsub.f32	s12, s12, s19
 8007096:	ee30 0a08 	vadd.f32	s0, s0, s16
 800709a:	ee75 5aca 	vsub.f32	s11, s11, s20
 800709e:	ed87 0a01 	vstr	s0, [r7, #4]
 80070a2:	ed1a 0a04 	vldr	s0, [sl, #-16]
 80070a6:	ed5a 6a03 	vldr	s13, [sl, #-12]
 80070aa:	ee21 8a80 	vmul.f32	s16, s3, s0
 80070ae:	ee23 7a26 	vmul.f32	s14, s6, s13
 80070b2:	ee64 7a26 	vmul.f32	s15, s8, s13
 80070b6:	ee61 1aa6 	vmul.f32	s3, s3, s13
 80070ba:	ee24 4a00 	vmul.f32	s8, s8, s0
 80070be:	ee23 3a00 	vmul.f32	s6, s6, s0
 80070c2:	ee64 6aa6 	vmul.f32	s13, s9, s13
 80070c6:	ee24 0a80 	vmul.f32	s0, s9, s0
 80070ca:	ee38 7a07 	vadd.f32	s14, s16, s14
 80070ce:	ee76 6a84 	vadd.f32	s13, s13, s8
 80070d2:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80070d6:	ee33 3a61 	vsub.f32	s6, s6, s3
 80070da:	ee17 ca10 	vmov	ip, s14
 80070de:	f841 cb08 	str.w	ip, [r1], #8
 80070e2:	ed01 3a01 	vstr	s6, [r1, #-4]
 80070e6:	ed82 0a04 	vstr	s0, [r2, #16]
 80070ea:	edc2 6a03 	vstr	s13, [r2, #12]
 80070ee:	ed59 6a08 	vldr	s13, [r9, #-32]	@ 0xffffffe0
 80070f2:	ed59 7a07 	vldr	s15, [r9, #-28]	@ 0xffffffe4
 80070f6:	ee25 7ae6 	vnmul.f32	s14, s11, s13
 80070fa:	ee23 4aa6 	vmul.f32	s8, s7, s13
 80070fe:	ee65 4a27 	vmul.f32	s9, s10, s15
 8007102:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8007106:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800710a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800710e:	ee25 5a26 	vmul.f32	s10, s10, s13
 8007112:	ee66 6a26 	vmul.f32	s13, s12, s13
 8007116:	ee77 7a67 	vsub.f32	s15, s14, s15
 800711a:	ee34 6a24 	vadd.f32	s12, s8, s9
 800711e:	ee75 6ae6 	vsub.f32	s13, s11, s13
 8007122:	ee35 5a63 	vsub.f32	s10, s10, s7
 8007126:	ee17 ca90 	vmov	ip, s15
 800712a:	ed04 6a04 	vstr	s12, [r4, #-16]
 800712e:	ed04 5a03 	vstr	s10, [r4, #-12]
 8007132:	f846 c908 	str.w	ip, [r6], #-8
 8007136:	edc6 6a01 	vstr	s13, [r6, #4]
 800713a:	ed5e 7a0c 	vldr	s15, [lr, #-48]	@ 0xffffffd0
 800713e:	ed1e 7a0b 	vldr	s14, [lr, #-44]	@ 0xffffffd4
 8007142:	ee62 5a27 	vmul.f32	s11, s4, s15
 8007146:	ee22 6a87 	vmul.f32	s12, s5, s14
 800714a:	ee22 2a07 	vmul.f32	s4, s4, s14
 800714e:	ee62 2aa7 	vmul.f32	s5, s5, s15
 8007152:	ee61 6a07 	vmul.f32	s13, s2, s14
 8007156:	ee20 7a87 	vmul.f32	s14, s1, s14
 800715a:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800715e:	ee61 7a27 	vmul.f32	s15, s2, s15
 8007162:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007166:	ee72 2ac2 	vsub.f32	s5, s5, s4
 800716a:	ee76 0ae0 	vsub.f32	s1, s13, s1
 800716e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007172:	ee16 ca10 	vmov	ip, s12
 8007176:	f840 cb08 	str.w	ip, [r0], #8
 800717a:	ed40 2a01 	vstr	s5, [r0, #-4]
 800717e:	edc3 0a04 	vstr	s1, [r3, #16]
 8007182:	edc3 7a03 	vstr	s15, [r3, #12]
 8007186:	f47f aefc 	bne.w	8006f82 <arm_cfft_radix8by4_f32+0x132>
 800718a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800718c:	9805      	ldr	r0, [sp, #20]
 800718e:	00cb      	lsls	r3, r1, #3
 8007190:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 8007194:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8007198:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800719c:	4498      	add	r8, r3
 800719e:	449c      	add	ip, r3
 80071a0:	9105      	str	r1, [sp, #20]
 80071a2:	9901      	ldr	r1, [sp, #4]
 80071a4:	4419      	add	r1, r3
 80071a6:	9101      	str	r1, [sp, #4]
 80071a8:	9906      	ldr	r1, [sp, #24]
 80071aa:	4419      	add	r1, r3
 80071ac:	9106      	str	r1, [sp, #24]
 80071ae:	9908      	ldr	r1, [sp, #32]
 80071b0:	4419      	add	r1, r3
 80071b2:	9b07      	ldr	r3, [sp, #28]
 80071b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071b8:	9108      	str	r1, [sp, #32]
 80071ba:	9307      	str	r3, [sp, #28]
 80071bc:	9a01      	ldr	r2, [sp, #4]
 80071be:	2304      	movs	r3, #4
 80071c0:	9e08      	ldr	r6, [sp, #32]
 80071c2:	edd2 6a00 	vldr	s13, [r2]
 80071c6:	ed96 4a00 	vldr	s8, [r6]
 80071ca:	edd8 7a00 	vldr	s15, [r8]
 80071ce:	ee36 6a84 	vadd.f32	s12, s13, s8
 80071d2:	eddc 2a00 	vldr	s5, [ip]
 80071d6:	ed96 7a01 	vldr	s14, [r6, #4]
 80071da:	ee36 4ac4 	vsub.f32	s8, s13, s8
 80071de:	edd2 6a01 	vldr	s13, [r2, #4]
 80071e2:	ee76 4a27 	vadd.f32	s9, s12, s15
 80071e6:	ed98 2a01 	vldr	s4, [r8, #4]
 80071ea:	ee76 5a87 	vadd.f32	s11, s13, s14
 80071ee:	ed9c 5a01 	vldr	s10, [ip, #4]
 80071f2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80071f6:	9d05      	ldr	r5, [sp, #20]
 80071f8:	ee72 6aa4 	vadd.f32	s13, s5, s9
 80071fc:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8007200:	ee72 3a04 	vadd.f32	s7, s4, s8
 8007204:	9804      	ldr	r0, [sp, #16]
 8007206:	ee77 4a67 	vsub.f32	s9, s14, s15
 800720a:	4621      	mov	r1, r4
 800720c:	edc2 6a00 	vstr	s13, [r2]
 8007210:	ee76 6a67 	vsub.f32	s13, s12, s15
 8007214:	ed98 3a01 	vldr	s6, [r8, #4]
 8007218:	ee35 6ac2 	vsub.f32	s12, s11, s4
 800721c:	eddc 1a01 	vldr	s3, [ip, #4]
 8007220:	ee74 4aa2 	vadd.f32	s9, s9, s5
 8007224:	ee35 3a83 	vadd.f32	s6, s11, s6
 8007228:	ee34 4a42 	vsub.f32	s8, s8, s4
 800722c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8007230:	ee73 5a21 	vadd.f32	s11, s6, s3
 8007234:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007238:	ee36 6a45 	vsub.f32	s12, s12, s10
 800723c:	edc2 5a01 	vstr	s11, [r2, #4]
 8007240:	ee35 5a04 	vadd.f32	s10, s10, s8
 8007244:	9a06      	ldr	r2, [sp, #24]
 8007246:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800724a:	edd2 7a00 	vldr	s15, [r2]
 800724e:	edd2 5a01 	vldr	s11, [r2, #4]
 8007252:	ee23 4aa7 	vmul.f32	s8, s7, s15
 8007256:	ee63 3aa5 	vmul.f32	s7, s7, s11
 800725a:	ee64 5aa5 	vmul.f32	s11, s9, s11
 800725e:	ee64 4aa7 	vmul.f32	s9, s9, s15
 8007262:	ee77 7a62 	vsub.f32	s15, s14, s5
 8007266:	ee74 5a25 	vadd.f32	s11, s8, s11
 800726a:	ee74 4ae3 	vsub.f32	s9, s9, s7
 800726e:	edc8 5a00 	vstr	s11, [r8]
 8007272:	edc8 4a01 	vstr	s9, [r8, #4]
 8007276:	edd5 4a01 	vldr	s9, [r5, #4]
 800727a:	ed95 7a00 	vldr	s14, [r5]
 800727e:	9d07      	ldr	r5, [sp, #28]
 8007280:	ee66 5a87 	vmul.f32	s11, s13, s14
 8007284:	ee66 6aa4 	vmul.f32	s13, s13, s9
 8007288:	ee26 7a07 	vmul.f32	s14, s12, s14
 800728c:	ee26 6a24 	vmul.f32	s12, s12, s9
 8007290:	ee77 6a66 	vsub.f32	s13, s14, s13
 8007294:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007298:	edc6 6a01 	vstr	s13, [r6, #4]
 800729c:	ed86 6a00 	vstr	s12, [r6]
 80072a0:	ed95 6a01 	vldr	s12, [r5, #4]
 80072a4:	ed95 7a00 	vldr	s14, [r5]
 80072a8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80072aa:	ee65 6a07 	vmul.f32	s13, s10, s14
 80072ae:	ee27 7a87 	vmul.f32	s14, s15, s14
 80072b2:	ee25 5a06 	vmul.f32	s10, s10, s12
 80072b6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80072ba:	ee37 5a45 	vsub.f32	s10, s14, s10
 80072be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072c2:	ed8c 5a01 	vstr	s10, [ip, #4]
 80072c6:	edcc 7a00 	vstr	s15, [ip]
 80072ca:	6872      	ldr	r2, [r6, #4]
 80072cc:	f000 fa62 	bl	8007794 <arm_radix8_butterfly_f32>
 80072d0:	9802      	ldr	r0, [sp, #8]
 80072d2:	4621      	mov	r1, r4
 80072d4:	6872      	ldr	r2, [r6, #4]
 80072d6:	2304      	movs	r3, #4
 80072d8:	f000 fa5c 	bl	8007794 <arm_radix8_butterfly_f32>
 80072dc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80072de:	4621      	mov	r1, r4
 80072e0:	6872      	ldr	r2, [r6, #4]
 80072e2:	2304      	movs	r3, #4
 80072e4:	f000 fa56 	bl	8007794 <arm_radix8_butterfly_f32>
 80072e8:	9803      	ldr	r0, [sp, #12]
 80072ea:	4621      	mov	r1, r4
 80072ec:	6872      	ldr	r2, [r6, #4]
 80072ee:	2304      	movs	r3, #4
 80072f0:	b00f      	add	sp, #60	@ 0x3c
 80072f2:	ecbd 8b06 	vpop	{d8-d10}
 80072f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072fa:	f000 ba4b 	b.w	8007794 <arm_radix8_butterfly_f32>
 80072fe:	bf00      	nop

08007300 <arm_cfft_f32>:
 8007300:	2a01      	cmp	r2, #1
 8007302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007306:	4606      	mov	r6, r0
 8007308:	4617      	mov	r7, r2
 800730a:	460c      	mov	r4, r1
 800730c:	4698      	mov	r8, r3
 800730e:	8805      	ldrh	r5, [r0, #0]
 8007310:	d053      	beq.n	80073ba <arm_cfft_f32+0xba>
 8007312:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8007316:	d04b      	beq.n	80073b0 <arm_cfft_f32+0xb0>
 8007318:	d916      	bls.n	8007348 <arm_cfft_f32+0x48>
 800731a:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800731e:	d01a      	beq.n	8007356 <arm_cfft_f32+0x56>
 8007320:	d95a      	bls.n	80073d8 <arm_cfft_f32+0xd8>
 8007322:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8007326:	d043      	beq.n	80073b0 <arm_cfft_f32+0xb0>
 8007328:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800732c:	d105      	bne.n	800733a <arm_cfft_f32+0x3a>
 800732e:	4620      	mov	r0, r4
 8007330:	4629      	mov	r1, r5
 8007332:	6872      	ldr	r2, [r6, #4]
 8007334:	2301      	movs	r3, #1
 8007336:	f000 fa2d 	bl	8007794 <arm_radix8_butterfly_f32>
 800733a:	f1b8 0f00 	cmp.w	r8, #0
 800733e:	d111      	bne.n	8007364 <arm_cfft_f32+0x64>
 8007340:	2f01      	cmp	r7, #1
 8007342:	d016      	beq.n	8007372 <arm_cfft_f32+0x72>
 8007344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007348:	2d20      	cmp	r5, #32
 800734a:	d031      	beq.n	80073b0 <arm_cfft_f32+0xb0>
 800734c:	d948      	bls.n	80073e0 <arm_cfft_f32+0xe0>
 800734e:	2d40      	cmp	r5, #64	@ 0x40
 8007350:	d0ed      	beq.n	800732e <arm_cfft_f32+0x2e>
 8007352:	2d80      	cmp	r5, #128	@ 0x80
 8007354:	d1f1      	bne.n	800733a <arm_cfft_f32+0x3a>
 8007356:	4630      	mov	r0, r6
 8007358:	4621      	mov	r1, r4
 800735a:	f7ff fca7 	bl	8006cac <arm_cfft_radix8by2_f32>
 800735e:	f1b8 0f00 	cmp.w	r8, #0
 8007362:	d0ed      	beq.n	8007340 <arm_cfft_f32+0x40>
 8007364:	4620      	mov	r0, r4
 8007366:	89b1      	ldrh	r1, [r6, #12]
 8007368:	68b2      	ldr	r2, [r6, #8]
 800736a:	f7f8 ffb5 	bl	80002d8 <arm_bitreversal_32>
 800736e:	2f01      	cmp	r7, #1
 8007370:	d1e8      	bne.n	8007344 <arm_cfft_f32+0x44>
 8007372:	ee07 5a90 	vmov	s15, r5
 8007376:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800737a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800737e:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 8007382:	2d00      	cmp	r5, #0
 8007384:	d0de      	beq.n	8007344 <arm_cfft_f32+0x44>
 8007386:	f104 0108 	add.w	r1, r4, #8
 800738a:	2300      	movs	r3, #0
 800738c:	ed11 7a02 	vldr	s14, [r1, #-8]
 8007390:	3301      	adds	r3, #1
 8007392:	ed51 7a01 	vldr	s15, [r1, #-4]
 8007396:	3108      	adds	r1, #8
 8007398:	429d      	cmp	r5, r3
 800739a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800739e:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80073a2:	ed01 7a04 	vstr	s14, [r1, #-16]
 80073a6:	ed41 7a03 	vstr	s15, [r1, #-12]
 80073aa:	d1ef      	bne.n	800738c <arm_cfft_f32+0x8c>
 80073ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073b0:	4630      	mov	r0, r6
 80073b2:	4621      	mov	r1, r4
 80073b4:	f7ff fd4c 	bl	8006e50 <arm_cfft_radix8by4_f32>
 80073b8:	e7bf      	b.n	800733a <arm_cfft_f32+0x3a>
 80073ba:	b1a5      	cbz	r5, 80073e6 <arm_cfft_f32+0xe6>
 80073bc:	f101 030c 	add.w	r3, r1, #12
 80073c0:	2200      	movs	r2, #0
 80073c2:	ed53 7a02 	vldr	s15, [r3, #-8]
 80073c6:	3201      	adds	r2, #1
 80073c8:	3308      	adds	r3, #8
 80073ca:	eef1 7a67 	vneg.f32	s15, s15
 80073ce:	4295      	cmp	r5, r2
 80073d0:	ed43 7a04 	vstr	s15, [r3, #-16]
 80073d4:	d1f5      	bne.n	80073c2 <arm_cfft_f32+0xc2>
 80073d6:	e79c      	b.n	8007312 <arm_cfft_f32+0x12>
 80073d8:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 80073dc:	d0a7      	beq.n	800732e <arm_cfft_f32+0x2e>
 80073de:	e7ac      	b.n	800733a <arm_cfft_f32+0x3a>
 80073e0:	2d10      	cmp	r5, #16
 80073e2:	d0b8      	beq.n	8007356 <arm_cfft_f32+0x56>
 80073e4:	e7a9      	b.n	800733a <arm_cfft_f32+0x3a>
 80073e6:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 80073ea:	d896      	bhi.n	800731a <arm_cfft_f32+0x1a>
 80073ec:	e7ac      	b.n	8007348 <arm_cfft_f32+0x48>
 80073ee:	bf00      	nop

080073f0 <arm_biquad_cascade_df1_init_f32>:
 80073f0:	b538      	push	{r3, r4, r5, lr}
 80073f2:	4604      	mov	r4, r0
 80073f4:	4608      	mov	r0, r1
 80073f6:	461d      	mov	r5, r3
 80073f8:	2100      	movs	r1, #0
 80073fa:	60a2      	str	r2, [r4, #8]
 80073fc:	0102      	lsls	r2, r0, #4
 80073fe:	6020      	str	r0, [r4, #0]
 8007400:	4618      	mov	r0, r3
 8007402:	f000 fca7 	bl	8007d54 <memset>
 8007406:	6065      	str	r5, [r4, #4]
 8007408:	bd38      	pop	{r3, r4, r5, pc}
 800740a:	bf00      	nop

0800740c <arm_biquad_cascade_df1_f32>:
 800740c:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8007410:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007414:	4696      	mov	lr, r2
 8007416:	6886      	ldr	r6, [r0, #8]
 8007418:	6845      	ldr	r5, [r0, #4]
 800741a:	ea4f 180c 	mov.w	r8, ip, lsl #4
 800741e:	f003 0203 	and.w	r2, r3, #3
 8007422:	3614      	adds	r6, #20
 8007424:	3510      	adds	r5, #16
 8007426:	6807      	ldr	r7, [r0, #0]
 8007428:	eb0e 0908 	add.w	r9, lr, r8
 800742c:	ed56 3a05 	vldr	s7, [r6, #-20]	@ 0xffffffec
 8007430:	ed16 3a04 	vldr	s6, [r6, #-16]
 8007434:	ed56 2a03 	vldr	s5, [r6, #-12]
 8007438:	ed16 2a02 	vldr	s4, [r6, #-8]
 800743c:	ed56 1a01 	vldr	s3, [r6, #-4]
 8007440:	ed15 1a04 	vldr	s2, [r5, #-16]
 8007444:	ed55 0a03 	vldr	s1, [r5, #-12]
 8007448:	ed55 7a02 	vldr	s15, [r5, #-8]
 800744c:	ed15 6a01 	vldr	s12, [r5, #-4]
 8007450:	f1bc 0f00 	cmp.w	ip, #0
 8007454:	f000 80a3 	beq.w	800759e <arm_biquad_cascade_df1_f32+0x192>
 8007458:	f101 0010 	add.w	r0, r1, #16
 800745c:	f10e 0310 	add.w	r3, lr, #16
 8007460:	4664      	mov	r4, ip
 8007462:	ed10 4a04 	vldr	s8, [r0, #-16]
 8007466:	ee23 7a01 	vmul.f32	s14, s6, s2
 800746a:	ee62 0aa0 	vmul.f32	s1, s5, s1
 800746e:	3c01      	subs	r4, #1
 8007470:	ee23 5a84 	vmul.f32	s10, s7, s8
 8007474:	f100 0010 	add.w	r0, r0, #16
 8007478:	ee22 0a27 	vmul.f32	s0, s4, s15
 800747c:	f103 0310 	add.w	r3, r3, #16
 8007480:	ee21 6a86 	vmul.f32	s12, s3, s12
 8007484:	ee75 4a07 	vadd.f32	s9, s10, s14
 8007488:	ee61 6aa7 	vmul.f32	s13, s3, s15
 800748c:	ee63 5a04 	vmul.f32	s11, s6, s8
 8007490:	ee34 7aa0 	vadd.f32	s14, s9, s1
 8007494:	ee22 1a81 	vmul.f32	s2, s5, s2
 8007498:	ee22 4a84 	vmul.f32	s8, s5, s8
 800749c:	ee37 7a00 	vadd.f32	s14, s14, s0
 80074a0:	ee37 6a06 	vadd.f32	s12, s14, s12
 80074a4:	ed03 6a08 	vstr	s12, [r3, #-32]	@ 0xffffffe0
 80074a8:	ee22 7a06 	vmul.f32	s14, s4, s12
 80074ac:	ed50 7a07 	vldr	s15, [r0, #-28]	@ 0xffffffe4
 80074b0:	ee21 6a86 	vmul.f32	s12, s3, s12
 80074b4:	ee23 5aa7 	vmul.f32	s10, s7, s15
 80074b8:	ee23 0a27 	vmul.f32	s0, s6, s15
 80074bc:	ee62 4aa7 	vmul.f32	s9, s5, s15
 80074c0:	ee35 5a25 	vadd.f32	s10, s10, s11
 80074c4:	ee75 5a01 	vadd.f32	s11, s10, s2
 80074c8:	ee75 5a87 	vadd.f32	s11, s11, s14
 80074cc:	ee75 6aa6 	vadd.f32	s13, s11, s13
 80074d0:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 80074d4:	ee62 7a26 	vmul.f32	s15, s4, s13
 80074d8:	ed50 0a06 	vldr	s1, [r0, #-24]	@ 0xffffffe8
 80074dc:	ee61 5aa6 	vmul.f32	s11, s3, s13
 80074e0:	ee23 5aa0 	vmul.f32	s10, s7, s1
 80074e4:	ee23 7a20 	vmul.f32	s14, s6, s1
 80074e8:	ee35 5a00 	vadd.f32	s10, s10, s0
 80074ec:	ee75 6a04 	vadd.f32	s13, s10, s8
 80074f0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80074f4:	ee36 6a86 	vadd.f32	s12, s13, s12
 80074f8:	ed03 6a06 	vstr	s12, [r3, #-24]	@ 0xffffffe8
 80074fc:	ee62 7a06 	vmul.f32	s15, s4, s12
 8007500:	ed10 1a05 	vldr	s2, [r0, #-20]	@ 0xffffffec
 8007504:	ee63 6a81 	vmul.f32	s13, s7, s2
 8007508:	ee36 7a87 	vadd.f32	s14, s13, s14
 800750c:	ee37 7a24 	vadd.f32	s14, s14, s9
 8007510:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007514:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007518:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 800751c:	d1a1      	bne.n	8007462 <arm_biquad_cascade_df1_f32+0x56>
 800751e:	4441      	add	r1, r8
 8007520:	4648      	mov	r0, r9
 8007522:	b39a      	cbz	r2, 800758c <arm_biquad_cascade_df1_f32+0x180>
 8007524:	4613      	mov	r3, r2
 8007526:	e003      	b.n	8007530 <arm_biquad_cascade_df1_f32+0x124>
 8007528:	eef0 7a45 	vmov.f32	s15, s10
 800752c:	eeb0 1a47 	vmov.f32	s2, s14
 8007530:	ecb1 7a01 	vldmia	r1!, {s14}
 8007534:	ee63 4a01 	vmul.f32	s9, s6, s2
 8007538:	ee62 5aa0 	vmul.f32	s11, s5, s1
 800753c:	3b01      	subs	r3, #1
 800753e:	ee23 4a87 	vmul.f32	s8, s7, s14
 8007542:	ee22 5a27 	vmul.f32	s10, s4, s15
 8007546:	ee61 6a86 	vmul.f32	s13, s3, s12
 800754a:	ee74 4a24 	vadd.f32	s9, s8, s9
 800754e:	eef0 0a41 	vmov.f32	s1, s2
 8007552:	eeb0 6a67 	vmov.f32	s12, s15
 8007556:	ee74 4aa5 	vadd.f32	s9, s9, s11
 800755a:	ee34 5a85 	vadd.f32	s10, s9, s10
 800755e:	ee35 5a26 	vadd.f32	s10, s10, s13
 8007562:	eca0 5a01 	vstmia	r0!, {s10}
 8007566:	d1df      	bne.n	8007528 <arm_biquad_cascade_df1_f32+0x11c>
 8007568:	3f01      	subs	r7, #1
 800756a:	ed05 7a04 	vstr	s14, [r5, #-16]
 800756e:	ed05 1a03 	vstr	s2, [r5, #-12]
 8007572:	f106 0614 	add.w	r6, r6, #20
 8007576:	ed05 5a02 	vstr	s10, [r5, #-8]
 800757a:	4671      	mov	r1, lr
 800757c:	ed45 7a01 	vstr	s15, [r5, #-4]
 8007580:	f105 0510 	add.w	r5, r5, #16
 8007584:	f47f af52 	bne.w	800742c <arm_biquad_cascade_df1_f32+0x20>
 8007588:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800758c:	eeb0 5a67 	vmov.f32	s10, s15
 8007590:	eeb0 7a41 	vmov.f32	s14, s2
 8007594:	eef0 7a46 	vmov.f32	s15, s12
 8007598:	eeb0 1a60 	vmov.f32	s2, s1
 800759c:	e7e4      	b.n	8007568 <arm_biquad_cascade_df1_f32+0x15c>
 800759e:	4670      	mov	r0, lr
 80075a0:	e7bf      	b.n	8007522 <arm_biquad_cascade_df1_f32+0x116>
 80075a2:	bf00      	nop

080075a4 <arm_scale_f32>:
 80075a4:	b470      	push	{r4, r5, r6}
 80075a6:	0896      	lsrs	r6, r2, #2
 80075a8:	d025      	beq.n	80075f6 <arm_scale_f32+0x52>
 80075aa:	f100 0410 	add.w	r4, r0, #16
 80075ae:	f101 0310 	add.w	r3, r1, #16
 80075b2:	4635      	mov	r5, r6
 80075b4:	ed14 6a04 	vldr	s12, [r4, #-16]
 80075b8:	3d01      	subs	r5, #1
 80075ba:	ed54 6a03 	vldr	s13, [r4, #-12]
 80075be:	f103 0310 	add.w	r3, r3, #16
 80075c2:	ed14 7a02 	vldr	s14, [r4, #-8]
 80075c6:	ee26 6a00 	vmul.f32	s12, s12, s0
 80075ca:	ed54 7a01 	vldr	s15, [r4, #-4]
 80075ce:	ee66 6a80 	vmul.f32	s13, s13, s0
 80075d2:	ee27 7a00 	vmul.f32	s14, s14, s0
 80075d6:	f104 0410 	add.w	r4, r4, #16
 80075da:	ee67 7a80 	vmul.f32	s15, s15, s0
 80075de:	ed03 6a08 	vstr	s12, [r3, #-32]	@ 0xffffffe0
 80075e2:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 80075e6:	ed03 7a06 	vstr	s14, [r3, #-24]	@ 0xffffffe8
 80075ea:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 80075ee:	d1e1      	bne.n	80075b4 <arm_scale_f32+0x10>
 80075f0:	0136      	lsls	r6, r6, #4
 80075f2:	4430      	add	r0, r6
 80075f4:	4431      	add	r1, r6
 80075f6:	f012 0203 	ands.w	r2, r2, #3
 80075fa:	d007      	beq.n	800760c <arm_scale_f32+0x68>
 80075fc:	ecf0 7a01 	vldmia	r0!, {s15}
 8007600:	3a01      	subs	r2, #1
 8007602:	ee67 7a80 	vmul.f32	s15, s15, s0
 8007606:	ece1 7a01 	vstmia	r1!, {s15}
 800760a:	d1f7      	bne.n	80075fc <arm_scale_f32+0x58>
 800760c:	bc70      	pop	{r4, r5, r6}
 800760e:	4770      	bx	lr

08007610 <arm_offset_f32>:
 8007610:	b470      	push	{r4, r5, r6}
 8007612:	0896      	lsrs	r6, r2, #2
 8007614:	d025      	beq.n	8007662 <arm_offset_f32+0x52>
 8007616:	f100 0410 	add.w	r4, r0, #16
 800761a:	f101 0310 	add.w	r3, r1, #16
 800761e:	4635      	mov	r5, r6
 8007620:	ed14 6a04 	vldr	s12, [r4, #-16]
 8007624:	3d01      	subs	r5, #1
 8007626:	ed54 6a03 	vldr	s13, [r4, #-12]
 800762a:	f103 0310 	add.w	r3, r3, #16
 800762e:	ed14 7a02 	vldr	s14, [r4, #-8]
 8007632:	ee36 6a00 	vadd.f32	s12, s12, s0
 8007636:	ed54 7a01 	vldr	s15, [r4, #-4]
 800763a:	ee76 6a80 	vadd.f32	s13, s13, s0
 800763e:	ee37 7a00 	vadd.f32	s14, s14, s0
 8007642:	f104 0410 	add.w	r4, r4, #16
 8007646:	ee77 7a80 	vadd.f32	s15, s15, s0
 800764a:	ed03 6a08 	vstr	s12, [r3, #-32]	@ 0xffffffe0
 800764e:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 8007652:	ed03 7a06 	vstr	s14, [r3, #-24]	@ 0xffffffe8
 8007656:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 800765a:	d1e1      	bne.n	8007620 <arm_offset_f32+0x10>
 800765c:	0136      	lsls	r6, r6, #4
 800765e:	4430      	add	r0, r6
 8007660:	4431      	add	r1, r6
 8007662:	f012 0203 	ands.w	r2, r2, #3
 8007666:	d007      	beq.n	8007678 <arm_offset_f32+0x68>
 8007668:	ecf0 7a01 	vldmia	r0!, {s15}
 800766c:	3a01      	subs	r2, #1
 800766e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007672:	ece1 7a01 	vstmia	r1!, {s15}
 8007676:	d1f7      	bne.n	8007668 <arm_offset_f32+0x58>
 8007678:	bc70      	pop	{r4, r5, r6}
 800767a:	4770      	bx	lr

0800767c <arm_mult_f32>:
 800767c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800767e:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 8007682:	d033      	beq.n	80076ec <arm_mult_f32+0x70>
 8007684:	f100 0610 	add.w	r6, r0, #16
 8007688:	f101 0510 	add.w	r5, r1, #16
 800768c:	f102 0410 	add.w	r4, r2, #16
 8007690:	4677      	mov	r7, lr
 8007692:	ed16 7a04 	vldr	s14, [r6, #-16]
 8007696:	3f01      	subs	r7, #1
 8007698:	ed15 6a04 	vldr	s12, [r5, #-16]
 800769c:	f106 0610 	add.w	r6, r6, #16
 80076a0:	ed56 7a06 	vldr	s15, [r6, #-24]	@ 0xffffffe8
 80076a4:	f105 0510 	add.w	r5, r5, #16
 80076a8:	ee27 6a06 	vmul.f32	s12, s14, s12
 80076ac:	ed55 6a06 	vldr	s13, [r5, #-24]	@ 0xffffffe8
 80076b0:	ed16 7a07 	vldr	s14, [r6, #-28]	@ 0xffffffe4
 80076b4:	f104 0410 	add.w	r4, r4, #16
 80076b8:	ed55 5a07 	vldr	s11, [r5, #-28]	@ 0xffffffe4
 80076bc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80076c0:	ed56 7a05 	vldr	s15, [r6, #-20]	@ 0xffffffec
 80076c4:	ed04 6a08 	vstr	s12, [r4, #-32]	@ 0xffffffe0
 80076c8:	ee27 7a25 	vmul.f32	s14, s14, s11
 80076cc:	ed15 6a05 	vldr	s12, [r5, #-20]	@ 0xffffffec
 80076d0:	ed44 6a06 	vstr	s13, [r4, #-24]	@ 0xffffffe8
 80076d4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80076d8:	ed04 7a07 	vstr	s14, [r4, #-28]	@ 0xffffffe4
 80076dc:	ed44 7a05 	vstr	s15, [r4, #-20]	@ 0xffffffec
 80076e0:	d1d7      	bne.n	8007692 <arm_mult_f32+0x16>
 80076e2:	ea4f 140e 	mov.w	r4, lr, lsl #4
 80076e6:	4420      	add	r0, r4
 80076e8:	4421      	add	r1, r4
 80076ea:	4422      	add	r2, r4
 80076ec:	f013 0303 	ands.w	r3, r3, #3
 80076f0:	d009      	beq.n	8007706 <arm_mult_f32+0x8a>
 80076f2:	ecf0 7a01 	vldmia	r0!, {s15}
 80076f6:	3b01      	subs	r3, #1
 80076f8:	ecb1 7a01 	vldmia	r1!, {s14}
 80076fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007700:	ece2 7a01 	vstmia	r2!, {s15}
 8007704:	d1f5      	bne.n	80076f2 <arm_mult_f32+0x76>
 8007706:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007708 <arm_add_f32>:
 8007708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800770a:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 800770e:	d033      	beq.n	8007778 <arm_add_f32+0x70>
 8007710:	f100 0610 	add.w	r6, r0, #16
 8007714:	f101 0510 	add.w	r5, r1, #16
 8007718:	f102 0410 	add.w	r4, r2, #16
 800771c:	4677      	mov	r7, lr
 800771e:	ed16 7a03 	vldr	s14, [r6, #-12]
 8007722:	3f01      	subs	r7, #1
 8007724:	ed56 7a02 	vldr	s15, [r6, #-8]
 8007728:	f105 0510 	add.w	r5, r5, #16
 800772c:	ed15 6a07 	vldr	s12, [r5, #-28]	@ 0xffffffe4
 8007730:	f106 0610 	add.w	r6, r6, #16
 8007734:	ed55 6a06 	vldr	s13, [r5, #-24]	@ 0xffffffe8
 8007738:	f104 0410 	add.w	r4, r4, #16
 800773c:	ed15 5a05 	vldr	s10, [r5, #-20]	@ 0xffffffec
 8007740:	ee37 6a06 	vadd.f32	s12, s14, s12
 8007744:	ed55 5a08 	vldr	s11, [r5, #-32]	@ 0xffffffe0
 8007748:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800774c:	ed16 7a05 	vldr	s14, [r6, #-20]	@ 0xffffffec
 8007750:	ed56 7a08 	vldr	s15, [r6, #-32]	@ 0xffffffe0
 8007754:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007758:	ed04 6a07 	vstr	s12, [r4, #-28]	@ 0xffffffe4
 800775c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007760:	ed44 6a06 	vstr	s13, [r4, #-24]	@ 0xffffffe8
 8007764:	ed04 7a05 	vstr	s14, [r4, #-20]	@ 0xffffffec
 8007768:	ed44 7a08 	vstr	s15, [r4, #-32]	@ 0xffffffe0
 800776c:	d1d7      	bne.n	800771e <arm_add_f32+0x16>
 800776e:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8007772:	4420      	add	r0, r4
 8007774:	4421      	add	r1, r4
 8007776:	4422      	add	r2, r4
 8007778:	f013 0303 	ands.w	r3, r3, #3
 800777c:	d009      	beq.n	8007792 <arm_add_f32+0x8a>
 800777e:	ecf0 7a01 	vldmia	r0!, {s15}
 8007782:	3b01      	subs	r3, #1
 8007784:	ecb1 7a01 	vldmia	r1!, {s14}
 8007788:	ee77 7a87 	vadd.f32	s15, s15, s14
 800778c:	ece2 7a01 	vstmia	r2!, {s15}
 8007790:	d1f5      	bne.n	800777e <arm_add_f32+0x76>
 8007792:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007794 <arm_radix8_butterfly_f32>:
 8007794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007798:	469e      	mov	lr, r3
 800779a:	1d03      	adds	r3, r0, #4
 800779c:	4683      	mov	fp, r0
 800779e:	468a      	mov	sl, r1
 80077a0:	4688      	mov	r8, r1
 80077a2:	469c      	mov	ip, r3
 80077a4:	ed2d 8b10 	vpush	{d8-d15}
 80077a8:	ed9f 9ac4 	vldr	s18, [pc, #784]	@ 8007abc <arm_radix8_butterfly_f32+0x328>
 80077ac:	b09f      	sub	sp, #124	@ 0x7c
 80077ae:	921c      	str	r2, [sp, #112]	@ 0x70
 80077b0:	931d      	str	r3, [sp, #116]	@ 0x74
 80077b2:	ea4f 03d8 	mov.w	r3, r8, lsr #3
 80077b6:	f04f 0900 	mov.w	r9, #0
 80077ba:	461a      	mov	r2, r3
 80077bc:	930e      	str	r3, [sp, #56]	@ 0x38
 80077be:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80077c2:	0051      	lsls	r1, r2, #1
 80077c4:	4608      	mov	r0, r1
 80077c6:	9103      	str	r1, [sp, #12]
 80077c8:	00d1      	lsls	r1, r2, #3
 80077ca:	1885      	adds	r5, r0, r2
 80077cc:	0110      	lsls	r0, r2, #4
 80077ce:	eb0b 0601 	add.w	r6, fp, r1
 80077d2:	9101      	str	r1, [sp, #4]
 80077d4:	18ac      	adds	r4, r5, r2
 80077d6:	9002      	str	r0, [sp, #8]
 80077d8:	1877      	adds	r7, r6, r1
 80077da:	4611      	mov	r1, r2
 80077dc:	4422      	add	r2, r4
 80077de:	eb0b 05c5 	add.w	r5, fp, r5, lsl #3
 80077e2:	eb0b 04c4 	add.w	r4, fp, r4, lsl #3
 80077e6:	1850      	adds	r0, r2, r1
 80077e8:	eb0b 02c2 	add.w	r2, fp, r2, lsl #3
 80077ec:	4401      	add	r1, r0
 80077ee:	3204      	adds	r2, #4
 80077f0:	eb0b 00c0 	add.w	r0, fp, r0, lsl #3
 80077f4:	eb0b 01c1 	add.w	r1, fp, r1, lsl #3
 80077f8:	3104      	adds	r1, #4
 80077fa:	ed1c 7a01 	vldr	s14, [ip, #-4]
 80077fe:	44c1      	add	r9, r8
 8007800:	edd4 6a00 	vldr	s13, [r4]
 8007804:	ed97 6a00 	vldr	s12, [r7]
 8007808:	45ca      	cmp	sl, r9
 800780a:	edd0 7a00 	vldr	s15, [r0]
 800780e:	ee37 5a66 	vsub.f32	s10, s14, s13
 8007812:	edd6 5a00 	vldr	s11, [r6]
 8007816:	ee37 2a26 	vadd.f32	s4, s14, s13
 800781a:	ee76 2a67 	vsub.f32	s5, s12, s15
 800781e:	edd5 6a00 	vldr	s13, [r5]
 8007822:	ed12 7a01 	vldr	s14, [r2, #-4]
 8007826:	ee76 4a27 	vadd.f32	s9, s12, s15
 800782a:	ed11 6a01 	vldr	s12, [r1, #-4]
 800782e:	ee75 1a87 	vadd.f32	s3, s11, s14
 8007832:	ee36 4a86 	vadd.f32	s8, s13, s12
 8007836:	ee72 7a24 	vadd.f32	s15, s4, s9
 800783a:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800783e:	ee76 5ac6 	vsub.f32	s11, s13, s12
 8007842:	ee31 6a84 	vadd.f32	s12, s3, s8
 8007846:	ee32 2a64 	vsub.f32	s4, s4, s9
 800784a:	ee77 6a65 	vsub.f32	s13, s14, s11
 800784e:	ee77 4a86 	vadd.f32	s9, s15, s12
 8007852:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007856:	ee37 7a25 	vadd.f32	s14, s14, s11
 800785a:	ed4c 4a01 	vstr	s9, [ip, #-4]
 800785e:	ee71 1ac4 	vsub.f32	s3, s3, s8
 8007862:	edc4 7a00 	vstr	s15, [r4]
 8007866:	ee66 6a89 	vmul.f32	s13, s13, s18
 800786a:	edd6 5a01 	vldr	s11, [r6, #4]
 800786e:	ee27 6a09 	vmul.f32	s12, s14, s18
 8007872:	edd5 3a01 	vldr	s7, [r5, #4]
 8007876:	ed92 4a00 	vldr	s8, [r2]
 800787a:	ee35 1a26 	vadd.f32	s2, s10, s13
 800787e:	edd1 4a00 	vldr	s9, [r1]
 8007882:	ee75 6a66 	vsub.f32	s13, s10, s13
 8007886:	ee35 3ac4 	vsub.f32	s6, s11, s8
 800788a:	ed94 0a01 	vldr	s0, [r4, #4]
 800788e:	ee73 7ae4 	vsub.f32	s15, s7, s9
 8007892:	ed9c 7a00 	vldr	s14, [ip]
 8007896:	edd0 0a01 	vldr	s1, [r0, #4]
 800789a:	ee35 4a84 	vadd.f32	s8, s11, s8
 800789e:	ed97 5a01 	vldr	s10, [r7, #4]
 80078a2:	ee73 4aa4 	vadd.f32	s9, s7, s9
 80078a6:	ee73 5a27 	vadd.f32	s11, s6, s15
 80078aa:	ee77 3a00 	vadd.f32	s7, s14, s0
 80078ae:	ee33 3a67 	vsub.f32	s6, s6, s15
 80078b2:	ee37 7a40 	vsub.f32	s14, s14, s0
 80078b6:	ee35 0a20 	vadd.f32	s0, s10, s1
 80078ba:	ee63 7a09 	vmul.f32	s15, s6, s18
 80078be:	ee35 5a60 	vsub.f32	s10, s10, s1
 80078c2:	ee33 3a80 	vadd.f32	s6, s7, s0
 80078c6:	ee74 0a24 	vadd.f32	s1, s8, s9
 80078ca:	ee65 5a89 	vmul.f32	s11, s11, s18
 80078ce:	ee74 4a64 	vsub.f32	s9, s8, s9
 80078d2:	ee33 4ac0 	vsub.f32	s8, s7, s0
 80078d6:	ee75 3a25 	vadd.f32	s7, s10, s11
 80078da:	ee75 5a65 	vsub.f32	s11, s10, s11
 80078de:	ee37 5a27 	vadd.f32	s10, s14, s15
 80078e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80078e6:	ee32 7a86 	vadd.f32	s14, s5, s12
 80078ea:	ee32 6ac6 	vsub.f32	s12, s5, s12
 80078ee:	ee73 2a20 	vadd.f32	s5, s6, s1
 80078f2:	ee33 3a60 	vsub.f32	s6, s6, s1
 80078f6:	ee72 0a24 	vadd.f32	s1, s4, s9
 80078fa:	edcc 2a00 	vstr	s5, [ip]
 80078fe:	ee72 4a64 	vsub.f32	s9, s4, s9
 8007902:	ed84 3a01 	vstr	s6, [r4, #4]
 8007906:	ee74 2a61 	vsub.f32	s5, s8, s3
 800790a:	ee31 3a23 	vadd.f32	s6, s2, s7
 800790e:	edc7 0a00 	vstr	s1, [r7]
 8007912:	ee31 1a63 	vsub.f32	s2, s2, s7
 8007916:	edc0 4a00 	vstr	s9, [r0]
 800791a:	ee76 3aa5 	vadd.f32	s7, s13, s11
 800791e:	edc7 2a01 	vstr	s5, [r7, #4]
 8007922:	ee76 6ae5 	vsub.f32	s13, s13, s11
 8007926:	441c      	add	r4, r3
 8007928:	ee75 5a47 	vsub.f32	s11, s10, s14
 800792c:	449c      	add	ip, r3
 800792e:	ee35 5a07 	vadd.f32	s10, s10, s14
 8007932:	441f      	add	r7, r3
 8007934:	ee37 7ac6 	vsub.f32	s14, s15, s12
 8007938:	ee34 4a21 	vadd.f32	s8, s8, s3
 800793c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8007940:	ed80 4a01 	vstr	s8, [r0, #4]
 8007944:	4418      	add	r0, r3
 8007946:	ed86 3a00 	vstr	s6, [r6]
 800794a:	ed01 1a01 	vstr	s2, [r1, #-4]
 800794e:	ed42 3a01 	vstr	s7, [r2, #-4]
 8007952:	edc5 6a00 	vstr	s13, [r5]
 8007956:	edc6 5a01 	vstr	s11, [r6, #4]
 800795a:	441e      	add	r6, r3
 800795c:	ed81 5a00 	vstr	s10, [r1]
 8007960:	4419      	add	r1, r3
 8007962:	ed82 7a00 	vstr	s14, [r2]
 8007966:	441a      	add	r2, r3
 8007968:	edc5 7a01 	vstr	s15, [r5, #4]
 800796c:	441d      	add	r5, r3
 800796e:	f63f af44 	bhi.w	80077fa <arm_radix8_butterfly_f32+0x66>
 8007972:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 8007974:	2f07      	cmp	r7, #7
 8007976:	f240 81e8 	bls.w	8007d4a <arm_radix8_butterfly_f32+0x5b6>
 800797a:	9903      	ldr	r1, [sp, #12]
 800797c:	eb0e 054e 	add.w	r5, lr, lr, lsl #1
 8007980:	9e01      	ldr	r6, [sp, #4]
 8007982:	eb07 0087 	add.w	r0, r7, r7, lsl #2
 8007986:	19ca      	adds	r2, r1, r7
 8007988:	1c4c      	adds	r4, r1, #1
 800798a:	eb05 010e 	add.w	r1, r5, lr
 800798e:	00ed      	lsls	r5, r5, #3
 8007990:	eb04 0487 	add.w	r4, r4, r7, lsl #2
 8007994:	3608      	adds	r6, #8
 8007996:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007998:	eb01 050e 	add.w	r5, r1, lr
 800799c:	00c9      	lsls	r1, r1, #3
 800799e:	443c      	add	r4, r7
 80079a0:	9618      	str	r6, [sp, #96]	@ 0x60
 80079a2:	00ee      	lsls	r6, r5, #3
 80079a4:	460f      	mov	r7, r1
 80079a6:	9114      	str	r1, [sp, #80]	@ 0x50
 80079a8:	9902      	ldr	r1, [sp, #8]
 80079aa:	eb0b 04c4 	add.w	r4, fp, r4, lsl #3
 80079ae:	9611      	str	r6, [sp, #68]	@ 0x44
 80079b0:	00c0      	lsls	r0, r0, #3
 80079b2:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80079b4:	3108      	adds	r1, #8
 80079b6:	3404      	adds	r4, #4
 80079b8:	f04f 0901 	mov.w	r9, #1
 80079bc:	9119      	str	r1, [sp, #100]	@ 0x64
 80079be:	eb05 010e 	add.w	r1, r5, lr
 80079c2:	4635      	mov	r5, r6
 80079c4:	940b      	str	r4, [sp, #44]	@ 0x2c
 80079c6:	9301      	str	r3, [sp, #4]
 80079c8:	443d      	add	r5, r7
 80079ca:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 80079cc:	9507      	str	r5, [sp, #28]
 80079ce:	eb01 050e 	add.w	r5, r1, lr
 80079d2:	00c9      	lsls	r1, r1, #3
 80079d4:	19f7      	adds	r7, r6, r7
 80079d6:	00ed      	lsls	r5, r5, #3
 80079d8:	9110      	str	r1, [sp, #64]	@ 0x40
 80079da:	00d1      	lsls	r1, r2, #3
 80079dc:	970a      	str	r7, [sp, #40]	@ 0x28
 80079de:	462f      	mov	r7, r5
 80079e0:	9515      	str	r5, [sp, #84]	@ 0x54
 80079e2:	0112      	lsls	r2, r2, #4
 80079e4:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80079e6:	19f4      	adds	r4, r6, r7
 80079e8:	320c      	adds	r2, #12
 80079ea:	3108      	adds	r1, #8
 80079ec:	1975      	adds	r5, r6, r5
 80079ee:	9408      	str	r4, [sp, #32]
 80079f0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80079f2:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 80079f6:	9509      	str	r5, [sp, #36]	@ 0x24
 80079f8:	f100 020c 	add.w	r2, r0, #12
 80079fc:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80079fe:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 8007a00:	1975      	adds	r5, r6, r5
 8007a02:	9216      	str	r2, [sp, #88]	@ 0x58
 8007a04:	1932      	adds	r2, r6, r4
 8007a06:	911b      	str	r1, [sp, #108]	@ 0x6c
 8007a08:	9505      	str	r5, [sp, #20]
 8007a0a:	ea4f 150e 	mov.w	r5, lr, lsl #4
 8007a0e:	0179      	lsls	r1, r7, #5
 8007a10:	9204      	str	r2, [sp, #16]
 8007a12:	1972      	adds	r2, r6, r5
 8007a14:	9412      	str	r4, [sp, #72]	@ 0x48
 8007a16:	9513      	str	r5, [sp, #76]	@ 0x4c
 8007a18:	9206      	str	r2, [sp, #24]
 8007a1a:	f101 0208 	add.w	r2, r1, #8
 8007a1e:	921a      	str	r2, [sp, #104]	@ 0x68
 8007a20:	2200      	movs	r2, #0
 8007a22:	f102 0108 	add.w	r1, r2, #8
 8007a26:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007a28:	46cc      	mov	ip, r9
 8007a2a:	460f      	mov	r7, r1
 8007a2c:	910c      	str	r1, [sp, #48]	@ 0x30
 8007a2e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a30:	eb0b 0e07 	add.w	lr, fp, r7
 8007a34:	9f04      	ldr	r7, [sp, #16]
 8007a36:	188e      	adds	r6, r1, r2
 8007a38:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8007a3a:	edd7 fa00 	vldr	s31, [r7]
 8007a3e:	9f06      	ldr	r7, [sp, #24]
 8007a40:	188d      	adds	r5, r1, r2
 8007a42:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8007a44:	445e      	add	r6, fp
 8007a46:	ed97 fa00 	vldr	s30, [r7]
 8007a4a:	445d      	add	r5, fp
 8007a4c:	9f05      	ldr	r7, [sp, #20]
 8007a4e:	188c      	adds	r4, r1, r2
 8007a50:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8007a52:	edd7 ea00 	vldr	s29, [r7]
 8007a56:	445c      	add	r4, fp
 8007a58:	9f07      	ldr	r7, [sp, #28]
 8007a5a:	1888      	adds	r0, r1, r2
 8007a5c:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8007a5e:	ed97 ea00 	vldr	s28, [r7]
 8007a62:	4458      	add	r0, fp
 8007a64:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8007a66:	4411      	add	r1, r2
 8007a68:	441a      	add	r2, r3
 8007a6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a6c:	edd7 da00 	vldr	s27, [r7]
 8007a70:	4459      	add	r1, fp
 8007a72:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8007a74:	445a      	add	r2, fp
 8007a76:	930d      	str	r3, [sp, #52]	@ 0x34
 8007a78:	ed97 da00 	vldr	s26, [r7]
 8007a7c:	9f08      	ldr	r7, [sp, #32]
 8007a7e:	edd7 ca00 	vldr	s25, [r7]
 8007a82:	9f04      	ldr	r7, [sp, #16]
 8007a84:	ed97 ca01 	vldr	s24, [r7, #4]
 8007a88:	9f06      	ldr	r7, [sp, #24]
 8007a8a:	edd7 ba01 	vldr	s23, [r7, #4]
 8007a8e:	9f05      	ldr	r7, [sp, #20]
 8007a90:	ed97 ba01 	vldr	s22, [r7, #4]
 8007a94:	9f07      	ldr	r7, [sp, #28]
 8007a96:	edd7 aa01 	vldr	s21, [r7, #4]
 8007a9a:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8007a9c:	ed97 aa01 	vldr	s20, [r7, #4]
 8007aa0:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8007aa2:	9b01      	ldr	r3, [sp, #4]
 8007aa4:	edd7 7a01 	vldr	s15, [r7, #4]
 8007aa8:	9f08      	ldr	r7, [sp, #32]
 8007aaa:	edcd 7a02 	vstr	s15, [sp, #8]
 8007aae:	edd7 7a01 	vldr	s15, [r7, #4]
 8007ab2:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 8007ab4:	edcd 7a03 	vstr	s15, [sp, #12]
 8007ab8:	e002      	b.n	8007ac0 <arm_radix8_butterfly_f32+0x32c>
 8007aba:	bf00      	nop
 8007abc:	3f3504f3 	.word	0x3f3504f3
 8007ac0:	ed90 2a00 	vldr	s4, [r0]
 8007ac4:	44c4      	add	ip, r8
 8007ac6:	ed96 7a00 	vldr	s14, [r6]
 8007aca:	ed94 8a00 	vldr	s16, [r4]
 8007ace:	45e2      	cmp	sl, ip
 8007ad0:	ed52 7a01 	vldr	s15, [r2, #-4]
 8007ad4:	ed95 5a00 	vldr	s10, [r5]
 8007ad8:	ed51 5a01 	vldr	s11, [r1, #-4]
 8007adc:	ee38 6a27 	vadd.f32	s12, s16, s15
 8007ae0:	ed9e 1a00 	vldr	s2, [lr]
 8007ae4:	ee78 2a67 	vsub.f32	s5, s16, s15
 8007ae8:	ed17 4a01 	vldr	s8, [r7, #-4]
 8007aec:	ee75 3a25 	vadd.f32	s7, s10, s11
 8007af0:	ee31 3a07 	vadd.f32	s6, s2, s14
 8007af4:	edde 4a01 	vldr	s9, [lr, #4]
 8007af8:	ee72 6a04 	vadd.f32	s13, s4, s8
 8007afc:	ee75 5a65 	vsub.f32	s11, s10, s11
 8007b00:	ee73 1a06 	vadd.f32	s3, s6, s12
 8007b04:	ee33 5aa6 	vadd.f32	s10, s7, s13
 8007b08:	ee32 4a44 	vsub.f32	s8, s4, s8
 8007b0c:	ee31 1a47 	vsub.f32	s2, s2, s14
 8007b10:	ee31 7a85 	vadd.f32	s14, s3, s10
 8007b14:	ee75 7a84 	vadd.f32	s15, s11, s8
 8007b18:	ee33 3a46 	vsub.f32	s6, s6, s12
 8007b1c:	ed8e 7a00 	vstr	s14, [lr]
 8007b20:	ee73 3ae6 	vsub.f32	s7, s7, s13
 8007b24:	ee67 7a89 	vmul.f32	s15, s15, s18
 8007b28:	ed90 2a01 	vldr	s4, [r0, #4]
 8007b2c:	ed95 7a01 	vldr	s14, [r5, #4]
 8007b30:	ee35 4ac4 	vsub.f32	s8, s11, s8
 8007b34:	ed91 6a00 	vldr	s12, [r1]
 8007b38:	ee31 5ac5 	vsub.f32	s10, s3, s10
 8007b3c:	edd7 8a00 	vldr	s17, [r7]
 8007b40:	ee32 8ae7 	vsub.f32	s16, s5, s15
 8007b44:	ee72 5aa7 	vadd.f32	s11, s5, s15
 8007b48:	edd2 0a00 	vldr	s1, [r2]
 8007b4c:	ee72 6a68 	vsub.f32	s13, s4, s17
 8007b50:	edd6 7a01 	vldr	s15, [r6, #4]
 8007b54:	ee77 2a46 	vsub.f32	s5, s14, s12
 8007b58:	ee37 0a06 	vadd.f32	s0, s14, s12
 8007b5c:	ed94 7a01 	vldr	s14, [r4, #4]
 8007b60:	ee32 6a28 	vadd.f32	s12, s4, s17
 8007b64:	ee72 9ae6 	vsub.f32	s19, s5, s13
 8007b68:	ee34 2aa7 	vadd.f32	s4, s9, s15
 8007b6c:	ee72 2aa6 	vadd.f32	s5, s5, s13
 8007b70:	ee77 6a20 	vadd.f32	s13, s14, s1
 8007b74:	ee74 4ae7 	vsub.f32	s9, s9, s15
 8007b78:	ee37 7a60 	vsub.f32	s14, s14, s1
 8007b7c:	ee24 4a09 	vmul.f32	s8, s8, s18
 8007b80:	ee70 0a06 	vadd.f32	s1, s0, s12
 8007b84:	ee69 7a89 	vmul.f32	s15, s19, s18
 8007b88:	ee62 2a89 	vmul.f32	s5, s5, s18
 8007b8c:	ee30 6a46 	vsub.f32	s12, s0, s12
 8007b90:	ee32 0a26 	vadd.f32	s0, s4, s13
 8007b94:	ee72 6a66 	vsub.f32	s13, s4, s13
 8007b98:	ee77 8a62 	vsub.f32	s17, s14, s5
 8007b9c:	ee34 2aa7 	vadd.f32	s4, s9, s15
 8007ba0:	ee74 7ae7 	vsub.f32	s15, s9, s15
 8007ba4:	ee77 4a22 	vadd.f32	s9, s14, s5
 8007ba8:	ee71 2a04 	vadd.f32	s5, s2, s8
 8007bac:	ee31 7a44 	vsub.f32	s14, s2, s8
 8007bb0:	ee30 1a60 	vsub.f32	s2, s0, s1
 8007bb4:	ee73 1a06 	vadd.f32	s3, s6, s12
 8007bb8:	ee33 6a46 	vsub.f32	s12, s6, s12
 8007bbc:	ee36 3ae3 	vsub.f32	s6, s13, s7
 8007bc0:	ee37 4ac8 	vsub.f32	s8, s15, s16
 8007bc4:	ee76 6aa3 	vadd.f32	s13, s13, s7
 8007bc8:	ee77 7a88 	vadd.f32	s15, s15, s16
 8007bcc:	ee72 3a65 	vsub.f32	s7, s4, s11
 8007bd0:	ee2a 8a81 	vmul.f32	s16, s21, s2
 8007bd4:	ee72 5a25 	vadd.f32	s11, s4, s11
 8007bd8:	ee2e 1a01 	vmul.f32	s2, s28, s2
 8007bdc:	ee32 2aa4 	vadd.f32	s4, s5, s9
 8007be0:	ee72 4ae4 	vsub.f32	s9, s5, s9
 8007be4:	ee77 2a28 	vadd.f32	s5, s14, s17
 8007be8:	ee37 7a68 	vsub.f32	s14, s14, s17
 8007bec:	ee6e 8a05 	vmul.f32	s17, s28, s10
 8007bf0:	ee2a 5a85 	vmul.f32	s10, s21, s10
 8007bf4:	ee6f 9a21 	vmul.f32	s19, s30, s3
 8007bf8:	ee70 0a20 	vadd.f32	s1, s0, s1
 8007bfc:	ee6b 1aa1 	vmul.f32	s3, s23, s3
 8007c00:	ee2b 0a83 	vmul.f32	s0, s23, s6
 8007c04:	ee2f 3a03 	vmul.f32	s6, s30, s6
 8007c08:	edce 0a01 	vstr	s1, [lr, #4]
 8007c0c:	ee38 8a88 	vadd.f32	s16, s17, s16
 8007c10:	449e      	add	lr, r3
 8007c12:	ee6c 8a23 	vmul.f32	s17, s24, s7
 8007c16:	ee31 5a45 	vsub.f32	s10, s2, s10
 8007c1a:	ee6f 3aa3 	vmul.f32	s7, s31, s7
 8007c1e:	ed86 8a00 	vstr	s16, [r6]
 8007c22:	ee39 0a80 	vadd.f32	s0, s19, s0
 8007c26:	ee33 3a61 	vsub.f32	s6, s6, s3
 8007c2a:	ed86 5a01 	vstr	s10, [r6, #4]
 8007c2e:	ee6f 0a82 	vmul.f32	s1, s31, s4
 8007c32:	edcd 3a01 	vstr	s7, [sp, #4]
 8007c36:	ed9d 5a03 	vldr	s10, [sp, #12]
 8007c3a:	ee2d 8a06 	vmul.f32	s16, s26, s12
 8007c3e:	eddd 3a02 	vldr	s7, [sp, #8]
 8007c42:	ee6c 9aa4 	vmul.f32	s19, s25, s9
 8007c46:	ed84 0a00 	vstr	s0, [r4]
 8007c4a:	ee65 4a24 	vmul.f32	s9, s10, s9
 8007c4e:	ed84 3a01 	vstr	s6, [r4, #4]
 8007c52:	ee23 1aa6 	vmul.f32	s2, s7, s13
 8007c56:	ee23 6a86 	vmul.f32	s12, s7, s12
 8007c5a:	eddd 3a01 	vldr	s7, [sp, #4]
 8007c5e:	ee25 5a25 	vmul.f32	s10, s10, s11
 8007c62:	441e      	add	r6, r3
 8007c64:	ee2d 0aa2 	vmul.f32	s0, s27, s5
 8007c68:	441c      	add	r4, r3
 8007c6a:	ee6a 1a04 	vmul.f32	s3, s20, s8
 8007c6e:	ee70 0aa8 	vadd.f32	s1, s1, s17
 8007c72:	ee2e 3a87 	vmul.f32	s6, s29, s14
 8007c76:	ee6b 8a27 	vmul.f32	s17, s22, s15
 8007c7a:	ee2c 2a02 	vmul.f32	s4, s24, s4
 8007c7e:	ee6d 6a26 	vmul.f32	s13, s26, s13
 8007c82:	ee6c 5aa5 	vmul.f32	s11, s25, s11
 8007c86:	ee6a 2a22 	vmul.f32	s5, s20, s5
 8007c8a:	ee2d 4a84 	vmul.f32	s8, s27, s8
 8007c8e:	ee2b 7a07 	vmul.f32	s14, s22, s14
 8007c92:	ee6e 7aa7 	vmul.f32	s15, s29, s15
 8007c96:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8007c9a:	ee38 8a01 	vadd.f32	s16, s16, s2
 8007c9e:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8007ca2:	ee39 5a85 	vadd.f32	s10, s19, s10
 8007ca6:	ee75 4ae4 	vsub.f32	s9, s11, s9
 8007caa:	ed02 8a01 	vstr	s16, [r2, #-4]
 8007cae:	ee30 0a21 	vadd.f32	s0, s0, s3
 8007cb2:	ed82 6a00 	vstr	s12, [r2]
 8007cb6:	ee74 2a62 	vsub.f32	s5, s8, s5
 8007cba:	edc5 0a00 	vstr	s1, [r5]
 8007cbe:	ee33 3a28 	vadd.f32	s6, s6, s17
 8007cc2:	edc5 3a01 	vstr	s7, [r5, #4]
 8007cc6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8007cca:	ed07 5a01 	vstr	s10, [r7, #-4]
 8007cce:	edc7 4a00 	vstr	s9, [r7]
 8007cd2:	441d      	add	r5, r3
 8007cd4:	ed01 0a01 	vstr	s0, [r1, #-4]
 8007cd8:	441a      	add	r2, r3
 8007cda:	edc1 2a00 	vstr	s5, [r1]
 8007cde:	441f      	add	r7, r3
 8007ce0:	ed80 3a00 	vstr	s6, [r0]
 8007ce4:	4419      	add	r1, r3
 8007ce6:	ed80 7a01 	vstr	s14, [r0, #4]
 8007cea:	4418      	add	r0, r3
 8007cec:	f63f aee8 	bhi.w	8007ac0 <arm_radix8_butterfly_f32+0x32c>
 8007cf0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007cf2:	f109 0901 	add.w	r9, r9, #1
 8007cf6:	9301      	str	r3, [sp, #4]
 8007cf8:	9b04      	ldr	r3, [sp, #16]
 8007cfa:	4413      	add	r3, r2
 8007cfc:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007cfe:	9304      	str	r3, [sp, #16]
 8007d00:	9b06      	ldr	r3, [sp, #24]
 8007d02:	4413      	add	r3, r2
 8007d04:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007d06:	9306      	str	r3, [sp, #24]
 8007d08:	9b05      	ldr	r3, [sp, #20]
 8007d0a:	4413      	add	r3, r2
 8007d0c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007d0e:	9305      	str	r3, [sp, #20]
 8007d10:	9b07      	ldr	r3, [sp, #28]
 8007d12:	4413      	add	r3, r2
 8007d14:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007d16:	9307      	str	r3, [sp, #28]
 8007d18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d1a:	4413      	add	r3, r2
 8007d1c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007d1e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d22:	4413      	add	r3, r2
 8007d24:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007d26:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d28:	9b08      	ldr	r3, [sp, #32]
 8007d2a:	4413      	add	r3, r2
 8007d2c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007d2e:	9308      	str	r3, [sp, #32]
 8007d30:	3208      	adds	r2, #8
 8007d32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d34:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007d36:	4599      	cmp	r9, r3
 8007d38:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007d3a:	f47f ae72 	bne.w	8007a22 <arm_radix8_butterfly_f32+0x28e>
 8007d3e:	f8bd e048 	ldrh.w	lr, [sp, #72]	@ 0x48
 8007d42:	46c8      	mov	r8, r9
 8007d44:	f8dd c074 	ldr.w	ip, [sp, #116]	@ 0x74
 8007d48:	e533      	b.n	80077b2 <arm_radix8_butterfly_f32+0x1e>
 8007d4a:	b01f      	add	sp, #124	@ 0x7c
 8007d4c:	ecbd 8b10 	vpop	{d8-d15}
 8007d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007d54 <memset>:
 8007d54:	4402      	add	r2, r0
 8007d56:	4603      	mov	r3, r0
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d100      	bne.n	8007d5e <memset+0xa>
 8007d5c:	4770      	bx	lr
 8007d5e:	f803 1b01 	strb.w	r1, [r3], #1
 8007d62:	e7f9      	b.n	8007d58 <memset+0x4>

08007d64 <__errno>:
 8007d64:	4b01      	ldr	r3, [pc, #4]	@ (8007d6c <__errno+0x8>)
 8007d66:	6818      	ldr	r0, [r3, #0]
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop
 8007d6c:	24000010 	.word	0x24000010

08007d70 <__libc_init_array>:
 8007d70:	b570      	push	{r4, r5, r6, lr}
 8007d72:	4d0d      	ldr	r5, [pc, #52]	@ (8007da8 <__libc_init_array+0x38>)
 8007d74:	4c0d      	ldr	r4, [pc, #52]	@ (8007dac <__libc_init_array+0x3c>)
 8007d76:	1b64      	subs	r4, r4, r5
 8007d78:	10a4      	asrs	r4, r4, #2
 8007d7a:	2600      	movs	r6, #0
 8007d7c:	42a6      	cmp	r6, r4
 8007d7e:	d109      	bne.n	8007d94 <__libc_init_array+0x24>
 8007d80:	4d0b      	ldr	r5, [pc, #44]	@ (8007db0 <__libc_init_array+0x40>)
 8007d82:	4c0c      	ldr	r4, [pc, #48]	@ (8007db4 <__libc_init_array+0x44>)
 8007d84:	f000 f9d2 	bl	800812c <_init>
 8007d88:	1b64      	subs	r4, r4, r5
 8007d8a:	10a4      	asrs	r4, r4, #2
 8007d8c:	2600      	movs	r6, #0
 8007d8e:	42a6      	cmp	r6, r4
 8007d90:	d105      	bne.n	8007d9e <__libc_init_array+0x2e>
 8007d92:	bd70      	pop	{r4, r5, r6, pc}
 8007d94:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d98:	4798      	blx	r3
 8007d9a:	3601      	adds	r6, #1
 8007d9c:	e7ee      	b.n	8007d7c <__libc_init_array+0xc>
 8007d9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007da2:	4798      	blx	r3
 8007da4:	3601      	adds	r6, #1
 8007da6:	e7f2      	b.n	8007d8e <__libc_init_array+0x1e>
 8007da8:	0807f6dc 	.word	0x0807f6dc
 8007dac:	0807f6dc 	.word	0x0807f6dc
 8007db0:	0807f6dc 	.word	0x0807f6dc
 8007db4:	0807f6e0 	.word	0x0807f6e0

08007db8 <tanhf>:
 8007db8:	b538      	push	{r3, r4, r5, lr}
 8007dba:	ee10 5a10 	vmov	r5, s0
 8007dbe:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8007dc2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8007dc6:	ed2d 8b02 	vpush	{d8}
 8007dca:	eef0 7a40 	vmov.f32	s15, s0
 8007dce:	d30f      	bcc.n	8007df0 <tanhf+0x38>
 8007dd0:	4b2a      	ldr	r3, [pc, #168]	@ (8007e7c <tanhf+0xc4>)
 8007dd2:	edd3 6a00 	vldr	s13, [r3]
 8007dd6:	ed93 7a00 	vldr	s14, [r3]
 8007dda:	ee86 0aa7 	vdiv.f32	s0, s13, s15
 8007dde:	2d00      	cmp	r5, #0
 8007de0:	bfac      	ite	ge
 8007de2:	ee30 0a07 	vaddge.f32	s0, s0, s14
 8007de6:	ee30 0a47 	vsublt.f32	s0, s0, s14
 8007dea:	ecbd 8b02 	vpop	{d8}
 8007dee:	bd38      	pop	{r3, r4, r5, pc}
 8007df0:	4a23      	ldr	r2, [pc, #140]	@ (8007e80 <tanhf+0xc8>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d839      	bhi.n	8007e6a <tanhf+0xb2>
 8007df6:	f1b3 5f10 	cmp.w	r3, #603979776	@ 0x24000000
 8007dfa:	d207      	bcs.n	8007e0c <tanhf+0x54>
 8007dfc:	4b1f      	ldr	r3, [pc, #124]	@ (8007e7c <tanhf+0xc4>)
 8007dfe:	ed93 0a00 	vldr	s0, [r3]
 8007e02:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007e06:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007e0a:	e7ee      	b.n	8007dea <tanhf+0x32>
 8007e0c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8007e10:	4c1c      	ldr	r4, [pc, #112]	@ (8007e84 <tanhf+0xcc>)
 8007e12:	d319      	bcc.n	8007e48 <tanhf+0x90>
 8007e14:	f000 f982 	bl	800811c <fabsf>
 8007e18:	edd4 7a00 	vldr	s15, [r4]
 8007e1c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007e20:	f000 f834 	bl	8007e8c <expm1f>
 8007e24:	4b15      	ldr	r3, [pc, #84]	@ (8007e7c <tanhf+0xc4>)
 8007e26:	edd3 7a00 	vldr	s15, [r3]
 8007e2a:	ed94 6a00 	vldr	s12, [r4]
 8007e2e:	ed94 7a00 	vldr	s14, [r4]
 8007e32:	ee37 7a00 	vadd.f32	s14, s14, s0
 8007e36:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8007e3a:	ee37 0ae6 	vsub.f32	s0, s15, s13
 8007e3e:	2d00      	cmp	r5, #0
 8007e40:	bfb8      	it	lt
 8007e42:	eeb1 0a40 	vneglt.f32	s0, s0
 8007e46:	e7d0      	b.n	8007dea <tanhf+0x32>
 8007e48:	ed94 8a00 	vldr	s16, [r4]
 8007e4c:	f000 f966 	bl	800811c <fabsf>
 8007e50:	ee28 0a40 	vnmul.f32	s0, s16, s0
 8007e54:	f000 f81a 	bl	8007e8c <expm1f>
 8007e58:	edd4 7a00 	vldr	s15, [r4]
 8007e5c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007e60:	eeb1 7a40 	vneg.f32	s14, s0
 8007e64:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8007e68:	e7e9      	b.n	8007e3e <tanhf+0x86>
 8007e6a:	4b04      	ldr	r3, [pc, #16]	@ (8007e7c <tanhf+0xc4>)
 8007e6c:	ed93 0a00 	vldr	s0, [r3]
 8007e70:	4b05      	ldr	r3, [pc, #20]	@ (8007e88 <tanhf+0xd0>)
 8007e72:	edd3 7a00 	vldr	s15, [r3]
 8007e76:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007e7a:	e7e0      	b.n	8007e3e <tanhf+0x86>
 8007e7c:	0807f6d8 	.word	0x0807f6d8
 8007e80:	41afffff 	.word	0x41afffff
 8007e84:	0807f6d4 	.word	0x0807f6d4
 8007e88:	0807f6d0 	.word	0x0807f6d0

08007e8c <expm1f>:
 8007e8c:	ee10 3a10 	vmov	r3, s0
 8007e90:	4a83      	ldr	r2, [pc, #524]	@ (80080a0 <expm1f+0x214>)
 8007e92:	f003 4000 	and.w	r0, r3, #2147483648	@ 0x80000000
 8007e96:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d91e      	bls.n	8007edc <expm1f+0x50>
 8007e9e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8007ea2:	d902      	bls.n	8007eaa <expm1f+0x1e>
 8007ea4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007ea8:	4770      	bx	lr
 8007eaa:	d105      	bne.n	8007eb8 <expm1f+0x2c>
 8007eac:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8007eb0:	2800      	cmp	r0, #0
 8007eb2:	fe00 0a27 	vseleq.f32	s0, s0, s15
 8007eb6:	4770      	bx	lr
 8007eb8:	b920      	cbnz	r0, 8007ec4 <expm1f+0x38>
 8007eba:	4a7a      	ldr	r2, [pc, #488]	@ (80080a4 <expm1f+0x218>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d963      	bls.n	8007f88 <expm1f+0xfc>
 8007ec0:	f000 b926 	b.w	8008110 <__math_oflowf>
 8007ec4:	eddf 7a78 	vldr	s15, [pc, #480]	@ 80080a8 <expm1f+0x21c>
 8007ec8:	ee70 7a27 	vadd.f32	s15, s0, s15
 8007ecc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ed4:	d551      	bpl.n	8007f7a <expm1f+0xee>
 8007ed6:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8007eda:	4770      	bx	lr
 8007edc:	4a73      	ldr	r2, [pc, #460]	@ (80080ac <expm1f+0x220>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d972      	bls.n	8007fc8 <expm1f+0x13c>
 8007ee2:	4a73      	ldr	r2, [pc, #460]	@ (80080b0 <expm1f+0x224>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d868      	bhi.n	8007fba <expm1f+0x12e>
 8007ee8:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 80080b4 <expm1f+0x228>
 8007eec:	2800      	cmp	r0, #0
 8007eee:	d13d      	bne.n	8007f6c <expm1f+0xe0>
 8007ef0:	ee30 7a47 	vsub.f32	s14, s0, s14
 8007ef4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80080b8 <expm1f+0x22c>
 8007ef8:	2301      	movs	r3, #1
 8007efa:	ee37 0a66 	vsub.f32	s0, s14, s13
 8007efe:	ee77 7a40 	vsub.f32	s15, s14, s0
 8007f02:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007f06:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8007f0a:	ee20 4a25 	vmul.f32	s8, s0, s11
 8007f0e:	ed9f 6a6b 	vldr	s12, [pc, #428]	@ 80080bc <expm1f+0x230>
 8007f12:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 80080c0 <expm1f+0x234>
 8007f16:	ed9f 5a6b 	vldr	s10, [pc, #428]	@ 80080c4 <expm1f+0x238>
 8007f1a:	ee20 7a04 	vmul.f32	s14, s0, s8
 8007f1e:	eef0 4a08 	vmov.f32	s9, #8	@ 0x40400000  3.0
 8007f22:	eee7 6a06 	vfma.f32	s13, s14, s12
 8007f26:	ed9f 6a68 	vldr	s12, [pc, #416]	@ 80080c8 <expm1f+0x23c>
 8007f2a:	eea6 6a87 	vfma.f32	s12, s13, s14
 8007f2e:	eddf 6a67 	vldr	s13, [pc, #412]	@ 80080cc <expm1f+0x240>
 8007f32:	eee6 6a07 	vfma.f32	s13, s12, s14
 8007f36:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8007f3a:	eea6 5a87 	vfma.f32	s10, s13, s14
 8007f3e:	eef0 6a46 	vmov.f32	s13, s12
 8007f42:	eee5 6a07 	vfma.f32	s13, s10, s14
 8007f46:	eee4 4a66 	vfms.f32	s9, s8, s13
 8007f4a:	eeb1 4a08 	vmov.f32	s8, #24	@ 0x40c00000  6.0
 8007f4e:	eea0 4a64 	vfms.f32	s8, s0, s9
 8007f52:	ee36 5ae4 	vsub.f32	s10, s13, s9
 8007f56:	eec5 6a04 	vdiv.f32	s13, s10, s8
 8007f5a:	ee66 6a87 	vmul.f32	s13, s13, s14
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d140      	bne.n	8007fe4 <expm1f+0x158>
 8007f62:	ee90 7a26 	vfnms.f32	s14, s0, s13
 8007f66:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007f6a:	4770      	bx	lr
 8007f6c:	ee30 7a07 	vadd.f32	s14, s0, s14
 8007f70:	eddf 6a57 	vldr	s13, [pc, #348]	@ 80080d0 <expm1f+0x244>
 8007f74:	f04f 33ff 	mov.w	r3, #4294967295
 8007f78:	e7bf      	b.n	8007efa <expm1f+0x6e>
 8007f7a:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 80080d4 <expm1f+0x248>
 8007f7e:	ee20 7a07 	vmul.f32	s14, s0, s14
 8007f82:	eefe 7a00 	vmov.f32	s15, #224	@ 0xbf000000 -0.5
 8007f86:	e005      	b.n	8007f94 <expm1f+0x108>
 8007f88:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80080d4 <expm1f+0x248>
 8007f8c:	ee20 7a07 	vmul.f32	s14, s0, s14
 8007f90:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007f94:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007f98:	eeb0 7a40 	vmov.f32	s14, s0
 8007f9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007fa0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007fa4:	ee17 3a90 	vmov	r3, s15
 8007fa8:	eddf 7a42 	vldr	s15, [pc, #264]	@ 80080b4 <expm1f+0x228>
 8007fac:	eea6 7ae7 	vfms.f32	s14, s13, s15
 8007fb0:	eddf 7a41 	vldr	s15, [pc, #260]	@ 80080b8 <expm1f+0x22c>
 8007fb4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8007fb8:	e79f      	b.n	8007efa <expm1f+0x6e>
 8007fba:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80080d4 <expm1f+0x248>
 8007fbe:	ee20 7a07 	vmul.f32	s14, s0, s14
 8007fc2:	2800      	cmp	r0, #0
 8007fc4:	d0e4      	beq.n	8007f90 <expm1f+0x104>
 8007fc6:	e7dc      	b.n	8007f82 <expm1f+0xf6>
 8007fc8:	f1b3 5f4c 	cmp.w	r3, #855638016	@ 0x33000000
 8007fcc:	d208      	bcs.n	8007fe0 <expm1f+0x154>
 8007fce:	eddf 7a42 	vldr	s15, [pc, #264]	@ 80080d8 <expm1f+0x24c>
 8007fd2:	ee70 7a27 	vadd.f32	s15, s0, s15
 8007fd6:	ee77 7ae7 	vsub.f32	s15, s15, s15
 8007fda:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007fde:	4770      	bx	lr
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	e790      	b.n	8007f06 <expm1f+0x7a>
 8007fe4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8007fe8:	1c5a      	adds	r2, r3, #1
 8007fea:	eed6 7a80 	vfnms.f32	s15, s13, s0
 8007fee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007ff2:	d106      	bne.n	8008002 <expm1f+0x176>
 8007ff4:	ee70 7a67 	vsub.f32	s15, s0, s15
 8007ff8:	eebe 0a00 	vmov.f32	s0, #224	@ 0xbf000000 -0.5
 8007ffc:	eea7 0aa5 	vfma.f32	s0, s15, s11
 8008000:	4770      	bx	lr
 8008002:	2b01      	cmp	r3, #1
 8008004:	d118      	bne.n	8008038 <expm1f+0x1ac>
 8008006:	eebd 7a00 	vmov.f32	s14, #208	@ 0xbe800000 -0.250
 800800a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800800e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008012:	bf5b      	ittet	pl
 8008014:	ee70 7a67 	vsubpl.f32	s15, s0, s15
 8008018:	eeb0 7a00 	vmovpl.f32	s14, #0	@ 0x40000000  2.0
 800801c:	ee70 5a25 	vaddmi.f32	s11, s0, s11
 8008020:	eea7 6a87 	vfmapl.f32	s12, s15, s14
 8008024:	bf43      	ittte	mi
 8008026:	ee77 7ae5 	vsubmi.f32	s15, s15, s11
 800802a:	eeb8 0a00 	vmovmi.f32	s0, #128	@ 0xc0000000 -2.0
 800802e:	ee27 0a80 	vmulmi.f32	s0, s15, s0
 8008032:	eeb0 0a46 	vmovpl.f32	s0, s12
 8008036:	4770      	bx	lr
 8008038:	1c5a      	adds	r2, r3, #1
 800803a:	2a39      	cmp	r2, #57	@ 0x39
 800803c:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 8008040:	d90b      	bls.n	800805a <expm1f+0x1ce>
 8008042:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008046:	ee76 7a67 	vsub.f32	s15, s12, s15
 800804a:	ee17 3a90 	vmov	r3, s15
 800804e:	4419      	add	r1, r3
 8008050:	ee07 1a90 	vmov	s15, r1
 8008054:	ee37 0ac6 	vsub.f32	s0, s15, s12
 8008058:	4770      	bx	lr
 800805a:	2b16      	cmp	r3, #22
 800805c:	dc11      	bgt.n	8008082 <expm1f+0x1f6>
 800805e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008062:	fa42 f303 	asr.w	r3, r2, r3
 8008066:	f1c3 537e 	rsb	r3, r3, #1065353216	@ 0x3f800000
 800806a:	ee07 3a10 	vmov	s14, r3
 800806e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008072:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008076:	ee17 3a90 	vmov	r3, s15
 800807a:	440b      	add	r3, r1
 800807c:	ee00 3a10 	vmov	s0, r3
 8008080:	4770      	bx	lr
 8008082:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8008086:	05db      	lsls	r3, r3, #23
 8008088:	ee07 3a10 	vmov	s14, r3
 800808c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008090:	ee70 7a67 	vsub.f32	s15, s0, s15
 8008094:	ee77 7a86 	vadd.f32	s15, s15, s12
 8008098:	ee17 3a90 	vmov	r3, s15
 800809c:	e7ed      	b.n	800807a <expm1f+0x1ee>
 800809e:	bf00      	nop
 80080a0:	4195b843 	.word	0x4195b843
 80080a4:	42b17217 	.word	0x42b17217
 80080a8:	0da24260 	.word	0x0da24260
 80080ac:	3eb17218 	.word	0x3eb17218
 80080b0:	3f851591 	.word	0x3f851591
 80080b4:	3f317180 	.word	0x3f317180
 80080b8:	3717f7d1 	.word	0x3717f7d1
 80080bc:	b457edbb 	.word	0xb457edbb
 80080c0:	36867e54 	.word	0x36867e54
 80080c4:	bd088889 	.word	0xbd088889
 80080c8:	b8a670cd 	.word	0xb8a670cd
 80080cc:	3ad00d01 	.word	0x3ad00d01
 80080d0:	b717f7d1 	.word	0xb717f7d1
 80080d4:	3fb8aa3b 	.word	0x3fb8aa3b
 80080d8:	7149f2ca 	.word	0x7149f2ca

080080dc <with_errnof>:
 80080dc:	b510      	push	{r4, lr}
 80080de:	ed2d 8b02 	vpush	{d8}
 80080e2:	eeb0 8a40 	vmov.f32	s16, s0
 80080e6:	4604      	mov	r4, r0
 80080e8:	f7ff fe3c 	bl	8007d64 <__errno>
 80080ec:	eeb0 0a48 	vmov.f32	s0, s16
 80080f0:	ecbd 8b02 	vpop	{d8}
 80080f4:	6004      	str	r4, [r0, #0]
 80080f6:	bd10      	pop	{r4, pc}

080080f8 <xflowf>:
 80080f8:	b130      	cbz	r0, 8008108 <xflowf+0x10>
 80080fa:	eef1 7a40 	vneg.f32	s15, s0
 80080fe:	ee27 0a80 	vmul.f32	s0, s15, s0
 8008102:	2022      	movs	r0, #34	@ 0x22
 8008104:	f7ff bfea 	b.w	80080dc <with_errnof>
 8008108:	eef0 7a40 	vmov.f32	s15, s0
 800810c:	e7f7      	b.n	80080fe <xflowf+0x6>
	...

08008110 <__math_oflowf>:
 8008110:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008118 <__math_oflowf+0x8>
 8008114:	f7ff bff0 	b.w	80080f8 <xflowf>
 8008118:	70000000 	.word	0x70000000

0800811c <fabsf>:
 800811c:	ee10 3a10 	vmov	r3, s0
 8008120:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008124:	ee00 3a10 	vmov	s0, r3
 8008128:	4770      	bx	lr
	...

0800812c <_init>:
 800812c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800812e:	bf00      	nop
 8008130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008132:	bc08      	pop	{r3}
 8008134:	469e      	mov	lr, r3
 8008136:	4770      	bx	lr

08008138 <_fini>:
 8008138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800813a:	bf00      	nop
 800813c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800813e:	bc08      	pop	{r3}
 8008140:	469e      	mov	lr, r3
 8008142:	4770      	bx	lr
