Analysis & Elaboration report for Unicycle
Wed Oct 16 05:30:53 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |datapath_unit
  5. Parameter Settings for User Entity Instance: mux2:mux_pc4_pcj
  6. Parameter Settings for User Entity Instance: instruction_memory:instruction_memory_inst
  7. Parameter Settings for User Entity Instance: mux2:mux_1_rs2
  8. Parameter Settings for User Entity Instance: register_file:register_file_inst
  9. Parameter Settings for User Entity Instance: imm_gen:imm_gen_inst
 10. Parameter Settings for User Entity Instance: compare:compare_inst
 11. Parameter Settings for User Entity Instance: mux2:mux_drs2_imm
 12. Parameter Settings for User Entity Instance: alu:alu_inst
 13. Parameter Settings for User Entity Instance: data_memory:data_memory_inst
 14. Parameter Settings for User Entity Instance: mux4:mux_alu_mem
 15. Analysis & Elaboration Settings
 16. Port Connectivity Checks: "mux4:mux_alu_mem"
 17. Port Connectivity Checks: "data_memory:data_memory_inst"
 18. Port Connectivity Checks: "mux2:mux_1_rs2"
 19. Port Connectivity Checks: "mux2:mux_pc4_pcj"
 20. Analysis & Elaboration Messages
 21. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Oct 16 05:30:53 2024       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; Unicycle                                    ;
; Top-level Entity Name         ; datapath_unit                               ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |datapath_unit ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 20    ; Signed Integer                                       ;
; ADDRESS_WIDTH  ; 8     ; Signed Integer                                       ;
; REG_NUMBER     ; 5     ; Signed Integer                                       ;
; MEM_SIZE       ; 256   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:mux_pc4_pcj ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 20    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_memory:instruction_memory_inst ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 20    ; Signed Integer                                                 ;
; ADDRESS_WIDTH  ; 8     ; Signed Integer                                                 ;
; MEM_SIZE       ; 256   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:mux_1_rs2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; WIDTH          ; 20    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_file:register_file_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 20    ; Signed Integer                                       ;
; REG_NUMBER     ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imm_gen:imm_gen_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DATA_WIDTH     ; 20    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: compare:compare_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DATA_WIDTH     ; 20    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:mux_drs2_imm ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 20    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:alu_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; N              ; 20    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:data_memory_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
; ADDRESS_WIDTH  ; 32    ; Signed Integer                                   ;
; MEM_SIZE       ; 1024  ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:mux_alu_mem ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 20    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; datapath_unit      ; Unicycle           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------+
; Port Connectivity Checks: "mux4:mux_alu_mem" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; d    ; Input ; Info     ; Stuck at GND       ;
+------+-------+----------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_memory:data_memory_inst"                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; address    ; Input  ; Warning  ; Input port expression (20 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "address[31..20]" will be connected to GND.    ;
; write_data ; Input  ; Warning  ; Input port expression (20 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "write_data[31..20]" will be connected to GND. ;
; read_data  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (20 bits) it drives; bit(s) "read_data[31..20]" have no fanouts                       ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux2:mux_1_rs2"                                                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a        ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (20 bits) it drives.  Extra input bit(s) "a[19..5]" will be connected to GND.                                         ;
; b        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b[19..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; y        ; Output ; Warning  ; Output or bidir port (20 bits) is wider than the port expression (5 bits) it drives; bit(s) "y[19..5]" have no fanouts                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux2:mux_pc4_pcj"                                                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (20 bits) it drives.  Extra input bit(s) "a[19..8]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (20 bits) it drives.  Extra input bit(s) "b[19..8]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (20 bits) is wider than the port expression (8 bits) it drives; bit(s) "y[19..8]" have no fanouts                      ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Oct 16 05:30:36 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Unicycle -c Unicycle --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: instruction_memory File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory_tb.sv
    Info (12023): Found entity 1: instruction_memory_tb File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/register_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file_tb.sv
    Info (12023): Found entity 1: register_file_tb File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/register_file_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen.sv
    Info (12023): Found entity 1: imm_gen File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/imm_gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen_tb.sv
    Info (12023): Found entity 1: imm_gen_tb File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/imm_gen_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: data_memory File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_tb.sv
    Info (12023): Found entity 1: data_memory_tb File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.sv
    Info (12023): Found entity 1: alu_control File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/alu_control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/alu_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.sv
    Info (12023): Found entity 1: comparator File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/comparator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator_tb.sv
    Info (12023): Found entity 1: comparator_tb File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/comparator_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_unit.sv
    Info (12023): Found entity 1: datapath_unit File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compare.sv
    Info (12023): Found entity 1: compare File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/compare.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4 File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/mux4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_unit_tb.sv
    Info (12023): Found entity 1: datapath_unit_tb File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit_tb.sv Line: 1
Info (12127): Elaborating entity "datapath_unit" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at datapath_unit.sv(42): truncated value with size 32 to match size of target (8) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 42
Warning (10230): Verilog HDL assignment warning at datapath_unit.sv(142): truncated value with size 20 to match size of target (8) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 142
Warning (10034): Output port "CMP" at datapath_unit.sv(15) has no driver File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 15
Warning (10034): Output port "BLT" at datapath_unit.sv(15) has no driver File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 15
Warning (10034): Output port "BGE" at datapath_unit.sv(15) has no driver File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 15
Warning (10034): Output port "JMP" at datapath_unit.sv(15) has no driver File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 15
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:mux_pc4_pcj" File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 50
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:instruction_memory_inst" File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 70
Warning (10850): Verilog HDL warning at instruction_memory.sv(16): number of words (6) in memory file does not match the number of elements in the address range [0:255] File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv Line: 16
Warning (10030): Net "instruction_memory.data_a" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv Line: 12
Warning (10030): Net "instruction_memory.waddr_a" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv Line: 12
Warning (10030): Net "instruction_memory.we_a" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv Line: 12
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_unit_inst" File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 93
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(84): incomplete case statement has no default case item File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/control_unit.sv Line: 84
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:register_file_inst" File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 123
Info (12128): Elaborating entity "imm_gen" for hierarchy "imm_gen:imm_gen_inst" File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 129
Info (12128): Elaborating entity "compare" for hierarchy "compare:compare_inst" File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 137
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:alu_control_inst" File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 159
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_inst" File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 170
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:data_memory_inst" File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 188
Warning (10850): Verilog HDL warning at data_memory.sv(21): number of words (6) in memory file does not match the number of elements in the address range [0:1023] File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 21
Warning (10855): Verilog HDL warning at data_memory.sv(20): initial value for variable memory should be constant File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 20
Warning (10027): Verilog HDL or VHDL warning at the data_memory.sv(60): index expression is not wide enough to address all of the elements in the array File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 60
Warning (10240): Verilog HDL Always Construct warning at data_memory.sv(49): inferring latch(es) for variable "read_data", which holds its previous value in one or more paths through the always construct File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[0]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[1]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[2]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[3]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[4]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[5]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[6]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[7]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[8]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[9]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[10]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[11]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[12]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[13]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[14]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[15]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[16]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[17]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[18]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[19]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[20]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[21]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[22]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[23]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[24]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[25]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[26]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[27]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[28]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[29]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[30]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (10041): Inferred latch for "read_data[31]" at data_memory.sv(49) File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv Line: 49
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:mux_alu_mem" File: C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv Line: 199
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/output_files/Unicycle.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4896 megabytes
    Info: Processing ended: Wed Oct 16 05:30:53 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:15


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/emari/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/output_files/Unicycle.map.smsg.


