41 41 41
Available num physical pages: 35184372088576
WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 200000000
Simulation Instructions: 200000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3084667 heartbeat IPC: 3.24185 cumulative IPC: 3.24185 (Simulation time: 0 hr 0 min 40 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5587511 heartbeat IPC: 3.99546 cumulative IPC: 3.57942 (Simulation time: 0 hr 1 min 15 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8089639 heartbeat IPC: 3.9966 cumulative IPC: 3.70845 (Simulation time: 0 hr 1 min 50 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 10591768 heartbeat IPC: 3.9966 cumulative IPC: 3.77652 (Simulation time: 0 hr 2 min 25 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 13092477 heartbeat IPC: 3.99887 cumulative IPC: 3.81899 (Simulation time: 0 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 15593894 heartbeat IPC: 3.99774 cumulative IPC: 3.84766 (Simulation time: 0 hr 3 min 36 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 18094605 heartbeat IPC: 3.99887 cumulative IPC: 3.86856 (Simulation time: 0 hr 4 min 10 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 20595313 heartbeat IPC: 3.99887 cumulative IPC: 3.88438 (Simulation time: 0 hr 4 min 46 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 23096020 heartbeat IPC: 3.99887 cumulative IPC: 3.89678 (Simulation time: 0 hr 5 min 23 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 25596729 heartbeat IPC: 3.99887 cumulative IPC: 3.90675 (Simulation time: 0 hr 5 min 58 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 28097435 heartbeat IPC: 3.99887 cumulative IPC: 3.91495 (Simulation time: 0 hr 6 min 36 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 30598142 heartbeat IPC: 3.99887 cumulative IPC: 3.92181 (Simulation time: 0 hr 7 min 10 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 33098851 heartbeat IPC: 3.99887 cumulative IPC: 3.92763 (Simulation time: 0 hr 7 min 48 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 35681470 heartbeat IPC: 3.87204 cumulative IPC: 3.92361 (Simulation time: 0 hr 8 min 19 sec) 
Heartbeat CPU 0 instructions: 150000001 cycles: 38338063 heartbeat IPC: 3.76422 cumulative IPC: 3.91257 (Simulation time: 0 hr 8 min 51 sec) 
Heartbeat CPU 0 instructions: 160000001 cycles: 40997013 heartbeat IPC: 3.76089 cumulative IPC: 3.90273 (Simulation time: 0 hr 9 min 26 sec) 
Heartbeat CPU 0 instructions: 170000003 cycles: 43659655 heartbeat IPC: 3.75567 cumulative IPC: 3.89376 (Simulation time: 0 hr 9 min 57 sec) 
Heartbeat CPU 0 instructions: 180000004 cycles: 46323920 heartbeat IPC: 3.75339 cumulative IPC: 3.88569 (Simulation time: 0 hr 10 min 26 sec) 
Heartbeat CPU 0 instructions: 190000001 cycles: 48989541 heartbeat IPC: 3.75147 cumulative IPC: 3.87838 (Simulation time: 0 hr 10 min 54 sec) 
Heartbeat CPU 0 instructions: 200000004 cycles: 51655896 heartbeat IPC: 3.75044 cumulative IPC: 3.87178 (Simulation time: 0 hr 11 min 21 sec) 
Max paddr 105M
Warmup finished CPU 0 instructions: 200000004 cycles: 51655897 cumulative IPC: 3.87178 (Simulation time: 0 hr 11 min 21 sec) 

Warmup complete CPU 0 instructions: 200000004 cycles: 51655897 (Simulation time: 0 hr 11 min 21 sec) 

Heartbeat CPU 0 instructions: 210000003 cycles: 71814596 heartbeat IPC: 0.496064 cumulative IPC: 0.496064 (Simulation time: 0 hr 13 min 26 sec) 
Heartbeat CPU 0 instructions: 220000001 cycles: 92540728 heartbeat IPC: 0.482483 cumulative IPC: 0.489179 (Simulation time: 0 hr 15 min 23 sec) 
Heartbeat CPU 0 instructions: 230000001 cycles: 113726247 heartbeat IPC: 0.472021 cumulative IPC: 0.483323 (Simulation time: 0 hr 17 min 30 sec) 
Heartbeat CPU 0 instructions: 240000001 cycles: 134968176 heartbeat IPC: 0.470768 cumulative IPC: 0.480122 (Simulation time: 0 hr 19 min 21 sec) 
Heartbeat CPU 0 instructions: 250000004 cycles: 156406359 heartbeat IPC: 0.466458 cumulative IPC: 0.477325 (Simulation time: 0 hr 21 min 27 sec) 
Heartbeat CPU 0 instructions: 260000004 cycles: 178416167 heartbeat IPC: 0.454343 cumulative IPC: 0.473335 (Simulation time: 0 hr 23 min 35 sec) 
Heartbeat CPU 0 instructions: 270000001 cycles: 200554250 heartbeat IPC: 0.451711 cumulative IPC: 0.47012 (Simulation time: 0 hr 25 min 42 sec) 
Heartbeat CPU 0 instructions: 280000000 cycles: 222612025 heartbeat IPC: 0.453355 cumulative IPC: 0.467957 (Simulation time: 0 hr 27 min 50 sec) 
Heartbeat CPU 0 instructions: 290000000 cycles: 245394948 heartbeat IPC: 0.438926 cumulative IPC: 0.464543 (Simulation time: 0 hr 30 min 0 sec) 
Heartbeat CPU 0 instructions: 300000001 cycles: 269065991 heartbeat IPC: 0.422458 cumulative IPC: 0.459961 (Simulation time: 0 hr 32 min 23 sec) 
Heartbeat CPU 0 instructions: 310000004 cycles: 293176480 heartbeat IPC: 0.414758 cumulative IPC: 0.455448 (Simulation time: 0 hr 34 min 27 sec) 
Heartbeat CPU 0 instructions: 320000000 cycles: 317544005 heartbeat IPC: 0.410383 cumulative IPC: 0.451318 (Simulation time: 0 hr 36 min 35 sec) 
Heartbeat CPU 0 instructions: 330000001 cycles: 343257325 heartbeat IPC: 0.388904 cumulative IPC: 0.445814 (Simulation time: 0 hr 38 min 46 sec) 
Heartbeat CPU 0 instructions: 340000001 cycles: 370249528 heartbeat IPC: 0.370478 cumulative IPC: 0.439432 (Simulation time: 0 hr 41 min 2 sec) 
Heartbeat CPU 0 instructions: 350000002 cycles: 398244159 heartbeat IPC: 0.357212 cumulative IPC: 0.432791 (Simulation time: 0 hr 43 min 21 sec) 
Heartbeat CPU 0 instructions: 360000002 cycles: 427954389 heartbeat IPC: 0.336585 cumulative IPC: 0.425195 (Simulation time: 0 hr 45 min 19 sec) 
Heartbeat CPU 0 instructions: 370000000 cycles: 459368032 heartbeat IPC: 0.318333 cumulative IPC: 0.416961 (Simulation time: 0 hr 47 min 5 sec) 
Heartbeat CPU 0 instructions: 380000003 cycles: 493474483 heartbeat IPC: 0.2932 cumulative IPC: 0.407408 (Simulation time: 0 hr 48 min 47 sec) 
Heartbeat CPU 0 instructions: 390000002 cycles: 530795964 heartbeat IPC: 0.267943 cumulative IPC: 0.396544 (Simulation time: 0 hr 50 min 31 sec) 
Heartbeat CPU 0 instructions: 400000003 cycles: 573921921 heartbeat IPC: 0.231879 cumulative IPC: 0.382947 (Simulation time: 0 hr 52 min 25 sec) 
Max paddr 193M
Simulation finished CPU 0 instructions: 200000000 cycles: 522266031 cumulative IPC: 0.382947 (Simulation time: 0 hr 52 min 25 sec) 

Simulation complete CPU 0 instructions: 200000000 cycles: 522266031 (Simulation time: 0 hr 52 min 25 sec) 


ChampSim completed all CPUs

[
  {
    "name": "Simulation",
    "traces": [
      "../traces/bc-5.trace.gz"
    ],
    "roi": {
      "cores": [
        {
          "instructions": 200000000,
          "cycles": 522266031,
          "Avg ROB occupancy at mispredict": 133.376, 
          "mispredict": {
            "BRANCH_DIRECT_JUMP": 0,
            "BRANCH_INDIRECT": 0,
            "BRANCH_CONDITIONAL": 810366,
            "BRANCH_DIRECT_CALL": 0,
            "BRANCH_INDIRECT_CALL": 0,
            "BRANCH_RETURN": 0
          }
        }
      ],
      "cpu0_L1I": {
        "LOAD": {
          "hit":0,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 0,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_ITLB": {
        "LOAD": {
          "hit":0,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 0,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_DTLB": {
        "LOAD": {
          "hit":21164328,
          "miss":18107239
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 94,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 0.706831,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 39271567,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_STLB": {
        "LOAD": {
          "hit":14341019,
          "miss":731706
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 7.29687,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 15072724,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_L1D": {
        "LOAD": {
          "hit":6818284,
          "miss":31374623
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":1031429,
          "miss":52382
        },
        "TRANSLATION": {
          "hit":67448,
          "miss":688910
        },
        "mshr full": 15382118,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 6.54691,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 38439825,
          "RQ_MERGED": 223792,
          "RQ_FULL": 23126,
          "WQ_ACCESS": 1091868,
          "WQ_MERGED": 0,
          "WQ_FULL": 8057
        }
      },
      "cpu0_L2C": {
        "LOAD": {
          "hit":5176246,
          "miss":13209804
        },
        "RFO": {
          "hit":16954,
          "miss":14211
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":564258,
          "miss":0
        },
        "TRANSLATION": {
          "hit":255837,
          "miss":433073
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 14.6075,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 19106126,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 564268,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "LLC": {
        "LOAD": {
          "hit": [6422660],
          "miss": [6787142]
        },
        "RFO": {
          "hit": [137],
          "miss": [14074]
        },
        "PREFETCH": {
          "hit": [0],
          "miss": [0]
        },
        "WRITE": {
          "hit": [535982],
          "miss": [0]
        },
        "TRANSLATION": {
          "hit": [170993],
          "miss": [262080]
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 25.9585,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 13657088,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 535991,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "DRAM": [
        {
          "RQ ROW_BUFFER_HIT": 507082,
          "RQ ROW_BUFFER_MISS": 6555233,
          "PQ FULL": 0,
          "WQ ROW_BUFFER_HIT": 8684,
          "WQ ROW_BUFFER_MISS": 489690,
          "WQ FULL": 0,
          "AVG DBUS CONGESTED CYCLE": 3.94396
        }
      ]

    },
    "sim": {
      "cores": [
        {
          "instructions": 200000000,
          "cycles": 522266031,
          "Avg ROB occupancy at mispredict": 133.376, 
          "mispredict": {
            "BRANCH_DIRECT_JUMP": 0,
            "BRANCH_INDIRECT": 0,
            "BRANCH_CONDITIONAL": 810366,
            "BRANCH_DIRECT_CALL": 0,
            "BRANCH_INDIRECT_CALL": 0,
            "BRANCH_RETURN": 0
          }
        }
      ],
      "cpu0_L1I": {
        "LOAD": {
          "hit":0,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 0,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_ITLB": {
        "LOAD": {
          "hit":0,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 0,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_DTLB": {
        "LOAD": {
          "hit":21164328,
          "miss":18107239
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 94,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 0.706831,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 39271567,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_STLB": {
        "LOAD": {
          "hit":14341019,
          "miss":731706
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 7.29687,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 15072724,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_L1D": {
        "LOAD": {
          "hit":6818284,
          "miss":31374623
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":1031429,
          "miss":52382
        },
        "TRANSLATION": {
          "hit":67448,
          "miss":688910
        },
        "mshr full": 15382118,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 6.54691,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 38439825,
          "RQ_MERGED": 223792,
          "RQ_FULL": 23126,
          "WQ_ACCESS": 1091868,
          "WQ_MERGED": 0,
          "WQ_FULL": 8057
        }
      },
      "cpu0_L2C": {
        "LOAD": {
          "hit":5176246,
          "miss":13209804
        },
        "RFO": {
          "hit":16954,
          "miss":14211
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":564258,
          "miss":0
        },
        "TRANSLATION": {
          "hit":255837,
          "miss":433073
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 14.6075,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 19106126,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 564268,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "LLC": {
        "LOAD": {
          "hit": [6422660],
          "miss": [6787142]
        },
        "RFO": {
          "hit": [137],
          "miss": [14074]
        },
        "PREFETCH": {
          "hit": [0],
          "miss": [0]
        },
        "WRITE": {
          "hit": [535982],
          "miss": [0]
        },
        "TRANSLATION": {
          "hit": [170993],
          "miss": [262080]
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 25.9585,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 13657088,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 535991,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "DRAM": [
        {
          "RQ ROW_BUFFER_HIT": 507082,
          "RQ ROW_BUFFER_MISS": 6555233,
          "PQ FULL": 0,
          "WQ ROW_BUFFER_HIT": 8684,
          "WQ ROW_BUFFER_MISS": 489690,
          "WQ FULL": 0,
          "AVG DBUS CONGESTED CYCLE": 3.94396
        }
      ]

    }
  }
]
cpu0_ITLB
cpu0_DTLB
cpu0_STLB
cpu0_L1D
cpu0_L2C
Num Con Filled: 0
Num Con Useful: 0 Useless:0 Accuracy: -nan
LLC

gzip: stdout: Broken pipe
