// Seed: 2111880956
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  integer id_18 (
      id_13,
      1'd0 * id_14
  );
  assign module_1.id_9 = 0;
  wire id_19, id_20;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire  id_8;
  uwire id_9 = 1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9,
      id_6,
      id_9,
      id_8,
      id_2
  );
endmodule
