ARM GAS  /tmp/ccNmDy5j.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32g0xx_ll_lpuart.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.LL_LPUART_DeInit,"ax",%progbits
  16              		.align	1
  17              		.global	LL_LPUART_DeInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	LL_LPUART_DeInit:
  25              	.LVL0:
  26              	.LFB488:
  27              		.file 1 "Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c"
   1:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @file    stm32g0xx_ll_lpuart.c
   4:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @brief   LPUART LL module driver.
   6:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   ******************************************************************************
   7:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @attention
   8:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   *
   9:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
  10:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   *
  12:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   *
  17:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   ******************************************************************************
  18:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   */
  19:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #if defined(USE_FULL_LL_DRIVER)
  20:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  21:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /* Includes ------------------------------------------------------------------*/
  22:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #include "stm32g0xx_ll_lpuart.h"
  23:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #include "stm32g0xx_ll_rcc.h"
  24:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #include "stm32g0xx_ll_bus.h"
  25:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #ifdef USE_FULL_ASSERT
  26:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #include "stm32_assert.h"
  27:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #else
  28:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #define assert_param(expr) ((void)0U)
  29:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #endif /* USE_FULL_ASSERT */
  30:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  31:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /** @addtogroup STM32G0xx_LL_Driver
ARM GAS  /tmp/ccNmDy5j.s 			page 2


  32:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @{
  33:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   */
  34:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  35:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #if defined (LPUART1)
  36:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  37:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /** @addtogroup LPUART_LL
  38:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @{
  39:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   */
  40:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  41:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /** @addtogroup LPUART_LL_Private_Constants
  45:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @{
  46:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   */
  47:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  48:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /**
  49:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @}
  50:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   */
  51:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  52:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  53:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /* Private macros ------------------------------------------------------------*/
  54:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /** @addtogroup LPUART_LL_Private_Macros
  55:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @{
  56:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   */
  57:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  58:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /* Check of parameters for configuration of LPUART registers                  */
  59:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  60:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #define IS_LL_LPUART_PRESCALER(__VALUE__)  (((__VALUE__) == LL_LPUART_PRESCALER_DIV1) \
  61:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                             || ((__VALUE__) == LL_LPUART_PRESCALER_DIV2) \
  62:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                             || ((__VALUE__) == LL_LPUART_PRESCALER_DIV4) \
  63:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                             || ((__VALUE__) == LL_LPUART_PRESCALER_DIV6) \
  64:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                             || ((__VALUE__) == LL_LPUART_PRESCALER_DIV8) \
  65:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                             || ((__VALUE__) == LL_LPUART_PRESCALER_DIV10) \
  66:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                             || ((__VALUE__) == LL_LPUART_PRESCALER_DIV12) \
  67:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                             || ((__VALUE__) == LL_LPUART_PRESCALER_DIV16) \
  68:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                             || ((__VALUE__) == LL_LPUART_PRESCALER_DIV32) \
  69:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                             || ((__VALUE__) == LL_LPUART_PRESCALER_DIV64) \
  70:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                             || ((__VALUE__) == LL_LPUART_PRESCALER_DIV128) \
  71:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                             || ((__VALUE__) == LL_LPUART_PRESCALER_DIV256))
  72:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  73:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /* __BAUDRATE__ Depending on constraints applicable for LPUART BRR register   */
  74:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /*              value :                                                       */
  75:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /*                - fck must be in the range [3 x baudrate, 4096 x baudrate]  */
  76:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /*                - LPUART_BRR register value should be >= 0x300              */
  77:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /*                - LPUART_BRR register value should be <= 0xFFFFF (20 bits)  */
  78:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /*              Baudrate specified by the user should belong to [8, 21300000].*/
  79:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #define IS_LL_LPUART_BAUDRATE(__BAUDRATE__) (((__BAUDRATE__) <= 21300000U) && ((__BAUDRATE__) >= 8U
  80:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  81:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /* __VALUE__ BRR content must be greater than or equal to 0x300. */
  82:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #define IS_LL_LPUART_BRR_MIN(__VALUE__)   ((__VALUE__) >= 0x300U)
  83:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  84:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /* __VALUE__ BRR content must be lower than or equal to 0xFFFFF. */
  85:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #define IS_LL_LPUART_BRR_MAX(__VALUE__)   ((__VALUE__) <= 0x000FFFFFU)
  86:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  87:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #define IS_LL_LPUART_DIRECTION(__VALUE__) (((__VALUE__) == LL_LPUART_DIRECTION_NONE) \
  88:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                            || ((__VALUE__) == LL_LPUART_DIRECTION_RX) \
ARM GAS  /tmp/ccNmDy5j.s 			page 3


  89:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                            || ((__VALUE__) == LL_LPUART_DIRECTION_TX) \
  90:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                            || ((__VALUE__) == LL_LPUART_DIRECTION_TX_RX))
  91:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  92:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #define IS_LL_LPUART_PARITY(__VALUE__) (((__VALUE__) == LL_LPUART_PARITY_NONE) \
  93:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                         || ((__VALUE__) == LL_LPUART_PARITY_EVEN) \
  94:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                         || ((__VALUE__) == LL_LPUART_PARITY_ODD))
  95:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  96:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #define IS_LL_LPUART_DATAWIDTH(__VALUE__) (((__VALUE__) == LL_LPUART_DATAWIDTH_7B) \
  97:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                            || ((__VALUE__) == LL_LPUART_DATAWIDTH_8B) \
  98:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                            || ((__VALUE__) == LL_LPUART_DATAWIDTH_9B))
  99:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 100:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #define IS_LL_LPUART_STOPBITS(__VALUE__) (((__VALUE__) == LL_LPUART_STOPBITS_1) \
 101:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                           || ((__VALUE__) == LL_LPUART_STOPBITS_2))
 102:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 103:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** #define IS_LL_LPUART_HWCONTROL(__VALUE__) (((__VALUE__) == LL_LPUART_HWCONTROL_NONE) \
 104:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                            || ((__VALUE__) == LL_LPUART_HWCONTROL_RTS) \
 105:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                            || ((__VALUE__) == LL_LPUART_HWCONTROL_CTS) \
 106:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                                            || ((__VALUE__) == LL_LPUART_HWCONTROL_RTS_CTS))
 107:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 108:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /**
 109:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @}
 110:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   */
 111:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 112:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /* Private function prototypes -----------------------------------------------*/
 113:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 114:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /* Exported functions --------------------------------------------------------*/
 115:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /** @addtogroup LPUART_LL_Exported_Functions
 116:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @{
 117:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   */
 118:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 119:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /** @addtogroup LPUART_LL_EF_Init
 120:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @{
 121:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   */
 122:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 123:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /**
 124:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @brief  De-initialize LPUART registers (Registers restored to their default values).
 125:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @param  LPUARTx LPUART Instance
 126:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @retval An ErrorStatus enumeration value:
 127:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   *          - SUCCESS: LPUART registers are de-initialized
 128:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   *          - ERROR: not applicable
 129:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   */
 130:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** ErrorStatus LL_LPUART_DeInit(USART_TypeDef *LPUARTx)
 131:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** {
  28              		.loc 1 131 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 132:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   ErrorStatus status = SUCCESS;
  33              		.loc 1 132 3 view .LVU1
 133:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 134:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   /* Check the parameters */
 135:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   assert_param(IS_LPUART_INSTANCE(LPUARTx));
  34              		.loc 1 135 3 view .LVU2
 136:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 137:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   if (LPUARTx == LPUART1)
  35              		.loc 1 137 3 view .LVU3
ARM GAS  /tmp/ccNmDy5j.s 			page 4


  36              		.loc 1 137 6 is_stmt 0 view .LVU4
  37 0000 084A     		ldr	r2, .L4
 138:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   {
 139:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     /* Force reset of LPUART peripheral */
 140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_LPUART1);
 141:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 142:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     /* Release reset of LPUART peripheral */
 143:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_LPUART1);
 144:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   }
 145:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   else
 146:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   {
 147:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     status = ERROR;
  38              		.loc 1 147 12 view .LVU5
  39 0002 0123     		movs	r3, #1
 137:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   {
  40              		.loc 1 137 6 view .LVU6
  41 0004 9042     		cmp	r0, r2
  42 0006 0AD1     		bne	.L2
 140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  43              		.loc 1 140 5 is_stmt 1 view .LVU7
  44              	.LBB12:
  45              	.LBI12:
  46              		.file 2 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h"
   1:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @file    stm32g0xx_ll_bus.h
   4:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
   7:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   @verbatim
   8:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****     [..]
  11:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  17:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****     [..]
  18:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  22:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @attention
  25:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *
  26:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
  27:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *
  29:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the 
  31:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *
  34:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   ******************************************************************************
ARM GAS  /tmp/ccNmDy5j.s 			page 5


  35:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
  36:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  37:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #ifndef STM32G0xx_LL_BUS_H
  39:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define STM32G0xx_LL_BUS_H
  40:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  41:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #ifdef __cplusplus
  42:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** extern "C" {
  43:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
  44:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  45:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #include "stm32g0xx.h"
  47:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  48:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @addtogroup STM32G0xx_LL_Driver
  49:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
  50:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
  51:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  52:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(RCC)
  53:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  54:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
  56:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
  57:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  58:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  61:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  63:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  65:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
  69:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
  70:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  71:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
  73:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
  74:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  75:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN
  76:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHBENR_FLASHEN
  77:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBSMENR_SRAMSMEN
  78:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(CRC)
  79:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN
  80:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
  81:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(AES)
  82:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRYP           RCC_AHBENR_AESEN
  83:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* AES */
  84:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(RNG)
  85:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_RNG            RCC_AHBENR_RNGEN
  86:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
  87:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
  88:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @}
  89:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
  90:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
  91:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
ARM GAS  /tmp/ccNmDy5j.s 			page 6


  92:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
  93:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
  94:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
  95:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  96:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM2)
  97:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APBENR1_TIM2EN
  98:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* TIM2 */
  99:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM3)
 100:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APBENR1_TIM3EN
 101:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* TIM3 */
 102:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM6)
 103:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APBENR1_TIM6EN
 104:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* TIM6 */
 105:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM7)
 106:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APBENR1_TIM7EN
 107:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* TIM7 */
 108:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTC            RCC_APBENR1_RTCAPBEN
 109:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APBENR1_WWDGEN
 110:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APBENR1_SPI2EN
 111:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APBENR1_USART2EN
 112:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(USART3)
 113:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APBENR1_USART3EN
 114:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 115:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(USART4)
 116:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART4         RCC_APBENR1_USART4EN
 117:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* USART4 */
 118:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(LPUART1)
 119:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPUART1        RCC_APBENR1_LPUART1EN
 120:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 121:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APBENR1_I2C1EN
 122:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APBENR1_I2C2EN
 123:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(CEC)
 124:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CEC            RCC_APBENR1_CECEN
 125:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* CEC */
 126:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(UCPD1)
 127:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UCPD1          RCC_APBENR1_UCPD1EN
 128:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 129:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(UCPD2)
 130:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UCPD2          RCC_APBENR1_UCPD2EN
 131:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 132:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DBGMCU         RCC_APBENR1_DBGEN
 133:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APBENR1_PWREN
 134:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(DAC1)
 135:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APBENR1_DAC1EN
 136:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 137:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(LPTIM2)
 138:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM2         RCC_APBENR1_LPTIM2EN
 139:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 140:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(LPTIM1)
 141:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APBENR1_LPTIM1EN
 142:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 143:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 144:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @}
 145:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 146:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 147:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 148:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
ARM GAS  /tmp/ccNmDy5j.s 			page 7


 149:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 150:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 151:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APBENR2_SYSCFGEN
 152:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APBENR2_TIM1EN
 153:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APBENR2_SPI1EN
 154:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APBENR2_USART1EN
 155:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM14)
 156:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM14          RCC_APBENR2_TIM14EN
 157:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* TIM14 */
 158:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM15)
 159:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APBENR2_TIM15EN
 160:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 161:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM16)
 162:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APBENR2_TIM16EN
 163:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 164:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(TIM17)
 165:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APBENR2_TIM17EN
 166:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* TIM17 */
 167:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(ADC)
 168:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC            RCC_APBENR2_ADCEN
 169:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif
 170:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 171:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @}
 172:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 173:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 174:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_EC_IOP_GRP1_PERIPH  IOP GRP1 PERIPH
 175:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
 176:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 177:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_ALL             0xFFFFFFFFU
 178:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOA           RCC_IOPENR_GPIOAEN
 179:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOB           RCC_IOPENR_GPIOBEN
 180:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOC           RCC_IOPENR_GPIOCEN
 181:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOD           RCC_IOPENR_GPIODEN
 182:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(GPIOE)
 183:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOE           RCC_IOPENR_GPIOEEN
 184:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* GPIOE */
 185:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #if defined(GPIOF)
 186:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #define LL_IOP_GRP1_PERIPH_GPIOF           RCC_IOPENR_GPIOFEN
 187:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** #endif /* GPIOF */
 188:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 189:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @}
 190:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 191:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 192:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 193:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @}
 194:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 195:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 196:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 197:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 198:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 199:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
 200:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 201:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 202:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 203:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
 204:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 205:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
ARM GAS  /tmp/ccNmDy5j.s 			page 8


 206:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 207:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 208:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_EnableClock\n
 209:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       FLASHEN       LL_AHB1_GRP1_EnableClock\n
 210:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_EnableClock\n
 211:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_EnableClock\n
 212:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       RNGEN         LL_AHB1_GRP1_EnableClock
 213:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 214:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 215:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 216:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 217:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 218:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
 219:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
 220:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval None
 221:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 222:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 223:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 224:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 225:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 226:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 228:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   (void)tmpreg;
 229:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 230:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 231:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 232:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 233:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 234:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       FLASHEN       LL_AHB1_GRP1_IsEnabledClock\n
 235:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 236:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_IsEnabledClock\n
 237:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       RNGEN         LL_AHB1_GRP1_IsEnabledClock
 238:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 239:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 240:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 241:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 242:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 243:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
 244:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
 245:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 246:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 247:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 248:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 249:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   return ((READ_BIT(RCC->AHBENR, Periphs) == Periphs) ? 1UL : 0UL);
 250:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 251:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 252:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 253:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 254:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_DisableClock\n
 255:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       FLASHEN       LL_AHB1_GRP1_DisableClock\n
 256:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_DisableClock\n
 257:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_DisableClock\n
 258:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBENR       RNGEN         LL_AHB1_GRP1_DisableClock
 259:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 260:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 261:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 262:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
ARM GAS  /tmp/ccNmDy5j.s 			page 9


 263:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 264:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
 265:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
 266:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval None
 267:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 268:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 269:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 270:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBENR, Periphs);
 271:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 272:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 273:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 274:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 275:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll AHBRSTR      DMA1RST       LL_AHB1_GRP1_ForceReset\n
 276:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      FLASHRST      LL_AHB1_GRP1_ForceReset\n
 277:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ForceReset\n
 278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      AESRST        LL_AHB1_GRP1_ForceReset\n
 279:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      RNGRST        LL_AHB1_GRP1_ForceReset
 280:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** * @param  Periphs This parameter can be a combination of the following values:
 281:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 282:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 283:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 284:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 285:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 286:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
 287:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
 288:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval None
 289:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 290:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 291:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 292:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   SET_BIT(RCC->AHBRSTR, Periphs);
 293:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 294:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 295:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 296:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 297:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll AHBRSTR      DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 298:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      FLASHRST      LL_AHB1_GRP1_ReleaseReset\n
 299:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 300:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      AESRST        LL_AHB1_GRP1_ReleaseReset\n
 301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBRSTR      RNGRST        LL_AHB1_GRP1_ReleaseReset
 302:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 304:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 305:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 306:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 307:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 308:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
 309:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
 310:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval None
 311:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 312:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 313:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 314:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBRSTR, Periphs);
 315:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 316:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 317:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 318:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Enable AHB1 peripheral clocks in Sleep and Stop modes
 319:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll AHBSMENR     DMA1SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
ARM GAS  /tmp/ccNmDy5j.s 			page 10


 320:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBSMENR     FLASHSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 321:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBSMENR     SRAMSMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 322:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBSMENR     CRCSMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
 323:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBSMENR     AESSMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
 324:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBSMENR     RNGSMEN       LL_AHB1_GRP1_EnableClockStopSleep
 325:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 326:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 327:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 328:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 329:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 330:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 331:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
 332:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
 333:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval None
 334:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 335:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
 336:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 337:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 338:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   SET_BIT(RCC->AHBSMENR, Periphs);
 339:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 340:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBSMENR, Periphs);
 341:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   (void)tmpreg;
 342:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 343:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 344:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 345:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Disable AHB1 peripheral clocks in Sleep and Stop modes
 346:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll AHBSMENR     DMA1SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 347:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBSMENR     FLASHSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 348:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBSMENR     SRAMSMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 349:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBSMENR     CRCSMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
 350:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBSMENR     AESSMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
 351:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         AHBSMENR     RNGSMEN       LL_AHB1_GRP1_DisableClockStopSleep
 352:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 353:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 354:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 355:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 356:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 357:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 358:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG  (*)
 359:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note   (*) RNG & CRYP Peripherals available only on STM32G081xx
 360:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval None
 361:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 362:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
 363:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 364:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBSMENR, Periphs);
 365:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 366:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 367:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 368:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @}
 369:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 371:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 372:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @{
 373:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   */
 374:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 375:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 376:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
ARM GAS  /tmp/ccNmDy5j.s 			page 11


 377:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll APBENR1      TIM2EN        LL_APB1_GRP1_EnableClock\n
 378:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      TIM3EN        LL_APB1_GRP1_EnableClock\n
 379:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      TIM6EN        LL_APB1_GRP1_EnableClock\n
 380:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      TIM7EN        LL_APB1_GRP1_EnableClock\n
 381:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      RTCAPBEN      LL_APB1_GRP1_EnableClock\n
 382:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      WWDGEN        LL_APB1_GRP1_EnableClock\n
 383:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      SPI2EN        LL_APB1_GRP1_EnableClock\n
 384:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      USART2EN      LL_APB1_GRP1_EnableClock\n
 385:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      USART3EN      LL_APB1_GRP1_EnableClock\n
 386:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      USART4EN      LL_APB1_GRP1_EnableClock\n
 387:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      LPUART1EN     LL_APB1_GRP1_EnableClock\n
 388:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      I2C1EN        LL_APB1_GRP1_EnableClock\n
 389:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      I2C2EN        LL_APB1_GRP1_EnableClock\n
 390:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      CECEN         LL_APB1_GRP1_EnableClock\n
 391:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      UCPD1EN       LL_APB1_GRP1_EnableClock\n
 392:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      UCPD2EN       LL_APB1_GRP1_EnableClock\n
 393:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      DBGEN         LL_APB1_GRP1_EnableClock\n
 394:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      PWREN         LL_APB1_GRP1_EnableClock\n
 395:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      DAC1EN        LL_APB1_GRP1_EnableClock\n
 396:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      LPTIM2EN      LL_APB1_GRP1_EnableClock\n
 397:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      LPTIM1EN      LL_APB1_GRP1_EnableClock
 398:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 399:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2    (1)
 400:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 401:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6    (1)
 402:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7    (1)
 403:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTC
 404:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 405:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 406:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 407:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3  (1)
 408:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4  (1)
 409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1)
 410:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 411:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 412:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC     (1)
 413:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD1   (1)
 414:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD2   (1)
 415:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU
 416:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 417:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1    (1)
 418:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2  (1)
 419:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
 420:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note Peripheral marked with (1) are not available all devices
 421:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval None
 422:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 423:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 424:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 425:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   __IO uint32_t tmpreg;
 426:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   SET_BIT(RCC->APBENR1, Periphs);
 427:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 428:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 429:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   (void)tmpreg;
 430:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 431:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 432:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 433:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
ARM GAS  /tmp/ccNmDy5j.s 			page 12


 434:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll APBENR1      TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 435:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
 436:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
 437:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
 438:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      RTCAPBEN      LL_APB1_GRP1_IsEnabledClock\n
 439:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 440:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 441:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 442:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      USART3EN      LL_APB1_GRP1_IsEnabledClock\n
 443:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      USART4EN      LL_APB1_GRP1_IsEnabledClock\n
 444:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      LPUART1EN     LL_APB1_GRP1_IsEnabledClock\n
 445:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 446:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 447:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      CECEN         LL_APB1_GRP1_IsEnabledClock\n
 448:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      UCPD1EN       LL_APB1_GRP1_IsEnabledClock\n
 449:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      UCPD2EN       LL_APB1_GRP1_IsEnabledClock\n
 450:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      DBGEN         LL_APB1_GRP1_IsEnabledClock\n
 451:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      PWREN         LL_APB1_GRP1_IsEnabledClock\n
 452:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      DAC1EN        LL_APB1_GRP1_IsEnabledClock\n
 453:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      LPTIM2EN      LL_APB1_GRP1_IsEnabledClock\n
 454:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
 455:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 456:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2    (1)
 457:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 458:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6    (1)
 459:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7    (1)
 460:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTC
 461:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 462:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 463:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 464:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3  (1)
 465:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4  (1)
 466:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1)
 467:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 468:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 469:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC     (1)
 470:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD1   (1)
 471:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD2   (1)
 472:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU
 473:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 474:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1    (1)
 475:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2  (1)
 476:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
 477:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note Peripheral marked with (1) are not available all devices
 478:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 479:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 480:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 481:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 482:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   return ((READ_BIT(RCC->APBENR1, Periphs) == (Periphs)) ? 1UL : 0UL);
 483:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 484:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 485:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 486:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
 487:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll APBENR1      TIM2EN        LL_APB1_GRP1_DisableClock\n
 488:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      TIM3EN        LL_APB1_GRP1_DisableClock\n
 489:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      TIM6EN        LL_APB1_GRP1_DisableClock\n
 490:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      TIM7EN        LL_APB1_GRP1_DisableClock\n
ARM GAS  /tmp/ccNmDy5j.s 			page 13


 491:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      RTCAPBEN      LL_APB1_GRP1_DisableClock\n
 492:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      WWDGEN        LL_APB1_GRP1_DisableClock\n
 493:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      SPI2EN        LL_APB1_GRP1_DisableClock\n
 494:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      USART2EN      LL_APB1_GRP1_DisableClock\n
 495:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      USART3EN      LL_APB1_GRP1_DisableClock\n
 496:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      USART4EN      LL_APB1_GRP1_DisableClock\n
 497:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      LPUART1EN     LL_APB1_GRP1_DisableClock\n
 498:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      I2C1EN        LL_APB1_GRP1_DisableClock\n
 499:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      I2C2EN        LL_APB1_GRP1_DisableClock\n
 500:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      CECEN         LL_APB1_GRP1_DisableClock\n
 501:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      UCPD1EN       LL_APB1_GRP1_DisableClock\n
 502:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      UCPD2EN       LL_APB1_GRP1_DisableClock\n
 503:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      DBGEN         LL_APB1_GRP1_DisableClock\n
 504:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      PWREN         LL_APB1_GRP1_DisableClock\n
 505:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      DAC1EN        LL_APB1_GRP1_DisableClock\n
 506:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      LPTIM2EN      LL_APB1_GRP1_DisableClock\n
 507:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBENR1      LPTIM1EN      LL_APB1_GRP1_DisableClock
 508:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 509:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2    (1)
 510:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 511:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6    (1)
 512:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7    (1)
 513:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTC
 514:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 515:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 516:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 517:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3  (1)
 518:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4  (1)
 519:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1)
 520:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 521:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 522:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC     (1)
 523:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD1   (1)
 524:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD2   (1)
 525:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU
 526:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 527:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1    (1)
 528:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2  (1)
 529:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
 530:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note Peripheral marked with (1) are not available all devices
 531:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval None
 532:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 533:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
 534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 535:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   CLEAR_BIT(RCC->APBENR1, Periphs);
 536:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 537:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 538:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 539:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
 540:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll APBRSTR1     TIM2RST       LL_APB1_GRP1_ForceReset\n
 541:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     TIM3RST       LL_APB1_GRP1_ForceReset\n
 542:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     TIM6RST       LL_APB1_GRP1_ForceReset\n
 543:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     TIM7RST       LL_APB1_GRP1_ForceReset\n
 544:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     RTCRST        LL_APB1_GRP1_ForceReset\n
 545:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     WWDGRST       LL_APB1_GRP1_ForceReset\n
 546:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     SPI2RST       LL_APB1_GRP1_ForceReset\n
 547:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     USART2RST     LL_APB1_GRP1_ForceReset\n
ARM GAS  /tmp/ccNmDy5j.s 			page 14


 548:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     USART3RST     LL_APB1_GRP1_ForceReset\n
 549:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     USART4RST     LL_APB1_GRP1_ForceReset\n
 550:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     LPUART1RST    LL_APB1_GRP1_ForceReset\n
 551:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     I2C1RST       LL_APB1_GRP1_ForceReset\n
 552:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     I2C2RST       LL_APB1_GRP1_ForceReset\n
 553:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     CECRST        LL_APB1_GRP1_ForceReset\n
 554:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     UCPD1RST      LL_APB1_GRP1_ForceReset\n
 555:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     UCPD2RST      LL_APB1_GRP1_ForceReset\n
 556:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     DBGRST        LL_APB1_GRP1_ForceReset\n
 557:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     PWRRST        LL_APB1_GRP1_ForceReset\n
 558:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     DAC1RST       LL_APB1_GRP1_ForceReset\n
 559:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     LPTIM2RST     LL_APB1_GRP1_ForceReset\n
 560:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     LPTIM1RST     LL_APB1_GRP1_ForceReset
 561:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 562:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 563:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2    (1)
 564:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 565:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6    (1)
 566:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7    (1)
 567:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTC
 568:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 569:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 570:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 571:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3  (1)
 572:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4  (1)
 573:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1)
 574:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 575:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 576:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC     (1)
 577:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD1   (1)
 578:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD2   (1)
 579:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU
 580:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 581:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1    (1)
 582:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2  (1)
 583:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
 584:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note Peripheral marked with (1) are not available all devices
 585:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval None
 586:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 587:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
  47              		.loc 2 587 22 view .LVU8
  48              	.LVL1:
  49              	.LBB13:
 588:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 589:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   SET_BIT(RCC->APBRSTR1, Periphs);
  50              		.loc 2 589 3 view .LVU9
  51 0008 8022     		movs	r2, #128
  52 000a 074B     		ldr	r3, .L4+4
  53 000c 5203     		lsls	r2, r2, #13
  54 000e D96A     		ldr	r1, [r3, #44]
  55 0010 0A43     		orrs	r2, r1
  56 0012 DA62     		str	r2, [r3, #44]
  57              	.LVL2:
  58              		.loc 2 589 3 is_stmt 0 view .LVU10
  59              	.LBE13:
  60              	.LBE12:
 143:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   }
ARM GAS  /tmp/ccNmDy5j.s 			page 15


  61              		.loc 1 143 5 is_stmt 1 view .LVU11
  62              	.LBB14:
  63              	.LBI14:
 590:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** }
 591:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** 
 592:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** /**
 593:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
 594:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @rmtoll APBRSTR1     TIM2RST       LL_APB1_GRP1_ReleaseReset\n
 595:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     TIM3RST       LL_APB1_GRP1_ReleaseReset\n
 596:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     TIM6RST       LL_APB1_GRP1_ReleaseReset\n
 597:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     TIM7RST       LL_APB1_GRP1_ReleaseReset\n
 598:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     RTCRST        LL_APB1_GRP1_ReleaseReset\n
 599:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     WWDGRST       LL_APB1_GRP1_ReleaseReset\n
 600:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     SPI2RST       LL_APB1_GRP1_ReleaseReset\n
 601:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     USART2RST     LL_APB1_GRP1_ReleaseReset\n
 602:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     USART3RST     LL_APB1_GRP1_ReleaseReset\n
 603:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     USART4RST     LL_APB1_GRP1_ReleaseReset\n
 604:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     LPUART1RST    LL_APB1_GRP1_ReleaseReset\n
 605:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     I2C1RST       LL_APB1_GRP1_ReleaseReset\n
 606:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     I2C2RST       LL_APB1_GRP1_ReleaseReset\n
 607:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     CECRST        LL_APB1_GRP1_ReleaseReset\n
 608:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     UCPD1RST      LL_APB1_GRP1_ReleaseReset\n
 609:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     UCPD2RST      LL_APB1_GRP1_ReleaseReset\n
 610:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     DBGRST        LL_APB1_GRP1_ReleaseReset\n
 611:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     PWRRST        LL_APB1_GRP1_ReleaseReset\n
 612:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     DAC1RST       LL_APB1_GRP1_ReleaseReset\n
 613:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     LPTIM2RST     LL_APB1_GRP1_ReleaseReset\n
 614:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         APBRSTR1     LPTIM1RST     LL_APB1_GRP1_ReleaseReset
 615:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 616:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 617:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2    (1)
 618:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 619:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6    (1)
 620:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7    (1)
 621:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTC
 622:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 623:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 624:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 625:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3  (1)
 626:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART4  (1)
 627:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPUART1 (1)
 628:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 629:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 630:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC     (1)
 631:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD1   (1)
 632:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UCPD2   (1)
 633:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DBGMCU
 634:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 635:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1    (1)
 636:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM2  (1)
 637:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
 638:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @note Peripheral marked with (1) are not available all devices
 639:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   * @retval None
 640:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** */
 641:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
  64              		.loc 2 641 22 view .LVU12
  65              	.LBB15:
ARM GAS  /tmp/ccNmDy5j.s 			page 16


 642:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h **** {
 643:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_bus.h ****   CLEAR_BIT(RCC->APBRSTR1, Periphs);
  66              		.loc 2 643 3 view .LVU13
  67 0014 DA6A     		ldr	r2, [r3, #44]
  68 0016 0549     		ldr	r1, .L4+8
  69 0018 0A40     		ands	r2, r1
  70 001a DA62     		str	r2, [r3, #44]
  71              	.LBE15:
  72              	.LBE14:
 132:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
  73              		.loc 1 132 15 is_stmt 0 view .LVU14
  74 001c 0023     		movs	r3, #0
  75              	.LVL3:
  76              	.L2:
 148:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   }
 149:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 150:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   return (status);
  77              		.loc 1 150 3 is_stmt 1 view .LVU15
 151:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** }
  78              		.loc 1 151 1 is_stmt 0 view .LVU16
  79 001e 1800     		movs	r0, r3
  80              	.LVL4:
  81              		.loc 1 151 1 view .LVU17
  82              		@ sp needed
  83 0020 7047     		bx	lr
  84              	.L5:
  85 0022 C046     		.align	2
  86              	.L4:
  87 0024 00800040 		.word	1073774592
  88 0028 00100240 		.word	1073876992
  89 002c FFFFEFFF 		.word	-1048577
  90              		.cfi_endproc
  91              	.LFE488:
  93              		.global	__aeabi_uldivmod
  94              		.global	__aeabi_ldivmod
  95              		.section	.text.LL_LPUART_Init,"ax",%progbits
  96              		.align	1
  97              		.global	LL_LPUART_Init
  98              		.syntax unified
  99              		.code	16
 100              		.thumb_func
 101              		.fpu softvfp
 103              	LL_LPUART_Init:
 104              	.LVL5:
 105              	.LFB489:
 152:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 153:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /**
 154:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @brief  Initialize LPUART registers according to the specified
 155:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   *         parameters in LPUART_InitStruct.
 156:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @note   As some bits in LPUART configuration registers can only be written when the LPUART is d
 157:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   *         LPUART Peripheral should be in disabled state prior calling this function. Otherwise, E
 158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @note   Baud rate value stored in LPUART_InitStruct BaudRate field, should be valid (different 
 159:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @param  LPUARTx LPUART Instance
 160:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @param  LPUART_InitStruct pointer to a @ref LL_LPUART_InitTypeDef structure
 161:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   *         that contains the configuration information for the specified LPUART peripheral.
 162:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @retval An ErrorStatus enumeration value:
 163:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   *          - SUCCESS: LPUART registers are initialized according to LPUART_InitStruct content
ARM GAS  /tmp/ccNmDy5j.s 			page 17


 164:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   *          - ERROR: Problem occurred during LPUART Registers initialization
 165:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   */
 166:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** ErrorStatus LL_LPUART_Init(USART_TypeDef *LPUARTx, LL_LPUART_InitTypeDef *LPUART_InitStruct)
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** {
 106              		.loc 1 167 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 8
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   ErrorStatus status = ERROR;
 110              		.loc 1 168 3 view .LVU19
 169:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   uint32_t periphclk;
 111              		.loc 1 169 3 view .LVU20
 170:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   /* Check the parameters */
 172:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   assert_param(IS_LPUART_INSTANCE(LPUARTx));
 112              		.loc 1 172 3 view .LVU21
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   assert_param(IS_LL_LPUART_PRESCALER(LPUART_InitStruct->PrescalerValue));
 113              		.loc 1 173 3 view .LVU22
 174:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   assert_param(IS_LL_LPUART_BAUDRATE(LPUART_InitStruct->BaudRate));
 114              		.loc 1 174 3 view .LVU23
 175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   assert_param(IS_LL_LPUART_DATAWIDTH(LPUART_InitStruct->DataWidth));
 115              		.loc 1 175 3 view .LVU24
 176:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   assert_param(IS_LL_LPUART_STOPBITS(LPUART_InitStruct->StopBits));
 116              		.loc 1 176 3 view .LVU25
 177:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   assert_param(IS_LL_LPUART_PARITY(LPUART_InitStruct->Parity));
 117              		.loc 1 177 3 view .LVU26
 178:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   assert_param(IS_LL_LPUART_DIRECTION(LPUART_InitStruct->TransferDirection));
 118              		.loc 1 178 3 view .LVU27
 179:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   assert_param(IS_LL_LPUART_HWCONTROL(LPUART_InitStruct->HardwareFlowControl));
 119              		.loc 1 179 3 view .LVU28
 180:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 181:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   /* LPUART needs to be in disabled state, in order to be able to configure some bits in
 182:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      CRx registers. Otherwise (LPUART not in Disabled state) => return ERROR */
 183:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   if (LL_LPUART_IsEnabled(LPUARTx) == 0U)
 120              		.loc 1 183 3 view .LVU29
 121              	.LBB26:
 122              	.LBI26:
 123              		.file 3 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h"
   1:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @file    stm32g0xx_ll_lpuart.h
   4:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief   Header file of LPUART LL module.
   6:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   ******************************************************************************
   7:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @attention
   8:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *
   9:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
  10:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *
  12:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *
  17:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   ******************************************************************************
  18:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
  19:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
ARM GAS  /tmp/ccNmDy5j.s 			page 18


  20:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #ifndef STM32G0xx_LL_LPUART_H
  22:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define STM32G0xx_LL_LPUART_H
  23:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
  24:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #ifdef __cplusplus
  25:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** extern "C" {
  26:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #endif
  27:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
  28:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #include "stm32g0xx.h"
  30:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
  31:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @addtogroup STM32G0xx_LL_Driver
  32:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
  33:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
  34:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
  35:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #if defined (LPUART1)
  36:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
  37:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL LPUART
  38:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
  39:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
  40:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
  41:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_Private_Variables LPUART Private Variables
  44:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
  45:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
  46:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /* Array used to get the LPUART prescaler division decimal values versus @ref LPUART_LL_EC_PRESCALE
  47:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** static const uint16_t LPUART_PRESCALER_TAB[] =
  48:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
  49:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   (uint16_t)1,
  50:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   (uint16_t)2,
  51:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   (uint16_t)4,
  52:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   (uint16_t)6,
  53:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   (uint16_t)8,
  54:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   (uint16_t)10,
  55:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   (uint16_t)12,
  56:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   (uint16_t)16,
  57:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   (uint16_t)32,
  58:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   (uint16_t)64,
  59:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   (uint16_t)128,
  60:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   (uint16_t)256
  61:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** };
  62:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
  63:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
  64:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
  65:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
  66:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /* Private constants ---------------------------------------------------------*/
  67:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_Private_Constants LPUART Private Constants
  68:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
  69:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
  70:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /* Defines used in Baud Rate related macros and corresponding register setting computation */
  71:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LPUART_LPUARTDIV_FREQ_MUL     256U
  72:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LPUART_BRR_MASK               0x000FFFFFU
  73:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LPUART_BRR_MIN_VALUE          0x00000300U
  74:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
  75:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
  76:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
ARM GAS  /tmp/ccNmDy5j.s 			page 19


  77:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
  78:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
  79:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /* Private macros ------------------------------------------------------------*/
  80:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #if defined(USE_FULL_LL_DRIVER)
  81:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_Private_Macros LPUART Private Macros
  82:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
  83:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
  84:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
  85:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
  86:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
  87:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #endif /*USE_FULL_LL_DRIVER*/
  88:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
  89:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /* Exported types ------------------------------------------------------------*/
  90:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #if defined(USE_FULL_LL_DRIVER)
  91:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_ES_INIT LPUART Exported Init structures
  92:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
  93:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
  94:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
  95:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
  96:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief LL LPUART Init Structure definition
  97:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
  98:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** typedef struct
  99:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 100:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   uint32_t PrescalerValue;            /*!< Specifies the Prescaler to compute the communication bau
 101:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                            This parameter can be a value of @ref LPUART_LL_EC_PRESC
 102:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 103:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                            This feature can be modified afterwards using unitary fu
 104:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 105:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   uint32_t BaudRate;                  /*!< This field defines expected LPUART communication baud ra
 106:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 107:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                            This feature can be modified afterwards using unitary fu
 108:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 109:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   uint32_t DataWidth;                 /*!< Specifies the number of data bits transmitted or receive
 110:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                            This parameter can be a value of @ref LPUART_LL_EC_DATAW
 111:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 112:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                            This feature can be modified afterwards using unitary fu
 113:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 114:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
 115:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                            This parameter can be a value of @ref LPUART_LL_EC_STOPB
 116:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 117:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                            This feature can be modified afterwards using unitary fu
 118:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 119:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   uint32_t Parity;                    /*!< Specifies the parity mode.
 120:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                            This parameter can be a value of @ref LPUART_LL_EC_PARIT
 121:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 122:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                            This feature can be modified afterwards using unitary fu
 123:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 124:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   uint32_t TransferDirection;         /*!< Specifies whether the Receive and/or Transmit mode is en
 125:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                            This parameter can be a value of @ref LPUART_LL_EC_DIREC
 126:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 127:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                            This feature can be modified afterwards using unitary fu
 128:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 129:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   uint32_t HardwareFlowControl;       /*!< Specifies whether the hardware flow control mode is enab
 130:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                            This parameter can be a value of @ref LPUART_LL_EC_HWCON
 131:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 132:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                            This feature can be modified afterwards using unitary fu
 133:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
ARM GAS  /tmp/ccNmDy5j.s 			page 20


 134:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** } LL_LPUART_InitTypeDef;
 135:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 136:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 137:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 138:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 139:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #endif /* USE_FULL_LL_DRIVER */
 140:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 141:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /* Exported constants --------------------------------------------------------*/
 142:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_Exported_Constants LPUART Exported Constants
 143:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 144:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 145:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 146:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_CLEAR_FLAG Clear Flags Defines
 147:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief    Flags defines which can be used with LL_LPUART_WriteReg function
 148:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 149:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 150:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ICR_PECF                 USART_ICR_PECF                /*!< Parity error flag */
 151:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ICR_FECF                 USART_ICR_FECF                /*!< Framing error flag */
 152:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ICR_NCF                  USART_ICR_NECF                /*!< Noise error detected 
 153:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ICR_ORECF                USART_ICR_ORECF               /*!< Overrun error flag */
 154:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ICR_IDLECF               USART_ICR_IDLECF              /*!< Idle line detected fl
 155:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ICR_TXFECF               USART_ICR_TXFECF              /*!< TX FIFO Empty Clear f
 156:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ICR_TCCF                 USART_ICR_TCCF                /*!< Transmission complete
 157:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ICR_CTSCF                USART_ICR_CTSCF               /*!< CTS flag */
 158:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ICR_CMCF                 USART_ICR_CMCF                /*!< Character match flag 
 159:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ICR_WUCF                 USART_ICR_WUCF                /*!< Wakeup from Stop mode
 160:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 161:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 162:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 163:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 164:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_GET_FLAG Get Flags Defines
 165:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief    Flags defines which can be used with LL_LPUART_ReadReg function
 166:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 167:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 168:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_PE                   USART_ISR_PE                  /*!< Parity error flag */
 169:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_FE                   USART_ISR_FE                  /*!< Framing error flag */
 170:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_NE                   USART_ISR_NE                  /*!< Noise detected flag *
 171:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_ORE                  USART_ISR_ORE                 /*!< Overrun error flag */
 172:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_IDLE                 USART_ISR_IDLE                /*!< Idle line detected fl
 173:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_RXNE_RXFNE           USART_ISR_RXNE_RXFNE          /*!< Read data register or
 174:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_TC                   USART_ISR_TC                  /*!< Transmission complete
 175:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_TXE_TXFNF            USART_ISR_TXE_TXFNF           /*!< Transmit data registe
 176:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_CTSIF                USART_ISR_CTSIF               /*!< CTS interrupt flag */
 177:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_CTS                  USART_ISR_CTS                 /*!< CTS flag */
 178:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_BUSY                 USART_ISR_BUSY                /*!< Busy flag */
 179:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_CMF                  USART_ISR_CMF                 /*!< Character match flag 
 180:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_SBKF                 USART_ISR_SBKF                /*!< Send break flag */
 181:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_RWU                  USART_ISR_RWU                 /*!< Receiver wakeup from 
 182:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_WUF                  USART_ISR_WUF                 /*!< Wakeup from Stop mode
 183:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_TEACK                USART_ISR_TEACK               /*!< Transmit enable ackno
 184:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_REACK                USART_ISR_REACK               /*!< Receive enable acknow
 185:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_TXFE                 USART_ISR_TXFE                /*!< TX FIFO empty flag */
 186:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_RXFF                 USART_ISR_RXFF                /*!< RX FIFO full flag */
 187:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_RXFT                 USART_ISR_RXFT                /*!< RX FIFO threshold fla
 188:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ISR_TXFT                 USART_ISR_TXFT                /*!< TX FIFO threshold fla
 189:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 190:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
ARM GAS  /tmp/ccNmDy5j.s 			page 21


 191:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 192:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 193:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_IT IT Defines
 194:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief    IT defines which can be used with LL_LPUART_ReadReg and  LL_LPUART_WriteReg functions
 195:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 196:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 197:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_CR1_IDLEIE               USART_CR1_IDLEIE              /*!< IDLE interrupt enable
 198:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_CR1_RXNEIE_RXFNEIE       USART_CR1_RXNEIE_RXFNEIE      /*!< Read data register an
 199:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_CR1_TCIE                 USART_CR1_TCIE                /*!< Transmission complete
 200:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_CR1_TXEIE_TXFNFIE        USART_CR1_TXEIE_TXFNFIE       /*!< Transmit data registe
 201:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_CR1_PEIE                 USART_CR1_PEIE                /*!< Parity error */
 202:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_CR1_CMIE                 USART_CR1_CMIE                /*!< Character match inter
 203:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_CR1_TXFEIE               USART_CR1_TXFEIE              /*!< TX FIFO empty interru
 204:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_CR1_RXFFIE               USART_CR1_RXFFIE              /*!< RX FIFO full interrup
 205:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_CR3_EIE                  USART_CR3_EIE                 /*!< Error interrupt enabl
 206:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_CR3_CTSIE                USART_CR3_CTSIE               /*!< CTS interrupt enable 
 207:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_CR3_WUFIE                USART_CR3_WUFIE               /*!< Wakeup from Stop mode
 208:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_CR3_TXFTIE               USART_CR3_TXFTIE              /*!< TX FIFO threshold int
 209:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_CR3_RXFTIE               USART_CR3_RXFTIE              /*!< RX FIFO threshold int
 210:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 211:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 212:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 213:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 214:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_FIFOTHRESHOLD FIFO Threshold
 215:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 216:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 217:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_FIFOTHRESHOLD_1_8        0x00000000U /*!< FIFO reaches 1/8 of its depth */
 218:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_FIFOTHRESHOLD_1_4        0x00000001U /*!< FIFO reaches 1/4 of its depth */
 219:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_FIFOTHRESHOLD_1_2        0x00000002U /*!< FIFO reaches 1/2 of its depth */
 220:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_FIFOTHRESHOLD_3_4        0x00000003U /*!< FIFO reaches 3/4 of its depth */
 221:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_FIFOTHRESHOLD_7_8        0x00000004U /*!< FIFO reaches 7/8 of its depth */
 222:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_FIFOTHRESHOLD_8_8        0x00000005U /*!< FIFO becomes empty for TX and full for 
 223:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 224:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 225:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 226:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_DIRECTION Direction
 228:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 229:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 230:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_DIRECTION_NONE           0x00000000U                        /*!< Transmitter and 
 231:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_DIRECTION_RX             USART_CR1_RE                       /*!< Transmitter is d
 232:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_DIRECTION_TX             USART_CR1_TE                       /*!< Transmitter is e
 233:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_DIRECTION_TX_RX          (USART_CR1_TE |USART_CR1_RE)       /*!< Transmitter and 
 234:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 235:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 236:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 237:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 238:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_PARITY Parity Control
 239:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 240:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 241:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PARITY_NONE              0x00000000U                        /*!< Parity control d
 242:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PARITY_EVEN              USART_CR1_PCE                      /*!< Parity control e
 243:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PARITY_ODD               (USART_CR1_PCE | USART_CR1_PS)     /*!< Parity control e
 244:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 245:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 246:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 247:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
ARM GAS  /tmp/ccNmDy5j.s 			page 22


 248:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_WAKEUP Wakeup
 249:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 250:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 251:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_WAKEUP_IDLELINE          0x00000000U                        /*!<  LPUART wake up 
 252:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_WAKEUP_ADDRESSMARK       USART_CR1_WAKE                     /*!<  LPUART wake up 
 253:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 254:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 255:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 256:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 257:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_DATAWIDTH Datawidth
 258:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 259:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 260:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_DATAWIDTH_7B             USART_CR1_M1                       /*!< 7 bits word leng
 261:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_DATAWIDTH_8B             0x00000000U                        /*!< 8 bits word leng
 262:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_DATAWIDTH_9B             USART_CR1_M0                       /*!< 9 bits word leng
 263:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 264:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 265:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 266:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 267:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_PRESCALER Clock Source Prescaler
 268:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 269:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 270:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PRESCALER_DIV1           0x00000000U                                             
 271:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PRESCALER_DIV2           (USART_PRESC_PRESCALER_0)                               
 272:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PRESCALER_DIV4           (USART_PRESC_PRESCALER_1)                               
 273:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PRESCALER_DIV6           (USART_PRESC_PRESCALER_1 | USART_PRESC_PRESCALER_0)     
 274:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PRESCALER_DIV8           (USART_PRESC_PRESCALER_2)                               
 275:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PRESCALER_DIV10          (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_0)     
 276:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PRESCALER_DIV12          (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_1)     
 277:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PRESCALER_DIV16          (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_1 | USA
 278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PRESCALER_DIV32          (USART_PRESC_PRESCALER_3)                               
 279:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PRESCALER_DIV64          (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_0)     
 280:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PRESCALER_DIV128         (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_1)     
 281:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_PRESCALER_DIV256         (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_1 | USA
 282:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 283:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 284:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 285:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 286:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_STOPBITS Stop Bits
 287:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 288:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 289:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_STOPBITS_1               0x00000000U                        /*!< 1 stop bit */
 290:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_STOPBITS_2               USART_CR2_STOP_1                   /*!< 2 stop bits */
 291:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 292:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 293:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 294:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 295:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_TXRX TX RX Pins Swap
 296:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 297:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 298:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_TXRX_STANDARD            0x00000000U                        /*!< TX/RX pins are u
 299:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_TXRX_SWAPPED             (USART_CR2_SWAP)                   /*!< TX and RX pins f
 300:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 302:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 304:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_RXPIN_LEVEL RX Pin Active Level Inversion
ARM GAS  /tmp/ccNmDy5j.s 			page 23


 305:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 306:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 307:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_RXPIN_LEVEL_STANDARD     0x00000000U                        /*!< RX pin signal wo
 308:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_RXPIN_LEVEL_INVERTED     (USART_CR2_RXINV)                  /*!< RX pin signal va
 309:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 310:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 311:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 312:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 313:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_TXPIN_LEVEL TX Pin Active Level Inversion
 314:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 315:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 316:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_TXPIN_LEVEL_STANDARD     0x00000000U                        /*!< TX pin signal wo
 317:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_TXPIN_LEVEL_INVERTED     (USART_CR2_TXINV)                  /*!< TX pin signal va
 318:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 319:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 320:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 321:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 322:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_BINARY_LOGIC Binary Data Inversion
 323:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 324:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 325:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_BINARY_LOGIC_POSITIVE    0x00000000U                        /*!< Logical data fro
 326:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_BINARY_LOGIC_NEGATIVE    USART_CR2_DATAINV                  /*!< Logical data fro
 327:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 328:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 329:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 330:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 331:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_BITORDER Bit Order
 332:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 333:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 334:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_BITORDER_LSBFIRST        0x00000000U                        /*!< data is transmit
 335:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_BITORDER_MSBFIRST        USART_CR2_MSBFIRST                 /*!< data is transmit
 336:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 337:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 338:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 339:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 340:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_ADDRESS_DETECT Address Length Detection
 341:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 342:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 343:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ADDRESS_DETECT_4B        0x00000000U                        /*!< 4-bit address de
 344:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ADDRESS_DETECT_7B        USART_CR2_ADDM7                    /*!< 7-bit address de
 345:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 346:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 347:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 348:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 349:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_HWCONTROL Hardware Control
 350:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 351:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 352:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_HWCONTROL_NONE           0x00000000U                        /*!< CTS and RTS hard
 353:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_HWCONTROL_RTS            USART_CR3_RTSE                     /*!< RTS output enabl
 354:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_HWCONTROL_CTS            USART_CR3_CTSE                     /*!< CTS mode enabled
 355:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_HWCONTROL_RTS_CTS        (USART_CR3_RTSE | USART_CR3_CTSE)  /*!< CTS and RTS hard
 356:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 357:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 358:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 359:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 360:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_WAKEUP_ON Wakeup Activation
 361:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
ARM GAS  /tmp/ccNmDy5j.s 			page 24


 362:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 363:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_WAKEUP_ON_ADDRESS        0x00000000U                             /*!< Wake up act
 364:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_WAKEUP_ON_STARTBIT       USART_CR3_WUS_1                         /*!< Wake up act
 365:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_WAKEUP_ON_RXNE           (USART_CR3_WUS_0 | USART_CR3_WUS_1)     /*!< Wake up act
 366:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 367:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 368:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 369:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 370:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_DE_POLARITY Driver Enable Polarity
 371:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 372:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 373:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_DE_POLARITY_HIGH         0x00000000U                        /*!< DE signal is act
 374:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_DE_POLARITY_LOW          USART_CR3_DEP                      /*!< DE signal is act
 375:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 376:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 377:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 378:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 379:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EC_DMA_REG_DATA DMA Register Data
 380:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 381:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 382:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_DMA_REG_DATA_TRANSMIT    0x00000000U                       /*!< Get address of da
 383:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_DMA_REG_DATA_RECEIVE     0x00000001U                       /*!< Get address of da
 384:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 385:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 386:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 387:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 388:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 389:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 390:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 391:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 392:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /* Exported macro ------------------------------------------------------------*/
 393:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_Exported_Macros LPUART Exported Macros
 394:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 395:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 396:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 397:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EM_WRITE_READ Common Write and read registers Macros
 398:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 399:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 400:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 401:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 402:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Write a value in LPUART register
 403:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  __INSTANCE__ LPUART Instance
 404:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  __REG__ Register to be written
 405:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  __VALUE__ Value to be written in the register
 406:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 407:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 408:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VA
 409:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 410:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 411:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Read a value in LPUART register
 412:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  __INSTANCE__ LPUART Instance
 413:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  __REG__ Register to be read
 414:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Register value
 415:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 416:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define LL_LPUART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 417:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 418:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
ARM GAS  /tmp/ccNmDy5j.s 			page 25


 419:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 420:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 421:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EM_Exported_Macros_Helper Helper Macros
 422:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 423:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 424:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 425:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 426:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Compute LPUARTDIV value according to Peripheral Clock and
 427:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         expected Baud Rate (20-bit value of LPUARTDIV is returned)
 428:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  __PERIPHCLK__ Peripheral Clock frequency used for LPUART Instance
 429:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  __PRESCALER__ This parameter can be one of the following values:
 430:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV1
 431:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV2
 432:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV4
 433:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV6
 434:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV8
 435:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV10
 436:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV12
 437:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV16
 438:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV32
 439:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV64
 440:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV128
 441:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV256
 442:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  __BAUDRATE__ Baud Rate value to achieve
 443:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval LPUARTDIV value to be used for BRR register filling
 444:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 445:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** #define __LL_LPUART_DIV(__PERIPHCLK__, __PRESCALER__, __BAUDRATE__) (uint32_t)((((((uint64_t)(__PER
 446:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                                                                 + (uint32_t)((__BAU
 447:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 448:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 449:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 450:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 451:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 452:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 453:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @}
 454:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 455:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 456:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /* Exported functions --------------------------------------------------------*/
 457:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_Exported_Functions LPUART Exported Functions
 458:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 459:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 460:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 461:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /** @defgroup LPUART_LL_EF_Configuration Configuration functions
 462:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @{
 463:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 464:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 465:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 466:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  LPUART Enable
 467:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          UE            LL_LPUART_Enable
 468:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 469:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 470:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 471:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_Enable(USART_TypeDef *LPUARTx)
 472:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 473:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   SET_BIT(LPUARTx->CR1, USART_CR1_UE);
 474:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 475:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
ARM GAS  /tmp/ccNmDy5j.s 			page 26


 476:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 477:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  LPUART Disable
 478:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   When LPUART is disabled, LPUART prescalers and outputs are stopped immediately,
 479:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         and current operations are discarded. The configuration of the LPUART is kept, but all 
 480:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         flags, in the LPUARTx_ISR are set to their default values.
 481:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   In order to go into low-power mode without generating errors on the line,
 482:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         the TE bit must be reset before and the software must wait
 483:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         for the TC bit in the LPUART_ISR to be set before resetting the UE bit.
 484:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         The DMA requests are also reset when UE = 0 so the DMA channel must
 485:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         be disabled before resetting the UE bit.
 486:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          UE            LL_LPUART_Disable
 487:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 488:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 489:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 490:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_Disable(USART_TypeDef *LPUARTx)
 491:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 492:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   CLEAR_BIT(LPUARTx->CR1, USART_CR1_UE);
 493:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 494:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 495:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 496:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Indicate if LPUART is enabled
 497:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          UE            LL_LPUART_IsEnabled
 498:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 499:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval State of bit (1 or 0).
 500:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 501:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_IsEnabled(USART_TypeDef *LPUARTx)
 124              		.loc 3 501 26 view .LVU30
 125              	.LBB27:
 502:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 503:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return ((READ_BIT(LPUARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 126              		.loc 3 503 3 view .LVU31
 127              		.loc 3 503 12 is_stmt 0 view .LVU32
 128 0000 0368     		ldr	r3, [r0]
 129              	.LVL6:
 130              		.loc 3 503 12 view .LVU33
 131              	.LBE27:
 132              	.LBE26:
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   ErrorStatus status = ERROR;
 133              		.loc 1 167 1 view .LVU34
 134 0002 F7B5     		push	{r0, r1, r2, r4, r5, r6, r7, lr}
 135              	.LCFI0:
 136              		.cfi_def_cfa_offset 32
 137              		.cfi_offset 0, -32
 138              		.cfi_offset 1, -28
 139              		.cfi_offset 2, -24
 140              		.cfi_offset 4, -20
 141              		.cfi_offset 5, -16
 142              		.cfi_offset 6, -12
 143              		.cfi_offset 7, -8
 144              		.cfi_offset 14, -4
 145              	.LBB30:
 146              	.LBB28:
 147              		.loc 3 503 12 view .LVU35
 148 0004 0122     		movs	r2, #1
 149 0006 1E00     		movs	r6, r3
 150              	.LBE28:
 151              	.LBE30:
ARM GAS  /tmp/ccNmDy5j.s 			page 27


 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   ErrorStatus status = ERROR;
 152              		.loc 1 167 1 view .LVU36
 153 0008 0400     		movs	r4, r0
 154 000a 0D00     		movs	r5, r1
 155              	.LBB31:
 156              	.LBB29:
 157              		.loc 3 503 12 view .LVU37
 158 000c 1640     		ands	r6, r2
 159              	.LBE29:
 160              	.LBE31:
 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   uint32_t periphclk;
 161              		.loc 1 168 15 view .LVU38
 162 000e 0192     		str	r2, [sp, #4]
 163              		.loc 1 183 6 view .LVU39
 164 0010 1342     		tst	r3, r2
 165 0012 40D1     		bne	.L7
 184:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   {
 185:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     /*---------------------------- LPUART CR1 Configuration -----------------------
 186:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      * Configure LPUARTx CR1 (LPUART Word Length, Parity and Transfer Direction bits) with paramete
 187:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      * - DataWidth:          USART_CR1_M bits according to LPUART_InitStruct->DataWidth value
 188:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to LPUART_InitStruct->Parit
 189:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to LPUART_InitStruct->Transf
 190:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      */
 191:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     MODIFY_REG(LPUARTx->CR1,
 166              		.loc 1 191 5 is_stmt 1 view .LVU40
 167 0014 8B68     		ldr	r3, [r1, #8]
 168 0016 0969     		ldr	r1, [r1, #16]
 169              	.LVL7:
 170              		.loc 1 191 5 is_stmt 0 view .LVU41
 171 0018 0268     		ldr	r2, [r0]
 172 001a 0B43     		orrs	r3, r1
 173 001c 6969     		ldr	r1, [r5, #20]
 174 001e 0B43     		orrs	r3, r1
 175 0020 1E49     		ldr	r1, .L14
 176 0022 0A40     		ands	r2, r1
 177 0024 1343     		orrs	r3, r2
 178 0026 0360     		str	r3, [r0]
 192:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE),
 193:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                (LPUART_InitStruct->DataWidth | LPUART_InitStruct->Parity | LPUART_InitStruct->Trans
 194:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 195:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     /*---------------------------- LPUART CR2 Configuration -----------------------
 196:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      * Configure LPUARTx CR2 (Stop bits) with parameters:
 197:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      * - Stop Bits:          USART_CR2_STOP bits according to LPUART_InitStruct->StopBits value.
 198:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      */
 199:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     LL_LPUART_SetStopBitsLength(LPUARTx, LPUART_InitStruct->StopBits);
 179              		.loc 1 199 5 is_stmt 1 view .LVU42
 180              	.LVL8:
 181              	.LBB32:
 182              	.LBI32:
 504:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 505:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 506:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 507:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  FIFO Mode Enable
 508:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          FIFOEN        LL_LPUART_EnableFIFO
 509:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 510:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 511:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
ARM GAS  /tmp/ccNmDy5j.s 			page 28


 512:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_EnableFIFO(USART_TypeDef *LPUARTx)
 513:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 514:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   SET_BIT(LPUARTx->CR1, USART_CR1_FIFOEN);
 515:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 516:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 517:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 518:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  FIFO Mode Disable
 519:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          FIFOEN        LL_LPUART_DisableFIFO
 520:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 521:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 522:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 523:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_DisableFIFO(USART_TypeDef *LPUARTx)
 524:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 525:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   CLEAR_BIT(LPUARTx->CR1, USART_CR1_FIFOEN);
 526:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 527:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 528:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 529:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Indicate if FIFO Mode is enabled
 530:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          FIFOEN        LL_LPUART_IsEnabledFIFO
 531:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 532:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval State of bit (1 or 0).
 533:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 534:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_IsEnabledFIFO(USART_TypeDef *LPUARTx)
 535:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 536:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return ((READ_BIT(LPUARTx->CR1, USART_CR1_FIFOEN) == (USART_CR1_FIFOEN)) ? 1UL : 0UL);
 537:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 538:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 539:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 540:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Configure TX FIFO Threshold
 541:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          TXFTCFG       LL_LPUART_SetTXFIFOThreshold
 542:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 543:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  Threshold This parameter can be one of the following values:
 544:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8
 545:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4
 546:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2
 547:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4
 548:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
 549:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
 550:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 551:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 552:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetTXFIFOThreshold(USART_TypeDef *LPUARTx, uint32_t Threshold)
 553:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 554:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 555:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 556:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 557:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 558:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Return TX FIFO Threshold Configuration
 559:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          TXFTCFG       LL_LPUART_GetTXFIFOThreshold
 560:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 561:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
 562:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8
 563:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4
 564:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2
 565:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4
 566:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
 567:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
 568:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
ARM GAS  /tmp/ccNmDy5j.s 			page 29


 569:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetTXFIFOThreshold(USART_TypeDef *LPUARTx)
 570:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 571:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 572:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 573:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 574:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 575:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Configure RX FIFO Threshold
 576:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          RXFTCFG       LL_LPUART_SetRXFIFOThreshold
 577:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 578:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  Threshold This parameter can be one of the following values:
 579:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8
 580:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4
 581:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2
 582:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4
 583:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
 584:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
 585:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 586:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 587:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetRXFIFOThreshold(USART_TypeDef *LPUARTx, uint32_t Threshold)
 588:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 589:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 590:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 591:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 592:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 593:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Return RX FIFO Threshold Configuration
 594:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          RXFTCFG       LL_LPUART_GetRXFIFOThreshold
 595:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 596:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
 597:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8
 598:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4
 599:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2
 600:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4
 601:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
 602:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
 603:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 604:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetRXFIFOThreshold(USART_TypeDef *LPUARTx)
 605:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 606:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 607:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 608:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 609:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 610:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Configure TX and RX FIFOs Threshold
 611:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          TXFTCFG       LL_LPUART_ConfigFIFOsThreshold\n
 612:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         CR3          RXFTCFG       LL_LPUART_ConfigFIFOsThreshold
 613:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 614:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  TXThreshold This parameter can be one of the following values:
 615:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8
 616:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4
 617:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2
 618:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4
 619:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
 620:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
 621:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  RXThreshold This parameter can be one of the following values:
 622:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8
 623:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4
 624:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2
 625:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4
ARM GAS  /tmp/ccNmDy5j.s 			page 30


 626:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8
 627:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8
 628:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 629:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 630:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_ConfigFIFOsThreshold(USART_TypeDef *LPUARTx, uint32_t TXThreshold, u
 631:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 632:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR3, USART_CR3_TXFTCFG | USART_CR3_RXFTCFG, (TXThreshold << USART_CR3_TXFTCFG
 633:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 634:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 635:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 636:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  LPUART enabled in STOP Mode
 637:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   When this function is enabled, LPUART is able to wake up the MCU from Stop mode, provid
 638:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         LPUART clock selection is HSI or LSE in RCC.
 639:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          UESM          LL_LPUART_EnableInStopMode
 640:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 641:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 642:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 643:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_EnableInStopMode(USART_TypeDef *LPUARTx)
 644:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 645:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   SET_BIT(LPUARTx->CR1, USART_CR1_UESM);
 646:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 647:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 648:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 649:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  LPUART disabled in STOP Mode
 650:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   When this function is disabled, LPUART is not able to wake up the MCU from Stop mode
 651:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          UESM          LL_LPUART_DisableInStopMode
 652:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 653:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 654:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 655:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_DisableInStopMode(USART_TypeDef *LPUARTx)
 656:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 657:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   CLEAR_BIT(LPUARTx->CR1, USART_CR1_UESM);
 658:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 659:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 660:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 661:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Indicate if LPUART is enabled in STOP Mode
 662:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         (able to wake up MCU from Stop mode or not)
 663:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          UESM          LL_LPUART_IsEnabledInStopMode
 664:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 665:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval State of bit (1 or 0).
 666:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 667:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_IsEnabledInStopMode(USART_TypeDef *LPUARTx)
 668:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 669:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return ((READ_BIT(LPUARTx->CR1, USART_CR1_UESM) == (USART_CR1_UESM)) ? 1UL : 0UL);
 670:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 671:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 672:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 673:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Receiver Enable (Receiver is enabled and begins searching for a start bit)
 674:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          RE            LL_LPUART_EnableDirectionRx
 675:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 676:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 677:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 678:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_EnableDirectionRx(USART_TypeDef *LPUARTx)
 679:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 680:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   SET_BIT(LPUARTx->CR1, USART_CR1_RE);
 681:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 682:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
ARM GAS  /tmp/ccNmDy5j.s 			page 31


 683:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 684:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Receiver Disable
 685:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          RE            LL_LPUART_DisableDirectionRx
 686:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 687:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 688:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 689:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_DisableDirectionRx(USART_TypeDef *LPUARTx)
 690:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 691:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   CLEAR_BIT(LPUARTx->CR1, USART_CR1_RE);
 692:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 693:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 694:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 695:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Transmitter Enable
 696:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          TE            LL_LPUART_EnableDirectionTx
 697:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 698:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 699:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 700:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_EnableDirectionTx(USART_TypeDef *LPUARTx)
 701:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 702:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   SET_BIT(LPUARTx->CR1, USART_CR1_TE);
 703:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 704:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 705:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 706:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Transmitter Disable
 707:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          TE            LL_LPUART_DisableDirectionTx
 708:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 709:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 710:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 711:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_DisableDirectionTx(USART_TypeDef *LPUARTx)
 712:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 713:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   CLEAR_BIT(LPUARTx->CR1, USART_CR1_TE);
 714:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 715:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 716:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 717:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Configure simultaneously enabled/disabled states
 718:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         of Transmitter and Receiver
 719:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          RE            LL_LPUART_SetTransferDirection\n
 720:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         CR1          TE            LL_LPUART_SetTransferDirection
 721:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 722:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  TransferDirection This parameter can be one of the following values:
 723:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DIRECTION_NONE
 724:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DIRECTION_RX
 725:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DIRECTION_TX
 726:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DIRECTION_TX_RX
 727:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 728:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 729:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetTransferDirection(USART_TypeDef *LPUARTx, uint32_t TransferDirect
 730:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 731:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 732:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 733:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 734:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 735:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Return enabled/disabled states of Transmitter and Receiver
 736:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          RE            LL_LPUART_GetTransferDirection\n
 737:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         CR1          TE            LL_LPUART_GetTransferDirection
 738:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 739:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
ARM GAS  /tmp/ccNmDy5j.s 			page 32


 740:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DIRECTION_NONE
 741:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DIRECTION_RX
 742:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DIRECTION_TX
 743:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DIRECTION_TX_RX
 744:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 745:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetTransferDirection(USART_TypeDef *LPUARTx)
 746:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 747:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_RE | USART_CR1_TE));
 748:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 749:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 750:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 751:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Configure Parity (enabled/disabled and parity mode if enabled)
 752:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   This function selects if hardware parity control (generation and detection) is enabled 
 753:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         When the parity control is enabled (Odd or Even), computed parity bit is inserted at th
 754:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         (depending on data width) and parity is checked on the received data.
 755:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          PS            LL_LPUART_SetParity\n
 756:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         CR1          PCE           LL_LPUART_SetParity
 757:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 758:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  Parity This parameter can be one of the following values:
 759:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PARITY_NONE
 760:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PARITY_EVEN
 761:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PARITY_ODD
 762:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 763:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 764:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetParity(USART_TypeDef *LPUARTx, uint32_t Parity)
 765:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 766:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 767:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 768:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 769:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 770:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Return Parity configuration (enabled/disabled and parity mode if enabled)
 771:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          PS            LL_LPUART_GetParity\n
 772:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         CR1          PCE           LL_LPUART_GetParity
 773:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 774:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
 775:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PARITY_NONE
 776:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PARITY_EVEN
 777:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PARITY_ODD
 778:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 779:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetParity(USART_TypeDef *LPUARTx)
 780:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 781:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 782:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 783:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 784:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 785:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Set Receiver Wake Up method from Mute mode.
 786:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          WAKE          LL_LPUART_SetWakeUpMethod
 787:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 788:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  Method This parameter can be one of the following values:
 789:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_WAKEUP_IDLELINE
 790:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_WAKEUP_ADDRESSMARK
 791:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 792:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 793:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetWakeUpMethod(USART_TypeDef *LPUARTx, uint32_t Method)
 794:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 795:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR1, USART_CR1_WAKE, Method);
 796:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
ARM GAS  /tmp/ccNmDy5j.s 			page 33


 797:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 798:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 799:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Return Receiver Wake Up method from Mute mode
 800:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          WAKE          LL_LPUART_GetWakeUpMethod
 801:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 802:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
 803:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_WAKEUP_IDLELINE
 804:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_WAKEUP_ADDRESSMARK
 805:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 806:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetWakeUpMethod(USART_TypeDef *LPUARTx)
 807:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 808:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_WAKE));
 809:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 810:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 811:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 812:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Set Word length (nb of data bits, excluding start and stop bits)
 813:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          M             LL_LPUART_SetDataWidth
 814:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 815:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  DataWidth This parameter can be one of the following values:
 816:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DATAWIDTH_7B
 817:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DATAWIDTH_8B
 818:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DATAWIDTH_9B
 819:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 820:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 821:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetDataWidth(USART_TypeDef *LPUARTx, uint32_t DataWidth)
 822:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 823:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR1, USART_CR1_M, DataWidth);
 824:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 825:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 826:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 827:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Return Word length (i.e. nb of data bits, excluding start and stop bits)
 828:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          M             LL_LPUART_GetDataWidth
 829:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 830:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
 831:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DATAWIDTH_7B
 832:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DATAWIDTH_8B
 833:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DATAWIDTH_9B
 834:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 835:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetDataWidth(USART_TypeDef *LPUARTx)
 836:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 837:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_M));
 838:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 839:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 840:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 841:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Allow switch between Mute Mode and Active mode
 842:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          MME           LL_LPUART_EnableMuteMode
 843:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 844:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 845:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 846:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_EnableMuteMode(USART_TypeDef *LPUARTx)
 847:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 848:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   SET_BIT(LPUARTx->CR1, USART_CR1_MME);
 849:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 850:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 851:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 852:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Prevent Mute Mode use. Set Receiver in active mode permanently.
 853:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          MME           LL_LPUART_DisableMuteMode
ARM GAS  /tmp/ccNmDy5j.s 			page 34


 854:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 855:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 856:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 857:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_DisableMuteMode(USART_TypeDef *LPUARTx)
 858:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 859:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   CLEAR_BIT(LPUARTx->CR1, USART_CR1_MME);
 860:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 861:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 862:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 863:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Indicate if switch between Mute Mode and Active mode is allowed
 864:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          MME           LL_LPUART_IsEnabledMuteMode
 865:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 866:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval State of bit (1 or 0).
 867:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 868:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_IsEnabledMuteMode(USART_TypeDef *LPUARTx)
 869:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 870:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return ((READ_BIT(LPUARTx->CR1, USART_CR1_MME) == (USART_CR1_MME)) ? 1UL : 0UL);
 871:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 872:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 873:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 874:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Configure Clock source prescaler for baudrate generator and oversampling
 875:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll PRESC        PRESCALER     LL_LPUART_SetPrescaler
 876:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 877:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  PrescalerValue This parameter can be one of the following values:
 878:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV1
 879:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV2
 880:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV4
 881:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV6
 882:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV8
 883:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV10
 884:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV12
 885:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV16
 886:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV32
 887:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV64
 888:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV128
 889:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV256
 890:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 891:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 892:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetPrescaler(USART_TypeDef *LPUARTx, uint32_t PrescalerValue)
 893:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 894:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 895:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 896:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 897:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 898:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Retrieve the Clock source prescaler for baudrate generator and oversampling
 899:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll PRESC        PRESCALER     LL_LPUART_GetPrescaler
 900:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 901:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
 902:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV1
 903:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV2
 904:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV4
 905:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV6
 906:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV8
 907:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV10
 908:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV12
 909:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV16
 910:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV32
ARM GAS  /tmp/ccNmDy5j.s 			page 35


 911:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV64
 912:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV128
 913:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV256
 914:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 915:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetPrescaler(USART_TypeDef *LPUARTx)
 916:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 917:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->PRESC, USART_PRESC_PRESCALER));
 918:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 919:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 920:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 921:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Set the length of the stop bits
 922:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          STOP          LL_LPUART_SetStopBitsLength
 923:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 924:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  StopBits This parameter can be one of the following values:
 925:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_STOPBITS_1
 926:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_STOPBITS_2
 927:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 928:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 929:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetStopBitsLength(USART_TypeDef *LPUARTx, uint32_t StopBits)
 183              		.loc 3 929 22 view .LVU43
 184              	.LBB33:
 930:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 931:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR2, USART_CR2_STOP, StopBits);
 185              		.loc 3 931 3 view .LVU44
 186 0028 4368     		ldr	r3, [r0, #4]
 187 002a 1D4A     		ldr	r2, .L14+4
 188 002c 1340     		ands	r3, r2
 189 002e EA68     		ldr	r2, [r5, #12]
 190 0030 1343     		orrs	r3, r2
 191 0032 4360     		str	r3, [r0, #4]
 192              	.LVL9:
 193              		.loc 3 931 3 is_stmt 0 view .LVU45
 194              	.LBE33:
 195              	.LBE32:
 200:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 201:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     /*---------------------------- LPUART CR3 Configuration -----------------------
 202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      * Configure LPUARTx CR3 (Hardware Flow Control) with parameters:
 203:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to LPUART_InitStruct->H
 204:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      */
 205:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     LL_LPUART_SetHWFlowCtrl(LPUARTx, LPUART_InitStruct->HardwareFlowControl);
 196              		.loc 1 205 5 is_stmt 1 view .LVU46
 197              	.LBB34:
 198              	.LBI34:
 932:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 933:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 934:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 935:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Retrieve the length of the stop bits
 936:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          STOP          LL_LPUART_GetStopBitsLength
 937:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 938:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
 939:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_STOPBITS_1
 940:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_STOPBITS_2
 941:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 942:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetStopBitsLength(USART_TypeDef *LPUARTx)
 943:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 944:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_STOP));
 945:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
ARM GAS  /tmp/ccNmDy5j.s 			page 36


 946:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 947:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 948:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Configure Character frame format (Datawidth, Parity control, Stop Bits)
 949:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   Call of this function is equivalent to following function call sequence :
 950:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         - Data Width configuration using @ref LL_LPUART_SetDataWidth() function
 951:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         - Parity Control and mode configuration using @ref LL_LPUART_SetParity() function
 952:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         - Stop bits configuration using @ref LL_LPUART_SetStopBitsLength() function
 953:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR1          PS            LL_LPUART_ConfigCharacter\n
 954:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         CR1          PCE           LL_LPUART_ConfigCharacter\n
 955:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         CR1          M             LL_LPUART_ConfigCharacter\n
 956:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         CR2          STOP          LL_LPUART_ConfigCharacter
 957:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 958:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  DataWidth This parameter can be one of the following values:
 959:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DATAWIDTH_7B
 960:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DATAWIDTH_8B
 961:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_DATAWIDTH_9B
 962:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  Parity This parameter can be one of the following values:
 963:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PARITY_NONE
 964:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PARITY_EVEN
 965:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PARITY_ODD
 966:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  StopBits This parameter can be one of the following values:
 967:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_STOPBITS_1
 968:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_STOPBITS_2
 969:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 970:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 971:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_ConfigCharacter(USART_TypeDef *LPUARTx, uint32_t DataWidth, uint32_t
 972:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                                uint32_t StopBits)
 973:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 974:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
 975:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR2, USART_CR2_STOP, StopBits);
 976:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 977:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 978:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 979:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Configure TX/RX pins swapping setting.
 980:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          SWAP          LL_LPUART_SetTXRXSwap
 981:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 982:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  SwapConfig This parameter can be one of the following values:
 983:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_TXRX_STANDARD
 984:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_TXRX_SWAPPED
 985:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
 986:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
 987:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetTXRXSwap(USART_TypeDef *LPUARTx, uint32_t SwapConfig)
 988:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 989:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR2, USART_CR2_SWAP, SwapConfig);
 990:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 991:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
 992:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
 993:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Retrieve TX/RX pins swapping configuration.
 994:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          SWAP          LL_LPUART_GetTXRXSwap
 995:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
 996:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
 997:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_TXRX_STANDARD
 998:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_TXRX_SWAPPED
 999:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1000:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetTXRXSwap(USART_TypeDef *LPUARTx)
1001:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1002:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_SWAP));
ARM GAS  /tmp/ccNmDy5j.s 			page 37


1003:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1004:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1005:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1006:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Configure RX pin active level logic
1007:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          RXINV         LL_LPUART_SetRXPinLevel
1008:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1009:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  PinInvMethod This parameter can be one of the following values:
1010:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_RXPIN_LEVEL_STANDARD
1011:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_RXPIN_LEVEL_INVERTED
1012:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
1013:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1014:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetRXPinLevel(USART_TypeDef *LPUARTx, uint32_t PinInvMethod)
1015:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1016:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR2, USART_CR2_RXINV, PinInvMethod);
1017:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1018:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1019:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1020:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Retrieve RX pin active level logic configuration
1021:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          RXINV         LL_LPUART_GetRXPinLevel
1022:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1023:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
1024:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_RXPIN_LEVEL_STANDARD
1025:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_RXPIN_LEVEL_INVERTED
1026:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1027:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetRXPinLevel(USART_TypeDef *LPUARTx)
1028:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1029:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_RXINV));
1030:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1031:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1032:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1033:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Configure TX pin active level logic
1034:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          TXINV         LL_LPUART_SetTXPinLevel
1035:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1036:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  PinInvMethod This parameter can be one of the following values:
1037:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_TXPIN_LEVEL_STANDARD
1038:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_TXPIN_LEVEL_INVERTED
1039:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
1040:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1041:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetTXPinLevel(USART_TypeDef *LPUARTx, uint32_t PinInvMethod)
1042:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1043:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR2, USART_CR2_TXINV, PinInvMethod);
1044:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1045:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1046:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1047:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Retrieve TX pin active level logic configuration
1048:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          TXINV         LL_LPUART_GetTXPinLevel
1049:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1050:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
1051:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_TXPIN_LEVEL_STANDARD
1052:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_TXPIN_LEVEL_INVERTED
1053:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1054:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetTXPinLevel(USART_TypeDef *LPUARTx)
1055:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1056:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_TXINV));
1057:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1058:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1059:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
ARM GAS  /tmp/ccNmDy5j.s 			page 38


1060:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Configure Binary data logic.
1061:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *
1062:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   Allow to define how Logical data from the data register are send/received :
1063:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         either in positive/direct logic (1=H, 0=L) or in negative/inverse logic (1=L, 0=H)
1064:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          DATAINV       LL_LPUART_SetBinaryDataLogic
1065:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1066:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  DataLogic This parameter can be one of the following values:
1067:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_BINARY_LOGIC_POSITIVE
1068:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_BINARY_LOGIC_NEGATIVE
1069:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
1070:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1071:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetBinaryDataLogic(USART_TypeDef *LPUARTx, uint32_t DataLogic)
1072:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1073:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR2, USART_CR2_DATAINV, DataLogic);
1074:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1075:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1076:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1077:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Retrieve Binary data configuration
1078:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          DATAINV       LL_LPUART_GetBinaryDataLogic
1079:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1080:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
1081:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_BINARY_LOGIC_POSITIVE
1082:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_BINARY_LOGIC_NEGATIVE
1083:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1084:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetBinaryDataLogic(USART_TypeDef *LPUARTx)
1085:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1086:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_DATAINV));
1087:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1088:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1089:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1090:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Configure transfer bit order (either Less or Most Significant Bit First)
1091:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   MSB First means data is transmitted/received with the MSB first, following the start bi
1092:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         LSB First means data is transmitted/received with data bit 0 first, following the start
1093:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          MSBFIRST      LL_LPUART_SetTransferBitOrder
1094:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1095:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  BitOrder This parameter can be one of the following values:
1096:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_BITORDER_LSBFIRST
1097:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_BITORDER_MSBFIRST
1098:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
1099:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1100:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetTransferBitOrder(USART_TypeDef *LPUARTx, uint32_t BitOrder)
1101:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1102:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR2, USART_CR2_MSBFIRST, BitOrder);
1103:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1104:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1105:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1106:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Return transfer bit order (either Less or Most Significant Bit First)
1107:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   MSB First means data is transmitted/received with the MSB first, following the start bi
1108:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         LSB First means data is transmitted/received with data bit 0 first, following the start
1109:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          MSBFIRST      LL_LPUART_GetTransferBitOrder
1110:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1111:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
1112:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_BITORDER_LSBFIRST
1113:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_BITORDER_MSBFIRST
1114:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1115:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetTransferBitOrder(USART_TypeDef *LPUARTx)
1116:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
ARM GAS  /tmp/ccNmDy5j.s 			page 39


1117:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_MSBFIRST));
1118:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1119:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1120:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1121:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Set Address of the LPUART node.
1122:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   This is used in multiprocessor communication during Mute mode or Stop mode,
1123:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         for wake up with address mark detection.
1124:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   4bits address node is used when 4-bit Address Detection is selected in ADDM7.
1125:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         (b7-b4 should be set to 0)
1126:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         8bits address node is used when 7-bit Address Detection is selected in ADDM7.
1127:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         (This is used in multiprocessor communication during Mute mode or Stop mode,
1128:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         for wake up with 7-bit address mark detection.
1129:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         The MSB of the character sent by the transmitter should be equal to 1.
1130:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         It may also be used for character detection during normal reception,
1131:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         Mute mode inactive (for example, end of block detection in ModBus protocol).
1132:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         In this case, the whole received character (8-bit) is compared to the ADD[7:0]
1133:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         value and CMF flag is set on match)
1134:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          ADD           LL_LPUART_ConfigNodeAddress\n
1135:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         CR2          ADDM7         LL_LPUART_ConfigNodeAddress
1136:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1137:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  AddressLen This parameter can be one of the following values:
1138:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_ADDRESS_DETECT_4B
1139:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_ADDRESS_DETECT_7B
1140:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  NodeAddress 4 or 7 bit Address of the LPUART node.
1141:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
1142:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1143:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_ConfigNodeAddress(USART_TypeDef *LPUARTx, uint32_t AddressLen, uint3
1144:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1145:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR2, USART_CR2_ADD | USART_CR2_ADDM7,
1146:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****              (uint32_t)(AddressLen | (NodeAddress << USART_CR2_ADD_Pos)));
1147:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1148:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1149:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1150:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Return 8 bit Address of the LPUART node as set in ADD field of CR2.
1151:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   If 4-bit Address Detection is selected in ADDM7,
1152:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         only 4bits (b3-b0) of returned value are relevant (b31-b4 are not relevant)
1153:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         If 7-bit Address Detection is selected in ADDM7,
1154:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         only 8bits (b7-b0) of returned value are relevant (b31-b8 are not relevant)
1155:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          ADD           LL_LPUART_GetNodeAddress
1156:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1157:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Address of the LPUART node (Value between Min_Data=0 and Max_Data=255)
1158:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1159:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetNodeAddress(USART_TypeDef *LPUARTx)
1160:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1161:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_ADD) >> USART_CR2_ADD_Pos);
1162:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1163:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1164:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1165:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Return Length of Node Address used in Address Detection mode (7-bit or 4-bit)
1166:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR2          ADDM7         LL_LPUART_GetNodeAddressLen
1167:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1168:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
1169:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_ADDRESS_DETECT_4B
1170:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_ADDRESS_DETECT_7B
1171:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1172:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetNodeAddressLen(USART_TypeDef *LPUARTx)
1173:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
ARM GAS  /tmp/ccNmDy5j.s 			page 40


1174:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_ADDM7));
1175:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1176:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1177:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1178:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Enable RTS HW Flow Control
1179:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          RTSE          LL_LPUART_EnableRTSHWFlowCtrl
1180:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1181:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
1182:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1183:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_EnableRTSHWFlowCtrl(USART_TypeDef *LPUARTx)
1184:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1185:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   SET_BIT(LPUARTx->CR3, USART_CR3_RTSE);
1186:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1187:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1188:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1189:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Disable RTS HW Flow Control
1190:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          RTSE          LL_LPUART_DisableRTSHWFlowCtrl
1191:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1192:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
1193:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1194:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_DisableRTSHWFlowCtrl(USART_TypeDef *LPUARTx)
1195:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1196:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   CLEAR_BIT(LPUARTx->CR3, USART_CR3_RTSE);
1197:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1198:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1199:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1200:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Enable CTS HW Flow Control
1201:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          CTSE          LL_LPUART_EnableCTSHWFlowCtrl
1202:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1203:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
1204:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1205:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_EnableCTSHWFlowCtrl(USART_TypeDef *LPUARTx)
1206:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1207:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   SET_BIT(LPUARTx->CR3, USART_CR3_CTSE);
1208:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1209:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1210:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1211:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Disable CTS HW Flow Control
1212:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          CTSE          LL_LPUART_DisableCTSHWFlowCtrl
1213:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1214:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
1215:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1216:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_DisableCTSHWFlowCtrl(USART_TypeDef *LPUARTx)
1217:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1218:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   CLEAR_BIT(LPUARTx->CR3, USART_CR3_CTSE);
1219:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1220:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1221:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1222:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Configure HW Flow Control mode (both CTS and RTS)
1223:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          RTSE          LL_LPUART_SetHWFlowCtrl\n
1224:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         CR3          CTSE          LL_LPUART_SetHWFlowCtrl
1225:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1226:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  HardwareFlowControl This parameter can be one of the following values:
1227:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_HWCONTROL_NONE
1228:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_HWCONTROL_RTS
1229:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_HWCONTROL_CTS
1230:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_HWCONTROL_RTS_CTS
ARM GAS  /tmp/ccNmDy5j.s 			page 41


1231:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
1232:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1233:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetHWFlowCtrl(USART_TypeDef *LPUARTx, uint32_t HardwareFlowControl)
 199              		.loc 3 1233 22 view .LVU47
 200              	.LBB35:
1234:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1235:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 201              		.loc 3 1235 3 view .LVU48
 202 0034 8368     		ldr	r3, [r0, #8]
 203 0036 1B4A     		ldr	r2, .L14+8
 204 0038 1340     		ands	r3, r2
 205 003a AA69     		ldr	r2, [r5, #24]
 206 003c 1343     		orrs	r3, r2
 207 003e 8360     		str	r3, [r0, #8]
 208              	.LVL10:
 209              		.loc 3 1235 3 is_stmt 0 view .LVU49
 210              	.LBE35:
 211              	.LBE34:
 206:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 207:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     /*---------------------------- LPUART BRR Configuration -----------------------
 208:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      * Retrieve Clock frequency used for LPUART Peripheral
 209:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      */
 210:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     periphclk = LL_RCC_GetLPUARTClockFreq(LL_RCC_LPUART1_CLKSOURCE);
 212              		.loc 1 210 5 is_stmt 1 view .LVU50
 213              		.loc 1 210 17 is_stmt 0 view .LVU51
 214 0040 C020     		movs	r0, #192
 215              	.LVL11:
 216              		.loc 1 210 17 view .LVU52
 217 0042 0001     		lsls	r0, r0, #4
 218 0044 FFF7FEFF 		bl	LL_RCC_GetLPUARTClockFreq
 219              	.LVL12:
 211:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 212:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     /* Configure the LPUART Baud Rate :
 213:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****        - prescaler value is required
 214:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****        - valid baud rate value (different from 0) is required
 215:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****        - Peripheral clock as returned by RCC service, should be valid (different from 0).
 216:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     */
 217:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 220              		.loc 1 217 5 is_stmt 1 view .LVU53
 221              		.loc 1 217 8 is_stmt 0 view .LVU54
 222 0048 0028     		cmp	r0, #0
 223 004a 1DD0     		beq	.L8
 218:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****         && (LPUART_InitStruct->BaudRate != 0U))
 224              		.loc 1 218 30 view .LVU55
 225 004c 6F68     		ldr	r7, [r5, #4]
 226              		.loc 1 218 9 view .LVU56
 227 004e 002F     		cmp	r7, #0
 228 0050 1AD0     		beq	.L8
 219:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     {
 220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****       status = SUCCESS;
 229              		.loc 1 220 7 is_stmt 1 view .LVU57
 230              	.LVL13:
 221:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****       LL_LPUART_SetBaudRate(LPUARTx,
 231              		.loc 1 221 7 view .LVU58
 232              	.LBB36:
 233              	.LBI36:
1236:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
ARM GAS  /tmp/ccNmDy5j.s 			page 42


1237:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1238:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1239:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Return HW Flow Control configuration (both CTS and RTS)
1240:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          RTSE          LL_LPUART_GetHWFlowCtrl\n
1241:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         CR3          CTSE          LL_LPUART_GetHWFlowCtrl
1242:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1243:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
1244:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_HWCONTROL_NONE
1245:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_HWCONTROL_RTS
1246:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_HWCONTROL_CTS
1247:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_HWCONTROL_RTS_CTS
1248:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1249:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetHWFlowCtrl(USART_TypeDef *LPUARTx)
1250:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1251:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
1252:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1253:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1254:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1255:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Enable Overrun detection
1256:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          OVRDIS        LL_LPUART_EnableOverrunDetect
1257:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1258:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
1259:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1260:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_EnableOverrunDetect(USART_TypeDef *LPUARTx)
1261:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1262:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   CLEAR_BIT(LPUARTx->CR3, USART_CR3_OVRDIS);
1263:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1264:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1265:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1266:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Disable Overrun detection
1267:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          OVRDIS        LL_LPUART_DisableOverrunDetect
1268:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1269:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
1270:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1271:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_DisableOverrunDetect(USART_TypeDef *LPUARTx)
1272:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1273:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   SET_BIT(LPUARTx->CR3, USART_CR3_OVRDIS);
1274:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1275:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1276:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1277:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Indicate if Overrun detection is enabled
1278:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          OVRDIS        LL_LPUART_IsEnabledOverrunDetect
1279:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1280:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval State of bit (1 or 0).
1281:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1282:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_IsEnabledOverrunDetect(USART_TypeDef *LPUARTx)
1283:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1284:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return ((READ_BIT(LPUARTx->CR3, USART_CR3_OVRDIS) != USART_CR3_OVRDIS) ? 1UL : 0UL);
1285:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1286:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1287:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1288:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Select event type for Wake UP Interrupt Flag (WUS[1:0] bits)
1289:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          WUS           LL_LPUART_SetWKUPType
1290:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1291:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  Type This parameter can be one of the following values:
1292:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_WAKEUP_ON_ADDRESS
1293:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_WAKEUP_ON_STARTBIT
ARM GAS  /tmp/ccNmDy5j.s 			page 43


1294:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_WAKEUP_ON_RXNE
1295:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
1296:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1297:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetWKUPType(USART_TypeDef *LPUARTx, uint32_t Type)
1298:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1299:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   MODIFY_REG(LPUARTx->CR3, USART_CR3_WUS, Type);
1300:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1301:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1302:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1303:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Return event type for Wake UP Interrupt Flag (WUS[1:0] bits)
1304:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll CR3          WUS           LL_LPUART_GetWKUPType
1305:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1306:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval Returned value can be one of the following values:
1307:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_WAKEUP_ON_ADDRESS
1308:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_WAKEUP_ON_STARTBIT
1309:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_WAKEUP_ON_RXNE
1310:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1311:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE uint32_t LL_LPUART_GetWKUPType(USART_TypeDef *LPUARTx)
1312:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1313:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_WUS));
1314:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
1315:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** 
1316:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** /**
1317:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @brief  Configure LPUART BRR register for achieving expected Baud Rate value.
1318:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *
1319:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   Compute and set LPUARTDIV value in BRR Register (full BRR content)
1320:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         according to used Peripheral Clock and expected Baud Rate values
1321:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   Peripheral clock and Baud Rate values provided as function parameters should be valid
1322:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         (Baud rate value != 0).
1323:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @note   Provided that LPUARTx_BRR must be > = 0x300 and LPUART_BRR is 20-bit,
1324:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         a care should be taken when generating high baud rates using high PeriphClk
1325:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         values. PeriphClk must be in the range [3 x BaudRate, 4096 x BaudRate].
1326:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @rmtoll BRR          BRR           LL_LPUART_SetBaudRate
1327:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  LPUARTx LPUART Instance
1328:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  PeriphClk Peripheral Clock
1329:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  PrescalerValue This parameter can be one of the following values:
1330:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV1
1331:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV2
1332:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV4
1333:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV6
1334:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV8
1335:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV10
1336:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV12
1337:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV16
1338:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV32
1339:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV64
1340:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV128
1341:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   *         @arg @ref LL_LPUART_PRESCALER_DIV256
1342:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @param  BaudRate Baud Rate
1343:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   * @retval None
1344:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   */
1345:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** __STATIC_INLINE void LL_LPUART_SetBaudRate(USART_TypeDef *LPUARTx, uint32_t PeriphClk, uint32_t Pre
 234              		.loc 3 1345 22 view .LVU59
 235              	.LBB37:
1346:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****                                            uint32_t BaudRate)
1347:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
1348:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h ****   LPUARTx->BRR = __LL_LPUART_DIV(PeriphClk, PrescalerValue, BaudRate);
ARM GAS  /tmp/ccNmDy5j.s 			page 44


 236              		.loc 3 1348 3 view .LVU60
 237              		.loc 3 1348 18 is_stmt 0 view .LVU61
 238 0052 2B68     		ldr	r3, [r5]
 239 0054 144A     		ldr	r2, .L14+12
 240 0056 9BB2     		uxth	r3, r3
 241 0058 5B00     		lsls	r3, r3, #1
 242 005a D25A     		ldrh	r2, [r2, r3]
 243 005c 3100     		movs	r1, r6
 244 005e 3300     		movs	r3, r6
 245 0060 FFF7FEFF 		bl	__aeabi_uldivmod
 246              	.LVL14:
 247              		.loc 3 1348 18 view .LVU62
 248 0064 030E     		lsrs	r3, r0, #24
 249 0066 9C46     		mov	ip, r3
 250 0068 0B02     		lsls	r3, r1, #8
 251 006a 6146     		mov	r1, ip
 252 006c 0B43     		orrs	r3, r1
 253 006e 3100     		movs	r1, r6
 254 0070 0202     		lsls	r2, r0, #8
 255 0072 7808     		lsrs	r0, r7, #1
 256 0074 8018     		adds	r0, r0, r2
 257 0076 5941     		adcs	r1, r1, r3
 258 0078 3A00     		movs	r2, r7
 259 007a 3300     		movs	r3, r6
 260 007c FFF7FEFF 		bl	__aeabi_uldivmod
 261              	.LVL15:
 262 0080 0003     		lsls	r0, r0, #12
 263 0082 000B     		lsrs	r0, r0, #12
 264              		.loc 3 1348 16 view .LVU63
 265 0084 E060     		str	r0, [r4, #12]
 266              	.LBE37:
 267              	.LBE36:
 220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****       LL_LPUART_SetBaudRate(LPUARTx,
 268              		.loc 1 220 14 view .LVU64
 269 0086 0196     		str	r6, [sp, #4]
 270              	.LVL16:
 271              	.L8:
 222:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                             periphclk,
 223:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                             LPUART_InitStruct->PrescalerValue,
 224:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****                             LPUART_InitStruct->BaudRate);
 225:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 226:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****       /* Check BRR is greater than or equal to 0x300 */
 227:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****       assert_param(IS_LL_LPUART_BRR_MIN(LPUARTx->BRR));
 272              		.loc 1 227 7 is_stmt 1 view .LVU65
 228:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 229:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****       /* Check BRR is lower than or equal to 0xFFFFF */
 230:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****       assert_param(IS_LL_LPUART_BRR_MAX(LPUARTx->BRR));
 273              		.loc 1 230 7 view .LVU66
 231:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     }
 232:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 233:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     /*---------------------------- LPUART PRESC Configuration -----------------------
 234:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      * Configure LPUARTx PRESC (Prescaler) with parameters:
 235:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      * - PrescalerValue: LPUART_PRESC_PRESCALER bits according to LPUART_InitStruct->PrescalerValue
 236:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****      */
 237:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****     LL_LPUART_SetPrescaler(LPUARTx, LPUART_InitStruct->PrescalerValue);
 274              		.loc 1 237 5 view .LVU67
 275              	.LBB38:
ARM GAS  /tmp/ccNmDy5j.s 			page 45


 276              	.LBI38:
 892:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** {
 277              		.loc 3 892 22 view .LVU68
 278              	.LBB39:
 894:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 279              		.loc 3 894 3 view .LVU69
 280 0088 0F21     		movs	r1, #15
 281 008a E26A     		ldr	r2, [r4, #44]
 282 008c 2B68     		ldr	r3, [r5]
 283 008e 8A43     		bics	r2, r1
 284 0090 9BB2     		uxth	r3, r3
 285 0092 1343     		orrs	r3, r2
 286 0094 E362     		str	r3, [r4, #44]
 287              	.LVL17:
 288              	.L7:
 894:Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_lpuart.h **** }
 289              		.loc 3 894 3 is_stmt 0 view .LVU70
 290              	.LBE39:
 291              	.LBE38:
 238:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   }
 239:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 240:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   return (status);
 292              		.loc 1 240 3 is_stmt 1 view .LVU71
 241:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** }
 293              		.loc 1 241 1 is_stmt 0 view .LVU72
 294 0096 0198     		ldr	r0, [sp, #4]
 295              		@ sp needed
 296              	.LVL18:
 297              	.LVL19:
 298              		.loc 1 241 1 view .LVU73
 299 0098 FEBD     		pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 300              	.L15:
 301 009a C046     		.align	2
 302              	.L14:
 303 009c F3E9FFEF 		.word	-268441101
 304 00a0 FFCFFFFF 		.word	-12289
 305 00a4 FFFCFFFF 		.word	-769
 306 00a8 00000000 		.word	.LANCHOR0
 307              		.cfi_endproc
 308              	.LFE489:
 310              		.section	.text.LL_LPUART_StructInit,"ax",%progbits
 311              		.align	1
 312              		.global	LL_LPUART_StructInit
 313              		.syntax unified
 314              		.code	16
 315              		.thumb_func
 316              		.fpu softvfp
 318              	LL_LPUART_StructInit:
 319              	.LVL20:
 320              	.LFB490:
 242:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 243:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** /**
 244:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @brief Set each @ref LL_LPUART_InitTypeDef field to default value.
 245:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @param LPUART_InitStruct pointer to a @ref LL_LPUART_InitTypeDef structure
 246:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   *                          whose fields will be set to default values.
 247:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   * @retval None
 248:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   */
ARM GAS  /tmp/ccNmDy5j.s 			page 46


 249:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** 
 250:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** void LL_LPUART_StructInit(LL_LPUART_InitTypeDef *LPUART_InitStruct)
 251:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** {
 321              		.loc 1 251 1 is_stmt 1 view -0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 252:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   /* Set LPUART_InitStruct fields to default values */
 253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->PrescalerValue      = LL_LPUART_PRESCALER_DIV1;
 326              		.loc 1 253 3 view .LVU75
 254:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->BaudRate            = 9600U;
 327              		.loc 1 254 42 is_stmt 0 view .LVU76
 328 0000 9622     		movs	r2, #150
 329 0002 9201     		lsls	r2, r2, #6
 253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->BaudRate            = 9600U;
 330              		.loc 1 253 42 view .LVU77
 331 0004 0023     		movs	r3, #0
 332              		.loc 1 254 42 view .LVU78
 333 0006 4260     		str	r2, [r0, #4]
 255:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->DataWidth           = LL_LPUART_DATAWIDTH_8B;
 256:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->StopBits            = LL_LPUART_STOPBITS_1;
 257:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->Parity              = LL_LPUART_PARITY_NONE ;
 258:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->TransferDirection   = LL_LPUART_DIRECTION_TX_RX;
 334              		.loc 1 258 42 view .LVU79
 335 0008 0C22     		movs	r2, #12
 259:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->HardwareFlowControl = LL_LPUART_HWCONTROL_NONE;
 260:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** }
 336              		.loc 1 260 1 view .LVU80
 337              		@ sp needed
 253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->BaudRate            = 9600U;
 338              		.loc 1 253 42 view .LVU81
 339 000a 0360     		str	r3, [r0]
 254:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->DataWidth           = LL_LPUART_DATAWIDTH_8B;
 340              		.loc 1 254 3 is_stmt 1 view .LVU82
 255:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->StopBits            = LL_LPUART_STOPBITS_1;
 341              		.loc 1 255 3 view .LVU83
 255:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->StopBits            = LL_LPUART_STOPBITS_1;
 342              		.loc 1 255 42 is_stmt 0 view .LVU84
 343 000c 8360     		str	r3, [r0, #8]
 256:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->Parity              = LL_LPUART_PARITY_NONE ;
 344              		.loc 1 256 3 is_stmt 1 view .LVU85
 256:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->Parity              = LL_LPUART_PARITY_NONE ;
 345              		.loc 1 256 42 is_stmt 0 view .LVU86
 346 000e C360     		str	r3, [r0, #12]
 257:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->TransferDirection   = LL_LPUART_DIRECTION_TX_RX;
 347              		.loc 1 257 3 is_stmt 1 view .LVU87
 257:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->TransferDirection   = LL_LPUART_DIRECTION_TX_RX;
 348              		.loc 1 257 42 is_stmt 0 view .LVU88
 349 0010 0361     		str	r3, [r0, #16]
 258:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->HardwareFlowControl = LL_LPUART_HWCONTROL_NONE;
 350              		.loc 1 258 3 is_stmt 1 view .LVU89
 258:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c ****   LPUART_InitStruct->HardwareFlowControl = LL_LPUART_HWCONTROL_NONE;
 351              		.loc 1 258 42 is_stmt 0 view .LVU90
 352 0012 4261     		str	r2, [r0, #20]
 259:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** }
 353              		.loc 1 259 3 is_stmt 1 view .LVU91
ARM GAS  /tmp/ccNmDy5j.s 			page 47


 259:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_lpuart.c **** }
 354              		.loc 1 259 42 is_stmt 0 view .LVU92
 355 0014 8361     		str	r3, [r0, #24]
 356              		.loc 1 260 1 view .LVU93
 357 0016 7047     		bx	lr
 358              		.cfi_endproc
 359              	.LFE490:
 361              		.section	.rodata.LPUART_PRESCALER_TAB,"a"
 362              		.align	1
 363              		.set	.LANCHOR0,. + 0
 366              	LPUART_PRESCALER_TAB:
 367 0000 0100     		.short	1
 368 0002 0200     		.short	2
 369 0004 0400     		.short	4
 370 0006 0600     		.short	6
 371 0008 0800     		.short	8
 372 000a 0A00     		.short	10
 373 000c 0C00     		.short	12
 374 000e 1000     		.short	16
 375 0010 2000     		.short	32
 376 0012 4000     		.short	64
 377 0014 8000     		.short	128
 378 0016 0001     		.short	256
 379              		.text
 380              	.Letext0:
 381              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 382              		.file 5 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h"
 383              		.file 6 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h"
 384              		.file 7 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h"
 385              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 386              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h"
 387              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h"
 388              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h"
ARM GAS  /tmp/ccNmDy5j.s 			page 48


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g0xx_ll_lpuart.c
     /tmp/ccNmDy5j.s:16     .text.LL_LPUART_DeInit:0000000000000000 $t
     /tmp/ccNmDy5j.s:24     .text.LL_LPUART_DeInit:0000000000000000 LL_LPUART_DeInit
     /tmp/ccNmDy5j.s:87     .text.LL_LPUART_DeInit:0000000000000024 $d
     /tmp/ccNmDy5j.s:96     .text.LL_LPUART_Init:0000000000000000 $t
     /tmp/ccNmDy5j.s:103    .text.LL_LPUART_Init:0000000000000000 LL_LPUART_Init
     /tmp/ccNmDy5j.s:303    .text.LL_LPUART_Init:000000000000009c $d
     /tmp/ccNmDy5j.s:311    .text.LL_LPUART_StructInit:0000000000000000 $t
     /tmp/ccNmDy5j.s:318    .text.LL_LPUART_StructInit:0000000000000000 LL_LPUART_StructInit
     /tmp/ccNmDy5j.s:362    .rodata.LPUART_PRESCALER_TAB:0000000000000000 $d
     /tmp/ccNmDy5j.s:366    .rodata.LPUART_PRESCALER_TAB:0000000000000000 LPUART_PRESCALER_TAB

UNDEFINED SYMBOLS
__aeabi_uldivmod
__aeabi_ldivmod
LL_RCC_GetLPUARTClockFreq
