Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o D:/CS/CPU/test_writeback_isim_beh.exe -prj D:/CS/CPU/test_writeback_beh.prj work.test_writeback 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/CS/CPU/writeback.vhd" into library work
Parsing VHDL file "D:/CS/CPU/test_writeback.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 158380 KB
Fuse CPU Usage: 234 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity writeback [writeback_default]
Compiling architecture behavior of entity test_writeback
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/CS/CPU/test_writeback_isim_beh.exe
Fuse Memory Usage: 174284 KB
Fuse CPU Usage: 358 ms
