#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jun  3 17:04:25 2023
# Process ID: 16536
# Current directory: E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7904 E:\AAAstudy\2_chiplet28nm_digital\Vivado_projects_basic\project_fpga.xpr\project_tb1\project_tb1.xpr
# Log file: E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/vivado.log
# Journal file: E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1\vivado.jou
# Running On: DESKTOP-9SIE9IH, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34107 MB
#-----------------------------------------------------------
start_gui
open_project -part xc7k70tfbv676-1 E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/xworkspace/bus/PrjAr/_X_' since last save.
INFO: [Project 1-563] Overriding project part, 'xczu9eg-ffvb1156-2-e', with new part: 'xc7k70tfbv676-1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xczu9eg-ffvb1156-2-e', with new part: 'xc7k70tfbv676-1'.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xczu9eg-ffvb1156-2-e', with new part: 'xc7k70tfbv676-1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ipdefs/or2_gate'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ipdefs/ip_0525'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2022.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_xlconstant_2_0
design_1_blk_mem_gen_0_0
design_1_axi_vip_0_0
design_1_lvds_controller_top_0_1
design_1_or2_gate_0_0
design_1_blk_mem_gen_1_0
design_1_blk_mem_gen_0_1
design_1_xlconcat_0_0
design_1_axi_crossbar_0_0
design_1_xlconstant_1_0
design_1_dma_controller_top_0_0
design_1_axi_cdma_top_0_0
design_1_xlconcat_1_0
design_1_system_sram_0
design_1_blk_mem_gen_2_0
design_1_xlconstant_0_0
design_1_serdes_controller_top_0_0
design_1_axi_sram_controller_0_0
design_1_axi_sram_controller_0_1
design_1_serdes_rx_sram_0

open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1146.363 ; gain = 248.273
open_bd_design {E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:user:or2_gate:1.0 - or2_gate_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:user:dma_controller_top:1.0 - dma_controller_top_0
Adding component instance block -- xilinx.com:user:axi_cdma_top:1.0 - axi_cdma_top_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:user:lvds_controller_top:1.0 - lvds_controller_top_0
Adding component instance block -- xilinx.com:user:serdes_controller_top:1.0 - serdes_controller_top_0
Adding component instance block -- xilinx.com:user:axi_sram_controller:1.0 - lvds_sram
Adding component instance block -- xilinx.com:user:axi_sram_controller:1.0 - system_sram
Adding component instance block -- xilinx.com:user:axi_sram_controller:1.0 - serdes_tx_sram
Adding component instance block -- xilinx.com:user:axi_sram_controller:1.0 - serdes_rx_sram
Successfully read diagram <design_1> from block design file <E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.srcs/sources_1/bd/design_1/design_1.bd>
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_serdes'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_serdes' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L xilinx_vip -prj tb_serdes_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axi2vector
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axic_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_vector2axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.gen/sources_1/bd/design_1/ipshared/63b7/hdl/axi_vip_v1_1_vl_rfs.sv" into library axi_vip_v1_1_11
INFO: [VRFC 10-311] analyzing module axi_vip_v1_1_11_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.gen/sources_1/bd/design_1/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_and
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_and
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_or
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_or
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_command_fifo
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask_static
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask_static
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_static
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_static
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux_enc
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_nto1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.gen/sources_1/bd/design_1/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v" into library axi_register_slice_v2_1_25
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_test_master
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_test_slave
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_tdm_sample
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_auto_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_auto_src
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_auto_dest
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_srl_rtl
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_axic_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_multi_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_middle_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_source_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_dest_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_single_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_axic_reg_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_25_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.gen/sources_1/bd/design_1/ipshared/8ae1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_2_6
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_6_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_6_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_6_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_6_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_6_bhv_ver_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_6_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_6_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.gen/sources_1/bd/design_1/ipshared/8ae1/hdl/fifo_generator_v13_2_rfs.v" into library fifo_generator_v13_2_6
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v" into library axi_data_fifo_v2_1_24
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_24_axic_fifo
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_24_fifo_gen
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_24_axic_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_24_axic_reg_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_24_ndeep_srl
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_24_axi_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v" into library axi_crossbar_v2_1_26
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_26_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_26_addr_arbiter
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_26_addr_decoder
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_26_arbiter_resp
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_26_crossbar_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_26_crossbar
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_26_decerr_slave
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_26_si_transactor
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_26_splitter
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_26_wdata_mux
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_26_wdata_router
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_26_axi_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_crossbar_0_0/sim/design_1_axi_crossbar_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_crossbar_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" into library xlconcat_v2_1_4
INFO: [VRFC 10-311] analyzing module xlconcat_v2_1_4_xlconcat
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/4ca4/src/or2_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or2_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_or2_gate_0_0/sim/design_1_or2_gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_or2_gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" into library xlconstant_v1_1_7
INFO: [VRFC 10-311] analyzing module xlconstant_v1_1_7_xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/4fb9/src/bus_controller_axi_lite_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_controller_axi_lite_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/4fb9/src/controller_desc_serially_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_desc_serially_write
WARNING: [VRFC 10-3380] identifier 'tx_desc_valid_reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/4fb9/src/controller_desc_serially_write.v:90]
WARNING: [VRFC 10-3380] identifier 'write_data' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/4fb9/src/controller_desc_serially_write.v:99]
WARNING: [VRFC 10-3380] identifier 'write_addr' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/4fb9/src/controller_desc_serially_write.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/4fb9/src/controller_to_dma_desc_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_to_dma_desc_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/4fb9/src/dma_controller_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_controller_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_dma_controller_top_0_0/sim/design_1_dma_controller_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dma_controller_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/d737/src/axi_cdma.v" into library xil_defaultlib
WARNING: [VRFC 10-8658] /* is inside a comment [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/d737/src/axi_cdma.v:47]
INFO: [VRFC 10-311] analyzing module axi_cdma
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/d737/src/axi_lite_slave_dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_slave_dma
WARNING: [VRFC 10-3380] identifier 'desc_valid_reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/d737/src/axi_lite_slave_dma.v:404]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/d737/src/axi_cdma_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_cdma_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_cdma_top_0_0/sim/design_1_axi_cdma_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_cdma_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_xlconcat_1_0/sim/design_1_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_2_0/sim/design_1_blk_mem_gen_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_axi_lite_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lvds_axi_lite_slave
WARNING: [VRFC 10-3380] identifier 'desc_valid_reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_axi_lite_slave.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_cmd_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lvds_cmd_manager
WARNING: [VRFC 10-3380] identifier 'TX_state' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_cmd_manager.v:117]
WARNING: [VRFC 10-3380] identifier 'TX_state' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_cmd_manager.v:118]
WARNING: [VRFC 10-3380] identifier 'is_rx_state' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_cmd_manager.v:119]
WARNING: [VRFC 10-3380] identifier 'from_rx_desc_ready_reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_cmd_manager.v:121]
WARNING: [VRFC 10-3380] identifier 'from_rx_desc_ready_reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_cmd_manager.v:122]
WARNING: [VRFC 10-3380] identifier 'desc_task_reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_cmd_manager.v:124]
WARNING: [VRFC 10-3380] identifier 'desc_task_reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_cmd_manager.v:125]
WARNING: [VRFC 10-3380] identifier 'desc_captured_pulse' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_cmd_manager.v:132]
WARNING: [VRFC 10-3380] identifier 'serdes_rx_response_capture_d1reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_cmd_manager.v:135]
WARNING: [VRFC 10-3380] identifier 'rx_transaction_done_d1reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_cmd_manager.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_rx_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lvds_rx_decoder
WARNING: [VRFC 10-3380] identifier 'is_receive' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_rx_decoder.v:125]
WARNING: [VRFC 10-3380] identifier 'is_receive' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_rx_decoder.v:145]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_to_serdes_desc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lvds_to_serdes_desc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_tx_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lvds_tx_encoder
WARNING: [VRFC 10-3380] identifier 'packet_cnt' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_tx_encoder.v:118]
WARNING: [VRFC 10-3380] identifier 'tx_cnt' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_tx_encoder.v:119]
WARNING: [VRFC 10-3380] identifier 'TX_negedge' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_tx_encoder.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_controller_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lvds_controller_top
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'lvds_tx_dout' is not allowed [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/ebc5/src/lvds_controller_top.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_lvds_controller_top_0_1/sim/design_1_lvds_controller_top_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lvds_controller_top_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/axi_slave_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fifo' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/fifo.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_axi_lite_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_axi_lite_slave
WARNING: [VRFC 10-3380] identifier 'desc_valid_reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_axi_lite_slave.v:401]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_cmd_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_rx_cmd_manager
WARNING: [VRFC 10-3380] identifier 'is_rx' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_cmd_manager.v:99]
WARNING: [VRFC 10-3380] identifier 'desc_task_reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_cmd_manager.v:101]
WARNING: [VRFC 10-3380] identifier 'desc_path_reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_cmd_manager.v:105]
WARNING: [VRFC 10-3380] identifier 'from_rx_desc_ready_reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_cmd_manager.v:108]
WARNING: [VRFC 10-3380] identifier 'rx_transaction_done_d2reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_cmd_manager.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_rx_decoder
WARNING: [VRFC 10-3380] identifier 'is_receive' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_decoder.v:129]
WARNING: [VRFC 10-3380] identifier 'is_receive' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_decoder.v:149]
WARNING: [VRFC 10-3380] identifier 'ready0_d2reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_decoder.v:164]
WARNING: [VRFC 10-3380] identifier 'ready0_d1reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_decoder.v:174]
WARNING: [VRFC 10-3380] identifier 'ready0' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_decoder.v:176]
WARNING: [VRFC 10-3380] identifier 'ready0_d2reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_decoder.v:194]
WARNING: [VRFC 10-3380] identifier 'ready0_d2reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_decoder.v:205]
WARNING: [VRFC 10-3380] identifier 'ready0' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_decoder.v:219]
WARNING: [VRFC 10-3380] identifier 'ready0' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_decoder.v:221]
WARNING: [VRFC 10-3380] identifier 'is_receive_1_d1reg' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_decoder.v:250]
WARNING: [VRFC 10-3380] identifier 'start_pulse' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_rx_decoder.v:269]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_tx_cmd_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_tx_cmd_manager
WARNING: [VRFC 10-3380] identifier 'is_cpu_cmd' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_tx_cmd_manager.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_tx_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_tx_encoder
WARNING: [VRFC 10-3380] identifier 'TX_state' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_tx_encoder.v:115]
WARNING: [VRFC 10-3380] identifier 'TX_posedge' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_tx_encoder.v:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/be0a/src/serdes_controller_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_controller_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_serdes_controller_top_0_0/sim/design_1_serdes_controller_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_serdes_controller_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/f39f/src/axi_slave_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_sram
WARNING: [VRFC 10-3380] identifier 'pipe_writecnt' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/f39f/src/axi_slave_sram.v:423]
WARNING: [VRFC 10-3380] identifier 'pipe_writecnt' is used before its declaration [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/f39f/src/axi_slave_sram.v:425]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/f39f/src/sram_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/f39f/src/axi_sram_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_sram_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_sram_controller_0_0/sim/design_1_axi_sram_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_sram_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_sram_controller_0_1/sim/design_1_axi_sram_controller_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_sram_controller_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_serdes_rx_sram_0/sim/design_1_serdes_rx_sram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_serdes_rx_sram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_system_sram_0/sim/design_1_system_sram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_system_sram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.srcs/sources_1/imports/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.srcs/sources_1/new/design_1_wrapper1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.srcs/sim_1/new/test_task1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_task1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.srcs/sim_1/new/test_task2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_task2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.srcs/sim_1/new/tb2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.srcs/sim_1/new/fifo_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.srcs/sim_1/new/tb_serdes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_serdes
WARNING: [VRFC 10-2938] 'serdes_tx_1' is already implicitly declared on line 70 [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.srcs/sim_1/new/tb_serdes.sv:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_serdes_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.gen/sources_1/bd/design_1/ipshared/8ae1/hdl/fifo_generator_v13_2_rfs.vhd" into library fifo_generator_v13_2_6
INFO: [VRFC 10-3107] analyzing entity 'input_blk'
INFO: [VRFC 10-3107] analyzing entity 'output_blk'
INFO: [VRFC 10-3107] analyzing entity 'shft_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'shft_ram'
INFO: [VRFC 10-3107] analyzing entity 'wr_pf_as'
INFO: [VRFC 10-3107] analyzing entity 'wr_pf_ss'
INFO: [VRFC 10-3107] analyzing entity 'rd_pe_as'
INFO: [VRFC 10-3107] analyzing entity 'rd_pe_ss'
INFO: [VRFC 10-3107] analyzing entity 'synchronizer_ff'
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-3107] analyzing entity 'bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'clk_x_pntrs_builtin'
INFO: [VRFC 10-3107] analyzing entity 'logic_builtin'
INFO: [VRFC 10-3107] analyzing entity 'builtin_prim'
INFO: [VRFC 10-3107] analyzing entity 'builtin_extdepth'
INFO: [VRFC 10-3107] analyzing entity 'builtin_top'
INFO: [VRFC 10-3107] analyzing entity 'reset_builtin'
INFO: [VRFC 10-3107] analyzing entity 'builtin_prim_v6'
INFO: [VRFC 10-3107] analyzing entity 'builtin_extdepth_v6'
INFO: [VRFC 10-3107] analyzing entity 'builtin_extdepth_low_latency'
INFO: [VRFC 10-3107] analyzing entity 'builtin_top_v6'
INFO: [VRFC 10-3107] analyzing entity 'fifo_generator_v13_2_6_builtin'
INFO: [VRFC 10-3107] analyzing entity 'bram_sync_reg'
INFO: [VRFC 10-3107] analyzing entity 'bram_fifo_rstlogic'
INFO: [VRFC 10-3107] analyzing entity 'reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'fifo_generator_v13_2_6_synth'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1345.727 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '20' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_25 -L fifo_generator_v13_2_6 -L axi_data_fifo_v2_1_24 -L axi_crossbar_v2_1_26 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_serdes_behav xil_defaultlib.tb_serdes xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_11 -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_25 -L fifo_generator_v13_2_6 -L axi_data_fifo_v2_1_24 -L axi_crossbar_v2_1_26 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_serdes_behav xil_defaultlib.tb_serdes xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'sram_controller' does not have a parameter named M_TARGET_SLAVE_BASE_ADDR [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ipshared/f39f/src/axi_sram_controller.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_cdma_top_0_0/sim/design_1_axi_cdma_top_0_0.v:354]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_WUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_cdma_top_0_0/sim/design_1_axi_cdma_top_0_0.v:356]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_cdma_top_0_0/sim/design_1_axi_cdma_top_0_0.v:358]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_cdma_top_0_0/sim/design_1_axi_cdma_top_0_0.v:367]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_RUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_cdma_top_0_0/sim/design_1_axi_cdma_top_0_0.v:370]
WARNING: [VRFC 10-3091] actual bit length 224 differs from formal bit length 256 for port 'm_axi_awaddr' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:655]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 16 for port 'm_axi_awburst' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:656]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awcache' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:657]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_awid' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:658]
WARNING: [VRFC 10-3091] actual bit length 56 differs from formal bit length 64 for port 'm_axi_awlen' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:659]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_awlock' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:660]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_awprot' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:661]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awqos' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:662]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 32 for port 'm_axi_awregion' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:664]
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 24 for port 'm_axi_awsize' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:665]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_awuser' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:666]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_awvalid' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:667]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_bready' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:669]
WARNING: [VRFC 10-3091] actual bit length 896 differs from formal bit length 1024 for port 'm_axi_wdata' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:679]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_wlast' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:680]
WARNING: [VRFC 10-3091] actual bit length 112 differs from formal bit length 128 for port 'm_axi_wstrb' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:682]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_wuser' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:683]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'm_axi_wvalid' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_arready' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:693]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 384 for port 's_axi_rdata' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:713]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 9 for port 's_axi_rid' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:714]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rlast' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:715]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 's_axi_rresp' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:717]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 's_axi_rvalid' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/sim/design_1.v:718]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'M_AXI_AWUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_dma_controller_top_0_0/sim/design_1_dma_controller_top_0_0.v:197]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'M_AXI_WUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_dma_controller_top_0_0/sim/design_1_dma_controller_top_0_0.v:199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'M_AXI_BUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_dma_controller_top_0_0/sim/design_1_dma_controller_top_0_0.v:201]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_lvds_controller_top_0_1/sim/design_1_lvds_controller_top_0_1.v:330]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_WUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_lvds_controller_top_0_1/sim/design_1_lvds_controller_top_0_1.v:332]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_lvds_controller_top_0_1/sim/design_1_lvds_controller_top_0_1.v:334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_lvds_controller_top_0_1/sim/design_1_lvds_controller_top_0_1.v:343]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_RUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_lvds_controller_top_0_1/sim/design_1_lvds_controller_top_0_1.v:346]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_sram_controller_0_0/sim/design_1_axi_sram_controller_0_0.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_WUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_sram_controller_0_0/sim/design_1_axi_sram_controller_0_0.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_sram_controller_0_0/sim/design_1_axi_sram_controller_0_0.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_sram_controller_0_0/sim/design_1_axi_sram_controller_0_0.v:286]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_RUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_sram_controller_0_0/sim/design_1_axi_sram_controller_0_0.v:293]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_FIFO_AXI_ARUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_serdes_controller_top_0_0/sim/design_1_serdes_controller_top_0_0.v:385]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_FIFO_AXI_RUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_serdes_controller_top_0_0/sim/design_1_serdes_controller_top_0_0.v:392]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_serdes_controller_top_0_0/sim/design_1_serdes_controller_top_0_0.v:403]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_WUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_serdes_controller_top_0_0/sim/design_1_serdes_controller_top_0_0.v:405]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_serdes_controller_top_0_0/sim/design_1_serdes_controller_top_0_0.v:407]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_serdes_controller_top_0_0/sim/design_1_serdes_controller_top_0_0.v:416]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_RUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_serdes_controller_top_0_0/sim/design_1_serdes_controller_top_0_0.v:419]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_system_sram_0/sim/design_1_system_sram_0.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_WUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_system_sram_0/sim/design_1_system_sram_0.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_system_sram_0/sim/design_1_system_sram_0.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_system_sram_0/sim/design_1_system_sram_0.v:286]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_RUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_system_sram_0/sim/design_1_system_sram_0.v:293]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_serdes_rx_sram_0/sim/design_1_serdes_rx_sram_0.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_WUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_serdes_rx_sram_0/sim/design_1_serdes_rx_sram_0.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_serdes_rx_sram_0/sim/design_1_serdes_rx_sram_0.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_serdes_rx_sram_0/sim/design_1_serdes_rx_sram_0.v:286]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_RUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_serdes_rx_sram_0/sim/design_1_serdes_rx_sram_0.v:293]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_AWUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_sram_controller_0_1/sim/design_1_axi_sram_controller_0_1.v:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_WUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_sram_controller_0_1/sim/design_1_axi_sram_controller_0_1.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_BUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_sram_controller_0_1/sim/design_1_axi_sram_controller_0_1.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_ARUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_sram_controller_0_1/sim/design_1_axi_sram_controller_0_1.v:286]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S_AXI_RUSER' [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.ip_user_files/bd/design_1/ip/design_1_axi_sram_controller_0_1/sim/design_1_axi_sram_controller_0_1.v:293]
WARNING: [VRFC 10-3823] variable 'lvds_rx_0' might have multiple concurrent drivers [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.srcs/sim_1/new/tb_serdes.sv:104]
WARNING: [VRFC 10-3823] variable 'serdes_tx_1' might have multiple concurrent drivers [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.srcs/sim_1/new/tb_serdes.sv:106]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.axi_lite_slave_dma(C_S_AXI_ID_WI...
Compiling module xil_defaultlib.axi_cdma(AXI_DATA_WIDTH=128,AXI_...
Compiling module xil_defaultlib.axi_cdma_top(AXI_STRB_WIDTH=16,C...
Compiling module xil_defaultlib.design_1_axi_cdma_top_0_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_decode...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_splitter
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_route...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_si_transact...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_decode...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_decode...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axic_...
Compiling module axi_register_slice_v2_1_25.axi_register_slice_v2_1_25_axi_r...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_reg_s...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_24.axi_data_fifo_v2_1_24_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_addr_arbite...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_decerr_slav...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_crossbar(C_...
Compiling module axi_crossbar_v2_1_26.axi_crossbar_v2_1_26_axi_crossba...
Compiling module xil_defaultlib.design_1_axi_crossbar_0_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=128,R...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_WDATA_WIDTH=128...
Compiling module axi_vip_v1_1_11.axi_vip_v1_1_11_top(C_AXI_INTERF...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.design_1_blk_mem_gen_2_0
Compiling module xil_defaultlib.controller_to_dma_desc_manager(S...
Compiling module xil_defaultlib.controller_desc_serially_write(M...
Compiling module xil_defaultlib.bus_controller_axi_lite_master(M...
Compiling module xil_defaultlib.dma_controller_top(SLAVE_DMA_CON...
Compiling module xil_defaultlib.design_1_dma_controller_top_0_0
Compiling module xil_defaultlib.lvds_cmd_manager(LVDS_SRAM_SLAVE...
Compiling module xil_defaultlib.lvds_rx_decoder
Compiling module xil_defaultlib.lvds_tx_encoder
Compiling module xil_defaultlib.lvds_axi_lite_slave(C_S_AXI_DATA...
Compiling module xil_defaultlib.lvds_to_serdes_desc_mux
Compiling module xil_defaultlib.fifo(fifo_data_width=16)
Compiling module xil_defaultlib.lvds_controller_top(LVDS_SRAM_SL...
Compiling module xil_defaultlib.design_1_lvds_controller_top_0_1
Compiling module xil_defaultlib.sram_controller(C_S_AXI_DATA_WID...
Compiling module xil_defaultlib.axi_slave_sram(C_S_AXI_ID_WIDTH=...
Compiling module xil_defaultlib.axi_sram_controller(SRAM_SLAVE_B...
Compiling module xil_defaultlib.design_1_axi_sram_controller_0_0
Compiling module xil_defaultlib.or2_gate
Compiling module xil_defaultlib.design_1_or2_gate_0_0
Compiling module xil_defaultlib.serdes_axi_lite_slave(C_S_AXI_DA...
Compiling module xil_defaultlib.serdes_rx_cmd_manager(serdes_rx_...
Compiling module xil_defaultlib.serdes_tx_cmd_manager(serdes_tx_...
Compiling module xil_defaultlib.serdes_rx_decoder
Compiling module xil_defaultlib.serdes_tx_encoder
Compiling module xil_defaultlib.axi_slave_fifo(C_S_FIFO_AXI_ID_W...
Compiling module xil_defaultlib.fifo(fifo_depth=16)
Compiling module xil_defaultlib.serdes_controller_top(serdes_rx_...
Compiling module xil_defaultlib.design_1_serdes_controller_top_0...
Compiling module xil_defaultlib.axi_sram_controller(SRAM_SLAVE_B...
Compiling module xil_defaultlib.design_1_system_sram_0
Compiling module xil_defaultlib.axi_sram_controller(SRAM_SLAVE_B...
Compiling module xil_defaultlib.design_1_serdes_rx_sram_0
Compiling module xil_defaultlib.axi_sram_controller(SRAM_SLAVE_B...
Compiling module xil_defaultlib.design_1_axi_sram_controller_0_1
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xil_defaultlib.design_1_xlconcat_1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper1
Compiling module xil_defaultlib.test_task2
Compiling module xil_defaultlib.tb_serdes
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_serdes_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 1345.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AAAstudy/2_chiplet28nm_digital/Vivado_projects_basic/project_fpga.xpr/project_tb1/project_tb1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_serdes_behav -key {Behavioral:sim_1:Functional:tb_serdes} -tclbatch {tb_serdes.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//axi_cdma_top_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//axi_cdma_top_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//axi_cdma_top_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//axi_cdma_top_0/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//axi_crossbar_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//axi_crossbar_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//axi_crossbar_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//axi_crossbar_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//axi_crossbar_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//axi_crossbar_0/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//axi_crossbar_0/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//axi_crossbar_0/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//axi_crossbar_0/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//axi_crossbar_0/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//axi_crossbar_0/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//axi_crossbar_0/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//axi_crossbar_0/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//axi_crossbar_0/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//axi_crossbar_0/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//axi_crossbar_0/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//axi_crossbar_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//axi_crossbar_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//axi_crossbar_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//axi_crossbar_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//axi_crossbar_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//axi_crossbar_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//dma_controller_top_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//dma_controller_top_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//lvds_controller_top_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//lvds_controller_top_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//lvds_sram/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//lvds_sram/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//serdes_controller_top_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//serdes_controller_top_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//serdes_controller_top_0/S_FIFO_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//serdes_controller_top_0/S_FIFO_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//serdes_rx_sram/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//serdes_rx_sram/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//serdes_tx_sram/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//serdes_tx_sram/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper/design_1_i//system_sram/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_serdes/u_design_1_wrapper1/design_1_i//system_sram/S_AXI
Time resolution is 1 ps
source tb_serdes.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_serdes/mtestWUSER" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_serdes/mtestRUSER" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_serdes/wuser" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /tb_serdes/mst_agent was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb_serdes/mst_agent1 was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
add_wave: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1577.098 ; gain = 231.371
# run 1000ns
XilinxAXIVIP: Found at Path: tb_serdes.u_design_1_wrapper.design_1_i.axi_vip_0.inst
Block Memory Generator module tb_serdes.u_design_1_wrapper.design_1_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_serdes.u_design_1_wrapper.design_1_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_serdes.u_design_1_wrapper.design_1_i.blk_mem_gen_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_serdes.u_design_1_wrapper.design_1_i.blk_mem_gen_3.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: tb_serdes.u_design_1_wrapper1.design_1_i.axi_vip_0.inst
Block Memory Generator module tb_serdes.u_design_1_wrapper1.design_1_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_serdes.u_design_1_wrapper1.design_1_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_serdes.u_design_1_wrapper1.design_1_i.blk_mem_gen_2.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_serdes.u_design_1_wrapper1.design_1_i.blk_mem_gen_3.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1577.098 ; gain = 231.371
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_serdes_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:56 . Memory (MB): peak = 1577.098 ; gain = 231.371
run all
AXI sram controller and initialize sram test success
DMA test success
case 1 test success
******************* response detected >> task: 02, package_id:     0 ********************
case 1 test success
******************* response detected >> task: 02, package_id:     1 ********************
case 2 test success
******************* response detected >> task: 02, package_id:     2 ********************
case 2 test success
******************* response detected >> task: 02, package_id:     3 ********************
case 3 test success
******************* response detected >> task: 02, package_id:     4 ********************
case 3 test success
******************* response detected >> task: 02, package_id:     5 ********************
******************* response detected >> task: 02, package_id:     6 ********************
case 3 test success
******************* response detected >> task: 02, package_id:     7 ********************
case 1 test success
******************* response detected >> task: 02, package_id:     8 ********************
case 2 test success
test dimension 1, dimension 2,case1,case2,case3  test success
lvds request_task send descriptor >> source_addr: 10006000 ,dest_addr: 10006000 ,path: 01 ,len: 0200 , package_id:     9 
******************* response detected >> task: 02, package_id:     9 ********************
case 4 test success
lvds request_task send descriptor >> source_addr: 10006000 ,dest_addr: 10006000 ,path: 00 ,len: 0200 , package_id:    10 
******************* response detected >> task: 02, package_id:    10 ********************
case 5 test success
lvds request_task send descriptor >> source_addr: 10006000 ,dest_addr: 10006000 ,path: 02 ,len: 0200 , package_id:    11 
******************* response detected >> task: 02, package_id:    11 ********************
case 6 test success
lvds receive_task send descriptor >> source_addr: 10006000 ,dest_addr: 10006000 ,path: 01 ,len: 0200 , package_id:    12
case 7 test success
All cases tested successfully
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 2175.523 ; gain = 594.535
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: xsimkernel Simulation Memory Usage: 393636 KB (Peak: 393636 KB), Simulation CPU Usage: 24467 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  3 17:09:52 2023...
