\doxysection{CRYP\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_c_r_y_p___type_def}{}\label{struct_c_r_y_p___type_def}\index{CRYP\_TypeDef@{CRYP\_TypeDef}}


Crypto Processor.  




{\ttfamily \#include $<$stm32f439xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a65da2a40a06c5c391cbe346dbaa5380c}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a1d5cabaf9aea97e1b6f08352bc249094}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a32e674a501fea356ccf5510e3721192e}{DIN}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a0b3e1f1551d11a01f7b2356e91281e7d}{DOUT}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_ad525241894427fc83a16e3370bb5b1d8}{DMACR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a3ee13f960f6631c574b1018c97f95925}{IMSCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a04be1b2f14a37aed1deff4d57e6261dd}{RISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_aa807ff93c7ce98e9d13cbc52d245770f}{MISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a9dc2c37bda5dd59196c295be21c1f88b}{K0\+LR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a2a1fdc979620667cc9c40c5caa5cd6ba}{K0\+RR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a816fc42432d8064efbf944430e45050d}{K1\+LR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a496e0b1dee706ce76274ae74ee4e8095}{K1\+RR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_aa0dc0e8f97e7b7333083c1429c41bca8}{K2\+LR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a96ef270d5244bd331fb8db5b0deffb4a}{K2\+RR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a39e099c27b2be81a03c09810f390454b}{K3\+LR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a1c3230419aed39ab61263b87547cbc3e}{K3\+RR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a3b9c6cf4e4ef58624504b08a5fc2242d}{IV0\+LR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a4d6479478d84d3b85dcebb667ad963de}{IV0\+RR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a8d837d2677d8ca1d8ed8bc018d6bb176}{IV1\+LR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_aca99392151eb711971f5260ca675c81b}{IV1\+RR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a926db5a8be35fdd38102fb4b9d3a12ed}{CSGCMCCM0R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a4851d377da2a935b55cb832befef6b4e}{CSGCMCCM1R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_ad79968d5d5f78b8092c4de4e2c2c667b}{CSGCMCCM2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a4b7a644727bdc5f4c18d546968a61012}{CSGCMCCM3R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_ae78c4644295e025c55630d78f11e4b1f}{CSGCMCCM4R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a4ec4296951d313a1cf46367832752701}{CSGCMCCM5R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a2f9c622eea7f715471d37025beed5a46}{CSGCMCCM6R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a2798980d0154fe0dfadc7419655f8c49}{CSGCMCCM7R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_ac981185bb8c7a4c3cf75e25b06741ac3}{CSGCM0R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a6b3c0b0492c1941412dbe5abd1f64566}{CSGCM1R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a3b14b272307919449e84c96247e92dff}{CSGCM2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a040ae185cd8181a78b40d0115466405b}{CSGCM3R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_ab656f3f8c56857eb0b6ac5a3897254c5}{CSGCM4R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_a064e623ceccfdb07a7857aa20273dd33}{CSGCM5R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_af4b7c440d7156226fd2788c366b9eaba}{CSGCM6R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_r_y_p___type_def_adc9500a1222f448f5598e39a5998883f}{CSGCM7R}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Crypto Processor. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_c_r_y_p___type_def_a65da2a40a06c5c391cbe346dbaa5380c}\label{struct_c_r_y_p___type_def_a65da2a40a06c5c391cbe346dbaa5380c} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CR@{CR}}
\index{CR@{CR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CR}

CRYP control register, Address offset\+: 0x00 \Hypertarget{struct_c_r_y_p___type_def_ac981185bb8c7a4c3cf75e25b06741ac3}\label{struct_c_r_y_p___type_def_ac981185bb8c7a4c3cf75e25b06741ac3} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCM0R@{CSGCM0R}}
\index{CSGCM0R@{CSGCM0R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCM0R}{CSGCM0R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCM0R}

CRYP GCM/\+GMAC context swap register 0, Address offset\+: 0x70 \Hypertarget{struct_c_r_y_p___type_def_a6b3c0b0492c1941412dbe5abd1f64566}\label{struct_c_r_y_p___type_def_a6b3c0b0492c1941412dbe5abd1f64566} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCM1R@{CSGCM1R}}
\index{CSGCM1R@{CSGCM1R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCM1R}{CSGCM1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCM1R}

CRYP GCM/\+GMAC context swap register 1, Address offset\+: 0x74 \Hypertarget{struct_c_r_y_p___type_def_a3b14b272307919449e84c96247e92dff}\label{struct_c_r_y_p___type_def_a3b14b272307919449e84c96247e92dff} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCM2R@{CSGCM2R}}
\index{CSGCM2R@{CSGCM2R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCM2R}{CSGCM2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCM2R}

CRYP GCM/\+GMAC context swap register 2, Address offset\+: 0x78 \Hypertarget{struct_c_r_y_p___type_def_a040ae185cd8181a78b40d0115466405b}\label{struct_c_r_y_p___type_def_a040ae185cd8181a78b40d0115466405b} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCM3R@{CSGCM3R}}
\index{CSGCM3R@{CSGCM3R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCM3R}{CSGCM3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCM3R}

CRYP GCM/\+GMAC context swap register 3, Address offset\+: 0x7C \Hypertarget{struct_c_r_y_p___type_def_ab656f3f8c56857eb0b6ac5a3897254c5}\label{struct_c_r_y_p___type_def_ab656f3f8c56857eb0b6ac5a3897254c5} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCM4R@{CSGCM4R}}
\index{CSGCM4R@{CSGCM4R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCM4R}{CSGCM4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCM4R}

CRYP GCM/\+GMAC context swap register 4, Address offset\+: 0x80 \Hypertarget{struct_c_r_y_p___type_def_a064e623ceccfdb07a7857aa20273dd33}\label{struct_c_r_y_p___type_def_a064e623ceccfdb07a7857aa20273dd33} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCM5R@{CSGCM5R}}
\index{CSGCM5R@{CSGCM5R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCM5R}{CSGCM5R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCM5R}

CRYP GCM/\+GMAC context swap register 5, Address offset\+: 0x84 \Hypertarget{struct_c_r_y_p___type_def_af4b7c440d7156226fd2788c366b9eaba}\label{struct_c_r_y_p___type_def_af4b7c440d7156226fd2788c366b9eaba} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCM6R@{CSGCM6R}}
\index{CSGCM6R@{CSGCM6R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCM6R}{CSGCM6R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCM6R}

CRYP GCM/\+GMAC context swap register 6, Address offset\+: 0x88 \Hypertarget{struct_c_r_y_p___type_def_adc9500a1222f448f5598e39a5998883f}\label{struct_c_r_y_p___type_def_adc9500a1222f448f5598e39a5998883f} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCM7R@{CSGCM7R}}
\index{CSGCM7R@{CSGCM7R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCM7R}{CSGCM7R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCM7R}

CRYP GCM/\+GMAC context swap register 7, Address offset\+: 0x8C \Hypertarget{struct_c_r_y_p___type_def_a926db5a8be35fdd38102fb4b9d3a12ed}\label{struct_c_r_y_p___type_def_a926db5a8be35fdd38102fb4b9d3a12ed} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCMCCM0R@{CSGCMCCM0R}}
\index{CSGCMCCM0R@{CSGCMCCM0R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCMCCM0R}{CSGCMCCM0R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCMCCM0R}

CRYP GCM/\+GMAC or CCM/\+CMAC context swap register 0, Address offset\+: 0x50 \Hypertarget{struct_c_r_y_p___type_def_a4851d377da2a935b55cb832befef6b4e}\label{struct_c_r_y_p___type_def_a4851d377da2a935b55cb832befef6b4e} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCMCCM1R@{CSGCMCCM1R}}
\index{CSGCMCCM1R@{CSGCMCCM1R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCMCCM1R}{CSGCMCCM1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCMCCM1R}

CRYP GCM/\+GMAC or CCM/\+CMAC context swap register 1, Address offset\+: 0x54 \Hypertarget{struct_c_r_y_p___type_def_ad79968d5d5f78b8092c4de4e2c2c667b}\label{struct_c_r_y_p___type_def_ad79968d5d5f78b8092c4de4e2c2c667b} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCMCCM2R@{CSGCMCCM2R}}
\index{CSGCMCCM2R@{CSGCMCCM2R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCMCCM2R}{CSGCMCCM2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCMCCM2R}

CRYP GCM/\+GMAC or CCM/\+CMAC context swap register 2, Address offset\+: 0x58 \Hypertarget{struct_c_r_y_p___type_def_a4b7a644727bdc5f4c18d546968a61012}\label{struct_c_r_y_p___type_def_a4b7a644727bdc5f4c18d546968a61012} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCMCCM3R@{CSGCMCCM3R}}
\index{CSGCMCCM3R@{CSGCMCCM3R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCMCCM3R}{CSGCMCCM3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCMCCM3R}

CRYP GCM/\+GMAC or CCM/\+CMAC context swap register 3, Address offset\+: 0x5C \Hypertarget{struct_c_r_y_p___type_def_ae78c4644295e025c55630d78f11e4b1f}\label{struct_c_r_y_p___type_def_ae78c4644295e025c55630d78f11e4b1f} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCMCCM4R@{CSGCMCCM4R}}
\index{CSGCMCCM4R@{CSGCMCCM4R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCMCCM4R}{CSGCMCCM4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCMCCM4R}

CRYP GCM/\+GMAC or CCM/\+CMAC context swap register 4, Address offset\+: 0x60 \Hypertarget{struct_c_r_y_p___type_def_a4ec4296951d313a1cf46367832752701}\label{struct_c_r_y_p___type_def_a4ec4296951d313a1cf46367832752701} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCMCCM5R@{CSGCMCCM5R}}
\index{CSGCMCCM5R@{CSGCMCCM5R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCMCCM5R}{CSGCMCCM5R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCMCCM5R}

CRYP GCM/\+GMAC or CCM/\+CMAC context swap register 5, Address offset\+: 0x64 \Hypertarget{struct_c_r_y_p___type_def_a2f9c622eea7f715471d37025beed5a46}\label{struct_c_r_y_p___type_def_a2f9c622eea7f715471d37025beed5a46} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCMCCM6R@{CSGCMCCM6R}}
\index{CSGCMCCM6R@{CSGCMCCM6R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCMCCM6R}{CSGCMCCM6R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCMCCM6R}

CRYP GCM/\+GMAC or CCM/\+CMAC context swap register 6, Address offset\+: 0x68 \Hypertarget{struct_c_r_y_p___type_def_a2798980d0154fe0dfadc7419655f8c49}\label{struct_c_r_y_p___type_def_a2798980d0154fe0dfadc7419655f8c49} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!CSGCMCCM7R@{CSGCMCCM7R}}
\index{CSGCMCCM7R@{CSGCMCCM7R}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSGCMCCM7R}{CSGCMCCM7R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+CSGCMCCM7R}

CRYP GCM/\+GMAC or CCM/\+CMAC context swap register 7, Address offset\+: 0x6C \Hypertarget{struct_c_r_y_p___type_def_a32e674a501fea356ccf5510e3721192e}\label{struct_c_r_y_p___type_def_a32e674a501fea356ccf5510e3721192e} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!DIN@{DIN}}
\index{DIN@{DIN}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DIN}{DIN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+DIN}

CRYP data input register, Address offset\+: 0x08 \Hypertarget{struct_c_r_y_p___type_def_ad525241894427fc83a16e3370bb5b1d8}\label{struct_c_r_y_p___type_def_ad525241894427fc83a16e3370bb5b1d8} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!DMACR@{DMACR}}
\index{DMACR@{DMACR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DMACR}{DMACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+DMACR}

CRYP DMA control register, Address offset\+: 0x10 \Hypertarget{struct_c_r_y_p___type_def_a0b3e1f1551d11a01f7b2356e91281e7d}\label{struct_c_r_y_p___type_def_a0b3e1f1551d11a01f7b2356e91281e7d} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!DOUT@{DOUT}}
\index{DOUT@{DOUT}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOUT}{DOUT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+DOUT}

CRYP data output register, Address offset\+: 0x0C \Hypertarget{struct_c_r_y_p___type_def_a3ee13f960f6631c574b1018c97f95925}\label{struct_c_r_y_p___type_def_a3ee13f960f6631c574b1018c97f95925} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IMSCR@{IMSCR}}
\index{IMSCR@{IMSCR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMSCR}{IMSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+IMSCR}

CRYP interrupt mask set/clear register, Address offset\+: 0x14 \Hypertarget{struct_c_r_y_p___type_def_a3b9c6cf4e4ef58624504b08a5fc2242d}\label{struct_c_r_y_p___type_def_a3b9c6cf4e4ef58624504b08a5fc2242d} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IV0LR@{IV0LR}}
\index{IV0LR@{IV0LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IV0LR}{IV0LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+IV0\+LR}

CRYP initialization vector left-\/word register 0, Address offset\+: 0x40 \Hypertarget{struct_c_r_y_p___type_def_a4d6479478d84d3b85dcebb667ad963de}\label{struct_c_r_y_p___type_def_a4d6479478d84d3b85dcebb667ad963de} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IV0RR@{IV0RR}}
\index{IV0RR@{IV0RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IV0RR}{IV0RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+IV0\+RR}

CRYP initialization vector right-\/word register 0, Address offset\+: 0x44 \Hypertarget{struct_c_r_y_p___type_def_a8d837d2677d8ca1d8ed8bc018d6bb176}\label{struct_c_r_y_p___type_def_a8d837d2677d8ca1d8ed8bc018d6bb176} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IV1LR@{IV1LR}}
\index{IV1LR@{IV1LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IV1LR}{IV1LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+IV1\+LR}

CRYP initialization vector left-\/word register 1, Address offset\+: 0x48 \Hypertarget{struct_c_r_y_p___type_def_aca99392151eb711971f5260ca675c81b}\label{struct_c_r_y_p___type_def_aca99392151eb711971f5260ca675c81b} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!IV1RR@{IV1RR}}
\index{IV1RR@{IV1RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IV1RR}{IV1RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+IV1\+RR}

CRYP initialization vector right-\/word register 1, Address offset\+: 0x4C \Hypertarget{struct_c_r_y_p___type_def_a9dc2c37bda5dd59196c295be21c1f88b}\label{struct_c_r_y_p___type_def_a9dc2c37bda5dd59196c295be21c1f88b} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K0LR@{K0LR}}
\index{K0LR@{K0LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K0LR}{K0LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K0\+LR}

CRYP key left register 0, Address offset\+: 0x20 \Hypertarget{struct_c_r_y_p___type_def_a2a1fdc979620667cc9c40c5caa5cd6ba}\label{struct_c_r_y_p___type_def_a2a1fdc979620667cc9c40c5caa5cd6ba} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K0RR@{K0RR}}
\index{K0RR@{K0RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K0RR}{K0RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K0\+RR}

CRYP key right register 0, Address offset\+: 0x24 \Hypertarget{struct_c_r_y_p___type_def_a816fc42432d8064efbf944430e45050d}\label{struct_c_r_y_p___type_def_a816fc42432d8064efbf944430e45050d} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K1LR@{K1LR}}
\index{K1LR@{K1LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K1LR}{K1LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K1\+LR}

CRYP key left register 1, Address offset\+: 0x28 \Hypertarget{struct_c_r_y_p___type_def_a496e0b1dee706ce76274ae74ee4e8095}\label{struct_c_r_y_p___type_def_a496e0b1dee706ce76274ae74ee4e8095} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K1RR@{K1RR}}
\index{K1RR@{K1RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K1RR}{K1RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K1\+RR}

CRYP key right register 1, Address offset\+: 0x2C \Hypertarget{struct_c_r_y_p___type_def_aa0dc0e8f97e7b7333083c1429c41bca8}\label{struct_c_r_y_p___type_def_aa0dc0e8f97e7b7333083c1429c41bca8} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K2LR@{K2LR}}
\index{K2LR@{K2LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K2LR}{K2LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K2\+LR}

CRYP key left register 2, Address offset\+: 0x30 \Hypertarget{struct_c_r_y_p___type_def_a96ef270d5244bd331fb8db5b0deffb4a}\label{struct_c_r_y_p___type_def_a96ef270d5244bd331fb8db5b0deffb4a} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K2RR@{K2RR}}
\index{K2RR@{K2RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K2RR}{K2RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K2\+RR}

CRYP key right register 2, Address offset\+: 0x34 \Hypertarget{struct_c_r_y_p___type_def_a39e099c27b2be81a03c09810f390454b}\label{struct_c_r_y_p___type_def_a39e099c27b2be81a03c09810f390454b} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K3LR@{K3LR}}
\index{K3LR@{K3LR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K3LR}{K3LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K3\+LR}

CRYP key left register 3, Address offset\+: 0x38 \Hypertarget{struct_c_r_y_p___type_def_a1c3230419aed39ab61263b87547cbc3e}\label{struct_c_r_y_p___type_def_a1c3230419aed39ab61263b87547cbc3e} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!K3RR@{K3RR}}
\index{K3RR@{K3RR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{K3RR}{K3RR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+K3\+RR}

CRYP key right register 3, Address offset\+: 0x3C \Hypertarget{struct_c_r_y_p___type_def_aa807ff93c7ce98e9d13cbc52d245770f}\label{struct_c_r_y_p___type_def_aa807ff93c7ce98e9d13cbc52d245770f} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MISR}{MISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+MISR}

CRYP masked interrupt status register, Address offset\+: 0x1C \Hypertarget{struct_c_r_y_p___type_def_a04be1b2f14a37aed1deff4d57e6261dd}\label{struct_c_r_y_p___type_def_a04be1b2f14a37aed1deff4d57e6261dd} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!RISR@{RISR}}
\index{RISR@{RISR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RISR}{RISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+RISR}

CRYP raw interrupt status register, Address offset\+: 0x18 \Hypertarget{struct_c_r_y_p___type_def_a1d5cabaf9aea97e1b6f08352bc249094}\label{struct_c_r_y_p___type_def_a1d5cabaf9aea97e1b6f08352bc249094} 
\index{CRYP\_TypeDef@{CRYP\_TypeDef}!SR@{SR}}
\index{SR@{SR}!CRYP\_TypeDef@{CRYP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRYP\+\_\+\+Type\+Def\+::\+SR}

CRYP status register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\end{DoxyCompactItemize}
