(PCB NBLCD
 (parser
  (host_cad ARES)
  (host_version 8.9 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -87.80560 11.27340 -24.66840 26.80526))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.17780)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "TBLOCK-I2_J1" (place J1 -81.10000 18.80000 front -270))
  (component "PRE-THUMB_RV2" (place RV2 -68.40000 20.90000 front -180))
  (component "ARDUINO-SIL14_LCD1" (place LCD1 -59.20000 19.50000 front 0))
  (component "ARDUINO-SIL14_J2" (place J2 -59.21613 23.27466 front 0))
 )
 (library
  (image "TBLOCK-I2_J1" (side front)
   (outline (rect TOP -2.64160 -5.18160 7.72160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
  )
  (image "PRE-THUMB_RV2" (side front)
   (outline (rect TOP -3.91160 -2.00660 3.91160 9.62660))
   (pin PS2 (rotate 0) 0 -2.54000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 0.00000 0.00000)
  )
  (image "ARDUINO-SIL14_LCD1" (side front)
   (outline (rect TOP -1.37160 -2.00660 34.53160 2.00660))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 20.32000 0.00000)
   (pin PS1 (rotate 0) 9 22.86000 0.00000)
   (pin PS1 (rotate 0) 10 25.40000 0.00000)
   (pin PS1 (rotate 0) 11 27.94000 0.00000)
   (pin PS1 (rotate 0) 12 30.48000 0.00000)
   (pin PS1 (rotate 0) 13 33.02000 0.00000)
  )
  (image "ARDUINO-SIL14_J2" (side front)
   (outline (rect TOP -1.37160 -2.00660 34.53160 2.00660))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 20.32000 0.00000)
   (pin PS1 (rotate 0) 9 22.86000 0.00000)
   (pin PS1 (rotate 0) 10 25.40000 0.00000)
   (pin PS1 (rotate 0) 11 27.94000 0.00000)
   (pin PS1 (rotate 0) 12 30.48000 0.00000)
   (pin PS1 (rotate 0) 13 33.02000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00002"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RV2-2 LCD1-2)
  )
  (net "#00003"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-13 J2-13)
  )
  (net "#00004"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-12 J2-12)
  )
  (net "#00005"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-11 J2-11)
  )
  (net "#00006"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-10 J2-10)
  )
  (net "#00007"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-9 J2-9)
  )
  (net "#00008"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-8 J2-8)
  )
  (net "#00009"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-7 J2-7)
  )
  (net "#00010"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-6 J2-6)
  )
  (net "E"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-5 J2-5)
  )
  (net "RS"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-3 J2-3)
  )
  (net "RW"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins LCD1-4 J2-4)
  )
  (net "VDD"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-0 RV2-0 LCD1-1)
  )
  (net "VSS"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-1 RV2-1 LCD1-0)
  )
  (class SIGNAL
   "#00002"
   "#00003"
   "#00004"
   "#00005"
   "#00006"
   "#00007"
   "#00008"
   "#00009"
   "#00010"
   "E"
   "RS"
   "RW"
   "VDD"
   "VSS"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.63499)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
   (wire (path BOT 0.63499 -68.40000 20.90000 -73.53500 26.03500 -83.82000 26.03500 -85.09000 24.76500
    -85.09000 15.87500 -83.82000 14.60500 -55.88000 14.60500 -54.12000 16.36500 -54.12000 19.50000
  ) (net "#00002"))
   (wire (path BOT 0.63499 -26.18000 19.50000 -26.18000 21.38733 -26.19613 21.40346 -26.19613 23.27466
  ) (net "#00003"))
   (wire (path BOT 0.63499 -28.72000 19.50000 -28.72000 21.38733 -28.73613 21.40346 -28.73613 23.27466
  ) (net "#00004"))
   (wire (path BOT 0.63499 -31.26000 19.50000 -31.26000 21.38733 -31.27613 21.40346 -31.27613 23.27466
  ) (net "#00005"))
   (wire (path BOT 0.63499 -33.80000 19.50000 -33.81613 19.50000 -33.81613 23.27466)
   (net "#00006"))
   (wire (path BOT 0.63499 -36.34000 19.50000 -36.35613 19.50000 -36.35613 23.27466)
   (net "#00007"))
   (wire (path BOT 0.63499 -38.88000 19.50000 -38.89613 19.50000 -38.89613 23.27466)
   (net "#00008"))
   (wire (path BOT 0.63499 -41.42000 19.50000 -41.43613 19.50000 -41.43613 23.27466)
   (net "#00009"))
   (wire (path BOT 0.63499 -43.96000 19.50000 -43.97613 19.50000 -43.97613 23.27466)
   (net "#00010"))
   (wire (path BOT 0.63499 -46.50000 19.50000 -46.51613 19.50000 -46.51613 23.27466)
   (net "E"))
   (wire (path BOT 0.63499 -51.58000 19.50000 -51.59613 19.50000 -51.59613 23.27466)
   (net "RS"))
   (wire (path BOT 0.63499 -49.04000 19.50000 -49.05613 19.50000 -49.05613 23.27466)
   (net "RW"))
   (wire (path BOT 0.63499 -56.66000 19.50000 -56.66000 17.14500 -73.02500 17.14500 -74.68000 18.80000
   -81.10000 18.80000) (net "VDD"))
   (wire (path BOT 0.63499 -70.94000 20.90000 -78.12000 20.90000 -81.10000 23.88000)
   (net "VSS"))
 )
)
