Project Information                              c:\max2work\8633\d1v75v4a.rpt

MAX+plus II Compiler Report File
Version 6.1 02/28/96
Compiled: 06/19/98 14:58:28

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

d1v75v4a  EPM7128LC84-15   51       12       0      118     79          92 %

User Pins:                 51       12       0  



Project Information                              c:\max2work\8633\d1v75v4a.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Can't run "Multichip Partitioner": all network licenses are in use
Warning: Project has user pin or logic cell assignments, but has never been compiled before. For best fitting results, let the Compiler choose the first set of assignments instead.
Info: Reserved unused input pin 'FIELD2' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'PAGE1' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board


Project Information                              c:\max2work\8633\d1v75v4a.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Information                              c:\max2work\8633\d1v75v4a.rpt

** PIN/LC/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

d1v75v4a@24                       ADDEN
d1v75v4a@22                       ADJUST
d1v75v4a@25                       CHECKSUM
d1v75v4a@83                       CLK
d1v75v4a@75                       C0
d1v75v4a@74                       C1
d1v75v4a@73                       C2
d1v75v4a@70                       C3
d1v75v4a@69                       C4
d1v75v4a@68                       C5
d1v75v4a@67                       C6
d1v75v4a@65                       C7
d1v75v4a@64                       C8
d1v75v4a@63                       C9
d1v75v4a@14                       FIELD2
d1v75v4a@1                        GR0
d1v75v4a@2                        GR1
d1v75v4a@4                        HLOAD
d1v75v4a@28                       H0
d1v75v4a@39                       NOTTP14
d1v75v4a@84                       PAGE1
d1v75v4a@9                        PD0
d1v75v4a@10                       PD1
d1v75v4a@11                       PD2
d1v75v4a@12                       PD3
d1v75v4a@15                       PD4
d1v75v4a@16                       PD5
d1v75v4a@17                       PD6
d1v75v4a@18                       PD7
d1v75v4a@20                       PD8
d1v75v4a@21                       PD9
d1v75v4a@27                       RAMDATA
d1v75v4a@30                       SD0
d1v75v4a@31                       SD1
d1v75v4a@33                       SD2
d1v75v4a@34                       SD3
d1v75v4a@35                       SD4
d1v75v4a@36                       SD5
d1v75v4a@37                       SD6
d1v75v4a@29                       SD7
d1v75v4a@40                       SD8
d1v75v4a@41                       SD9
d1v75v4a@46                       TP14
d1v75v4a@80                       TXT0
d1v75v4a@81                       TXT1
d1v75v4a@77                       TXT2
d1v75v4a@76                       TXT3
d1v75v4a@60                       TXT4
d1v75v4a@58                       TXT5
d1v75v4a@57                       TXT6
d1v75v4a@56                       TXT7
d1v75v4a@8                        WINDOW
d1v75v4a@55                       Y0
d1v75v4a@54                       Y1
d1v75v4a@52                       Y2
d1v75v4a@51                       Y3
d1v75v4a@50                       Y4
d1v75v4a@49                       Y5
d1v75v4a@48                       Y6
d1v75v4a@61                       Y7
d1v75v4a@45                       Y8
d1v75v4a@44                       Y9
d1v75v4a@5                        3OR4


Project Information                              c:\max2work\8633\d1v75v4a.rpt

** FILE HIERARCHY **



|notdff:26|
|count5:36|
|chrblank:38|
|count8w:44|
|vidgen2a:47|
|vidgen2a:47|lpm_add_sub:chkadd|
|vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add1|
|vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|
|notgate:51|
|lumblnk2:52|
|lumblnk2:52|lpm_add_sub:textadd|
|lumblnk2:52|lpm_add_sub:textadd|p8fadd:lookahead_add0|


Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

***** Logic for device 'd1v75v4a' compiled without errors.




Device: EPM7128LC84-15
Turbo: ON
Security: OFF


Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

** ERROR SUMMARY **

Info: Chip 'd1v75v4a' in device 'EPM7128LC84-15' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
Info: Chip 'd1v75v4a' in device 'EPM7128LC84-15' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                             R                                R              
                             E                                E              
                       W     S                                S              
                       I     E     H           P              E              
                       N     R  3  L           A        T  T  R     T  T     
              P  P  P  D  G  V  O  O  V  G  G  G  C  G  X  X  V  V  X  X     
              D  D  D  O  N  E  R  A  C  R  R  E  L  N  T  T  E  C  T  T  C  
              2  1  0  W  D  D  4  D  C  1  0  1  K  D  1  0  D  C  2  3  0  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
     PD3 | 12                                                              74 | C1 
     VCC | 13                                                              73 | C2 
  FIELD2 | 14                                                              72 | GND 
     PD4 | 15                                                              71 | RESERVED 
     PD5 | 16                                                              70 | C3 
     PD6 | 17                                                              69 | C4 
     PD7 | 18                                                              68 | C5 
     GND | 19                                                              67 | C6 
     PD8 | 20                                                              66 | VCC 
     PD9 | 21                                                              65 | C7 
  ADJUST | 22                        EPM7128LC84-15                        64 | C8 
RESERVED | 23                                                              63 | C9 
   ADDEN | 24                                                              62 | RESERVED 
CHECKSUM | 25                                                              61 | Y7 
     VCC | 26                                                              60 | TXT4 
 RAMDATA | 27                                                              59 | GND 
      H0 | 28                                                              58 | TXT5 
     SD7 | 29                                                              57 | TXT6 
     SD0 | 30                                                              56 | TXT7 
     SD1 | 31                                                              55 | Y0 
     GND | 32                                                              54 | Y1 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              S  S  S  S  S  V  N  S  S  G  V  Y  Y  T  G  Y  Y  Y  Y  Y  V  
              D  D  D  D  D  C  O  D  D  N  C  9  8  P  N  6  5  4  3  2  C  
              2  3  4  5  6  C  T  8  9  D  C        1  D                 C  
                                T                    4                       
                                P                                            
                                1                                            
                                4                                            
                                                                             


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)   7/ 8( 87%)  16/16(100%)  22/36( 61%) 
B:    LC17 - LC32    16/16(100%)   8/ 8(100%)  12/16( 75%)  21/36( 58%) 
C:    LC33 - LC48    15/16( 93%)   7/ 8( 87%)  16/16(100%)  22/36( 61%) 
D:    LC49 - LC64    12/16( 75%)   8/ 8(100%)  16/16(100%)  27/36( 75%) 
E:    LC65 - LC80    11/16( 68%)   8/ 8(100%)  15/16( 93%)  32/36( 88%) 
F:    LC81 - LC96    16/16(100%)   7/ 8( 87%)  14/16( 87%)  27/36( 75%) 
G:   LC97 - LC112    16/16(100%)   7/ 8( 87%)  16/16(100%)  28/36( 77%) 
H:  LC113 - LC128    16/16(100%)   7/ 8( 87%)  16/16(100%)  25/36( 69%) 


Total dedicated input pins used:                 4/4    (100%)
Total I/O pins used:                            59/64   ( 92%)
Total logic cells used:                        118/128  ( 92%)
Total shareable expanders used:                 79/128  ( 61%)
Total Turbo logic cells used:                  118/128  ( 92%)
Total shareable expanders not available (n/a):  42/128  ( 32%)

Total input pins required:                      51
Total output pins required:                     12
Total bidirectional pins required:               0
Total logic cells required:                    118
Total flipflops required:                       99
Total shareable expanders in database:          73

Synthesized logic cells:                        10/ 128 (  7%)



Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  24   (46)  (C)      INPUT              0      0   0    0    0    0    9  ADDEN
  25   (45)  (C)      INPUT              0      0   0    0    0   10    0  CHECKSUM
  83      -   -       INPUT              0      0   0    0    0    0    0  CLK
  75  (118)  (H)      INPUT              0      0   0    0    0    0    1  C0
  74  (117)  (H)      INPUT              0      0   0    0    0    0    3  C1
  73  (115)  (H)      INPUT              0      0   0    0    0    0    2  C2
  70  (109)  (G)      INPUT              0      0   0    0    0    0    2  C3
  69  (107)  (G)      INPUT              0      0   0    0    0    0    3  C4
  68  (105)  (G)      INPUT              0      0   0    0    0    0    3  C5
  67  (104)  (G)      INPUT              0      0   0    0    0    0    5  C6
  65  (101)  (G)      INPUT              0      0   0    0    0    0    2  C7
  64   (99)  (G)      INPUT              0      0   0    0    0    0    4  C8
  63   (97)  (G)      INPUT              0      0   0    0    0    0    9  C9
  14   (32)  (B)      INPUT              0      0   0    0    0    0    0  FIELD2
   1      -   -       INPUT              0      0   0    0    0    0    3  GR0
   2      -   -       INPUT              0      0   0    0    0    0    3  GR1
   4   (16)  (A)      INPUT              0      0   0    0    0    0    9  HLOAD
  28   (40)  (C)      INPUT              0      0   0    0    0    0    1  H0
  84      -   -       INPUT              0      0   0    0    0    0    0  PAGE1
  27   (43)  (C)      INPUT              0      0   0    0    0    0    1  RAMDATA
  30   (37)  (C)      INPUT              0      0   0    0    0    0    1  SD0
  31   (35)  (C)      INPUT              0      0   0    0    0    1    1  SD1
  33   (64)  (D)      INPUT              0      0   0    0    0    1    1  SD2
  34   (61)  (D)      INPUT              0      0   0    0    0    0    1  SD3
  35   (59)  (D)      INPUT              0      0   0    0    0    0    1  SD4
  36   (57)  (D)      INPUT              0      0   0    0    0    0    1  SD5
  37   (56)  (D)      INPUT              0      0   0    0    0    0    1  SD6
  29   (38)  (C)      INPUT              0      0   0    0    0    0    1  SD7
  40   (51)  (D)      INPUT              0      0   0    0    0    0    1  SD8
  41   (49)  (D)      INPUT              0      0   0    0    0    0    1  SD9
  46   (69)  (E)      INPUT              0      0   0    0    0    1    0  TP14
  80  (126)  (H)      INPUT              0      0   0    0    0    0    1  TXT0
  81  (128)  (H)      INPUT              0      0   0    0    0    0    1  TXT1
  77  (123)  (H)      INPUT              0      0   0    0    0    0    1  TXT2
  76  (120)  (H)      INPUT              0      0   0    0    0    0    1  TXT3
  60   (93)  (F)      INPUT              0      0   0    0    0    0    1  TXT4
  58   (91)  (F)      INPUT              0      0   0    0    0    0    1  TXT5
  57   (88)  (F)      INPUT              0      0   0    0    0    0    1  TXT6
  56   (86)  (F)      INPUT              0      0   0    0    0    0    4  TXT7
   8   (11)  (A)      INPUT              0      0   0    0    0    0   10  WINDOW
  55   (85)  (F)      INPUT              0      0   0    0    0    0    1  Y0
  54   (83)  (F)      INPUT              0      0   0    0    0    0    1  Y1
  52   (80)  (E)      INPUT              0      0   0    0    0    0    1  Y2
  51   (77)  (E)      INPUT              0      0   0    0    0    0    1  Y3
  50   (75)  (E)      INPUT              0      0   0    0    0    0    2  Y4
  49   (73)  (E)      INPUT              0      0   0    0    0    0    1  Y5
  48   (72)  (E)      INPUT              0      0   0    0    0    0   15  Y6
  61   (94)  (F)      INPUT              0      0   0    0    0    0   15  Y7
  45   (67)  (E)      INPUT              0      0   0    0    0    0   15  Y8
  44   (65)  (E)      INPUT              0      0   0    0    0    0   15  Y9
   5   (14)  (A)      INPUT              0      0   0    0    0    0    2  3OR4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  22     17    B     OUTPUT     t        0      0   0    2    0    0    0  ADJUST
  39     53    D     OUTPUT     t        0      0   0    1    0    0    0  NOTTP14
   9      8    A         FF  +  t        0      0   0    1    2    0    0  PD0 (|vidgen2a:47|:121)
  10      6    A         FF  +  t        0      0   0    1    2    0    0  PD1 (|vidgen2a:47|:120)
  11      5    A         FF  +  t        0      0   0    1    2    0    0  PD2 (|vidgen2a:47|:119)
  12      3    A         FF  +  t        0      0   0    1    2    0    0  PD3 (|vidgen2a:47|:118)
  15     29    B         FF  +  t        0      0   0    1    2    0    0  PD4 (|vidgen2a:47|:117)
  16     27    B         FF  +  t        0      0   0    1    2    0    0  PD5 (|vidgen2a:47|:116)
  17     25    B         FF  +  t        0      0   0    1    2    0    0  PD6 (|vidgen2a:47|:115)
  18     24    B         FF  +  t        0      0   0    1    2    0    0  PD7 (|vidgen2a:47|:114)
  20     21    B         FF  +  t        0      0   0    1    2    0    0  PD8 (|vidgen2a:47|:113)
  21     19    B         FF  +  t        0      0   0    1    2    0    0  PD9 (|vidgen2a:47|:112)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (40)    51    D       DFFE  +  t        0      0   0    1    4    0    1  |chrblank:38|dout0
   -    127    H       DFFE  +  t        0      0   0    1    4    0    1  |chrblank:38|dout1
 (76)   120    H       DFFE  +  t        0      0   0    1    4    0    1  |chrblank:38|dout2
 (74)   117    H       DFFE  +  t        3      2   1    3    5    0    1  |chrblank:38|dout3
 (73)   115    H       DFFE  +  t        4      0   0    4    5    0    1  |chrblank:38|dout4
 (63)    97    G       DFFE  +  t        7      2   1    5    4    0    1  |chrblank:38|dout5
 (41)    49    D       DFFE  +  t        6      4   1    4    4    0    1  |chrblank:38|dout6
 (34)    61    D       DFFE  +  t        7      4   1    4    4    0    1  |chrblank:38|dout7
 (69)   107    G       DFFE  +  t        1      0   1    2    4    0    1  |chrblank:38|dout8
 (80)   126    H       DFFE  +  t        0      0   0    1    4    0    1  |chrblank:38|dout9
   -     54    D       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout9 (|chrblank:38|:52)
   -    119    H       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout8 (|chrblank:38|:53)
 (79)   125    H       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout7 (|chrblank:38|:54)
 (36)    57    D       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout6 (|chrblank:38|:55)
 (77)   123    H       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout5 (|chrblank:38|:56)
   -    124    H       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout4 (|chrblank:38|:57)
   -     60    D       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout3 (|chrblank:38|:58)
 (68)   105    G       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout2 (|chrblank:38|:59)
 (65)   101    G       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout1 (|chrblank:38|:60)
   -    111    G       DFFE  +  t        0      0   0    0    2    0    1  |chrblank:38.cout0 (|chrblank:38|:61)
   -    103    G       SOFT   s t        1      0   1    4    3    0    1  |chrblank:38|~217~1
 (81)   128    H       SOFT   s t        0      0   0    4    3    0    1  |chrblank:38|~219~1
   -     33    C       TFFE     t        0      0   0    1    5    0    4  |count5:36|carrybit
  (8)    11    A       DFFE     t        3      1   1    1    5    0   32  |count5:36.flb2 (|count5:36|:32)
   -     12    A       DFFE     t        1      0   1    1    4    0   33  |count5:36.flb1 (|count5:36|:33)
 (27)    43    C       DFFE     t        0      0   0    1    3    0   34  |count5:36.flb0 (|count5:36|:34)
   -     81    F       DFFE  +  t        1      1   0    0    4    0   13  |count8w:44|sb0
 (58)    91    F       DFFE  +  t        1      1   0    0    4    0   13  |count8w:44|sb1
 (54)    83    F       DFFE  +  t        2      1   1    0    4    0   13  |count8w:44|sb2
 (57)    88    F       DFFE  +  t        0      0   0    1    0    0    3  |count8w:44|st
 (30)    37    C       DFFE  +  t        0      0   0    1    4    0    1  |lumblnk2:52|dout0
   -     39    C       DFFE  +  t        0      0   0    1    4    0    1  |lumblnk2:52|dout1
   -    122    H       DFFE  +  t        1      0   1    1    4    0    1  |lumblnk2:52|dout2
 (29)    38    C       DFFE  +  t        2      1   1    5    4    0    5  |lumblnk2:52|dout3
   -     63    D       DFFE  +  t        8      3   1    5    6    0    4  |lumblnk2:52|dout4
 (25)    45    C       DFFE  +  t        2      0   1    5    6    0    3  |lumblnk2:52|dout5
 (24)    46    C       DFFE  +  t        4      0   1    4    6    0    2  |lumblnk2:52|dout6
   -     55    D       DFFE  +  t        4      3   1    4    6    0    3  |lumblnk2:52|dout7
   -     47    C       DFFE  +  t        5      0   1    4    4    0    2  |lumblnk2:52|dout8
   -     52    D       DFFE  +  t        0      0   0    4    4    0    1  |lumblnk2:52|dout9
   -    114    H       SOFT     t        4      4   0    0    8    0    3  |lumblnk2:52|lpm_add_sub:textadd|p8fadd:lookahead_add0|:60
 (67)   104    G       DFFE  +  t        0      0   0    1    1    0    1  |lumblnk2:52|txtffa0
   -    100    G       DFFE  +  t        0      0   0    1    1    0    1  |lumblnk2:52|txtffa1
 (64)    99    G       DFFE  +  t        0      0   0    1    1    0    1  |lumblnk2:52|txtffa2
   -    108    G       DFFE  +  t        0      0   0    1    1    0    1  |lumblnk2:52|txtffa3
   -    106    G       DFFE  +  t        0      0   0    1    1    0    1  |lumblnk2:52|txtffa4
   -    102    G       DFFE  +  t        0      0   0    1    1    0    1  |lumblnk2:52|txtffa5
 (35)    59    D       DFFE  +  t        0      0   0    1    1    0    1  |lumblnk2:52|txtffa6
   -     92    F       DFFE  +  t        0      0   0    0    2    0    1  |lumblnk2:52|txtffb0
 (55)    85    F       DFFE  +  t        0      0   0    0    2    0    1  |lumblnk2:52|txtffb1
   -     95    F       DFFE  +  t        0      0   0    0    2    0    1  |lumblnk2:52|txtffb2
 (61)    94    F       DFFE  +  t        0      0   0    0    2    0    1  |lumblnk2:52|txtffb3
 (60)    93    F       DFFE  +  t        0      0   0    0    2    0    1  |lumblnk2:52|txtffb4
 (70)   109    G       DFFE  +  t        0      0   0    0    2    0    1  |lumblnk2:52|txtffb5
   -     87    F       DFFE  +  t        0      0   0    0    2    0    1  |lumblnk2:52|txtffb6
 (56)    86    F       DFFE  +  t        0      0   0    0    2    0    5  |lumblnk2:52|txtffc0
 (62)    96    F       DFFE  +  t        0      0   0    0    2    0    4  |lumblnk2:52|txtffc1
   -     66    E       DFFE  +  t        0      0   0    0    2    0    3  |lumblnk2:52|txtffc2
   -     71    E       DFFE  +  t        0      0   0    0    2    0    2  |lumblnk2:52|txtffc3
   -     36    C       DFFE  +  t        0      0   0    0    2    0    3  |lumblnk2:52|txtffc4
 (51)    77    E       DFFE  +  t        0      0   0    0    2    0    2  |lumblnk2:52|txtffc5
   -     44    C       DFFE  +  t        0      0   0    0    2    0    1  |lumblnk2:52|txtffc6
   -    110    G       DFFE  +  t        5      2   1    0    8    0    1  |lumblnk2:52.yout9 (|lumblnk2:52|:87)
 (71)   112    G       DFFE  +  t        3      2   0    0    6    0    1  |lumblnk2:52.yout8 (|lumblnk2:52|:88)
   -     98    G       DFFE  +  t        2      1   0    0    4    0    1  |lumblnk2:52.yout7 (|lumblnk2:52|:89)
   -    113    H       DFFE  +  t        5      4   1    0    9    0    1  |lumblnk2:52.yout6 (|lumblnk2:52|:90)
   -    116    H       DFFE  +  t        3      2   0    0    7    0    1  |lumblnk2:52.yout5 (|lumblnk2:52|:91)
 (75)   118    H       DFFE  +  t        3      1   1    0    5    0    1  |lumblnk2:52.yout4 (|lumblnk2:52|:92)
   -    121    H       DFFE  +  t        0      0   0    0    3    0    1  |lumblnk2:52.yout3 (|lumblnk2:52|:93)
   -     84    F       DFFE  +  t        0      0   0    0    2    0    1  |lumblnk2:52.yout2 (|lumblnk2:52|:94)
 (49)    73    E       DFFE  +  t        0      0   0    0    2    0    1  |lumblnk2:52.yout1 (|lumblnk2:52|:95)
 (28)    40    C       DFFE  +  t        0      0   0    0    2    0    1  |lumblnk2:52.yout0 (|lumblnk2:52|:96)
   -      2    A       SOFT   s t        1      0   1    4    3    0    1  |lumblnk2:52|~806~1
   -      4    A       SOFT   s t        1      0   1    4    3    0    1  |lumblnk2:52|~806~2
   -      7    A       SOFT   s t        1      0   1    4    3    0    1  |lumblnk2:52|~845~1
  (4)    16    A       SOFT   s t        1      0   1    5    3    0    1  |lumblnk2:52|~845~2
  (5)    14    A       SOFT   s t        1      0   1    4    3    0    1  |lumblnk2:52|~860~1
   -     34    C       SOFT   s t        1      0   1    4    3    0    1  |lumblnk2:52|~860~2
 (31)    35    C       SOFT   s t        1      0   1    4    3    0    1  |lumblnk2:52|~861~1
   -     41    C       SOFT   s t        1      0   1    4    3    0    1  |lumblnk2:52|~861~2
   -     42    C       DFFE  +  t        0      0   0    1    0    0   75  |notdff:26.d0 (|notdff:26|:30)
   -     70    E       DFFE  +  t        3      1   1    2    6    1    5  |vidgen2a:47|hd0
   -     82    F       DFFE  +  t        4      1   1    3    6    1    4  |vidgen2a:47|hd1
 (46)    69    E       DFFE  +  t        4      1   1    4    6    1    3  |vidgen2a:47|hd2
   -     68    E       DFFE  +  t        3      1   1    2    6    1    2  |vidgen2a:47|hd3
 (45)    67    E       DFFE  +  t        3      1   1    3    6    1    5  |vidgen2a:47|hd4
 (44)    65    E       DFFE  +  t        1      0   1    2    6    1    4  |vidgen2a:47|hd5
   -     74    E       DFFE  +  t        3      1   1    2    6    1    3  |vidgen2a:47|hd6
   -     79    E       DFFE  +  t        3      1   1    2    6    1    2  |vidgen2a:47|hd7
   -     89    F       DFFE  +  t        5      1   1    4    6    1    1  |vidgen2a:47|hd8
   -     90    F       DFFE  +  t        4      0   1    4    6    1    0  |vidgen2a:47|hd9
   -      1    A       SOFT     t        4      4   0    0    8    0    5  |vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:60
   -     23    B       SOFT     t        6      5   1    0    9    0    1  |vidgen2a:47|lpm_add_sub:chkadd.result7 (|vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:128)
   -     28    B       SOFT     t        6      5   1    0    9    0    1  |vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0.cout (|vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:130)
   -     30    B       SOFT     t        4      3   0    0    7    0    1  |vidgen2a:47|lpm_add_sub:chkadd.result6 (|vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:131)
   -      9    A       SOFT     t        4      4   0    0    8    0    1  |vidgen2a:47|lpm_add_sub:chkadd.result3 (|vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:134)
  (6)    13    A       SOFT     t        2      1   0    0    4    0    1  |vidgen2a:47|lpm_add_sub:chkadd.result1 (|vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:136)
   -     10    A       TFFE  +  t        0      0   0    2    1    1    4  |vidgen2a:47|sum0
   -     58    D       DFFE  +  t        0      0   0    2    1    1    4  |vidgen2a:47|sum1
   -     15    A       DFFE  +  t        4      2   1    2    6    1    3  |vidgen2a:47|sum2
   -     18    B       DFFE  +  t        0      0   0    2    1    1    2  |vidgen2a:47|sum3
   -     20    B       DFFE  +  t        2      1   0    2    3    1    5  |vidgen2a:47|sum4
 (14)    32    B       DFFE  +  t        4      2   1    2    5    1    4  |vidgen2a:47|sum5
   -     22    B       DFFE  +  t        0      0   0    2    1    1    3  |vidgen2a:47|sum6
   -     31    B       DFFE  +  t        0      0   0    2    1    1    2  |vidgen2a:47|sum7
   -     26    B       DFFE  +  t        1      0   1    2    3    2    1  |vidgen2a:47|sum8


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC11 |count5:36.flb2
        | +----------------------------- LC12 |count5:36.flb1
        | | +--------------------------- LC2 |lumblnk2:52|~806~1
        | | | +------------------------- LC4 |lumblnk2:52|~806~2
        | | | | +----------------------- LC7 |lumblnk2:52|~845~1
        | | | | | +--------------------- LC16 |lumblnk2:52|~845~2
        | | | | | | +------------------- LC14 |lumblnk2:52|~860~1
        | | | | | | | +----------------- LC8 PD0
        | | | | | | | | +--------------- LC6 PD1
        | | | | | | | | | +------------- LC5 PD2
        | | | | | | | | | | +----------- LC3 PD3
        | | | | | | | | | | | +--------- LC1 |vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:60
        | | | | | | | | | | | | +------- LC9 |vidgen2a:47|lpm_add_sub:chkadd.result3
        | | | | | | | | | | | | | +----- LC13 |vidgen2a:47|lpm_add_sub:chkadd.result1
        | | | | | | | | | | | | | | +--- LC10 |vidgen2a:47|sum0
        | | | | | | | | | | | | | | | +- LC15 |vidgen2a:47|sum2
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'A':
LC11 -> * - * * * * * - - - - - - - - - | * - * * - - * * | <-- |count5:36.flb2
LC12 -> * * * * * * * - - - - - - - - - | * - * * - - * * | <-- |count5:36.flb1
LC10 -> - - - - - - - * - - - * * * * * | * - - - - - - - | <-- |vidgen2a:47|sum0
LC15 -> - - - - - - - - - * - * * - - * | * - - - - - - - | <-- |vidgen2a:47|sum2

Pin
24   -> - - - - - - - - - - - - - - * * | * * - * - - - - | <-- ADDEN
25   -> - - - - - - - * * * * - - - - - | * * - - - - - - | <-- CHECKSUM
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
1    -> - - - - - - - - - - - - - - - - | - - - - - * - - | <-- GR0
2    -> - - - - - - - - - - - - - - - - | - - - - * * - - | <-- GR1
4    -> - - - - - - - - - - - - - - * * | * * - * - - - - | <-- HLOAD
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
56   -> * * - - - - - - - - - - - - - - | * - * - - - - - | <-- TXT7
50   -> - - - - - * - - - - - - - - - - | * - - * - - - - | <-- Y4
48   -> - - * * * * * - - - - - - - - - | * - * * - - - - | <-- Y6
61   -> - - * * * * * - - - - - - - - - | * - * * - - - - | <-- Y7
45   -> - - * * * * * - - - - - - - - - | * - * * - - - - | <-- Y8
44   -> - - * * * * * - - - - - - - - - | * - * * - - - - | <-- Y9
LC33 -> * * - - - - - - - - - - - - - - | * - * - - - - - | <-- |count5:36|carrybit
LC43 -> * * * * * * * - - - - - - - - - | * - * * - - * * | <-- |count5:36.flb0
LC42 -> * * - - - - - - - - - - - - - - | * - * * * * * * | <-- |notdff:26.d0
LC70 -> - - - - - - - * - - - * * * * * | * - - - - - - - | <-- |vidgen2a:47|hd0
LC82 -> - - - - - - - - * - - * * * - * | * - - - - - - - | <-- |vidgen2a:47|hd1
LC69 -> - - - - - - - - - * - * * - - * | * - - - - - - - | <-- |vidgen2a:47|hd2
LC68 -> - - - - - - - - - - * * * - - - | * - - - - - - - | <-- |vidgen2a:47|hd3
LC58 -> - - - - - - - - * - - * * * - * | * - - - - - - - | <-- |vidgen2a:47|sum1
LC18 -> - - - - - - - - - - * * * - - - | * - - - - - - - | <-- |vidgen2a:47|sum3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC17 ADJUST
        | +----------------------------- LC29 PD4
        | | +--------------------------- LC27 PD5
        | | | +------------------------- LC25 PD6
        | | | | +----------------------- LC24 PD7
        | | | | | +--------------------- LC21 PD8
        | | | | | | +------------------- LC19 PD9
        | | | | | | | +----------------- LC23 |vidgen2a:47|lpm_add_sub:chkadd.result7
        | | | | | | | | +--------------- LC28 |vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0.cout
        | | | | | | | | | +------------- LC30 |vidgen2a:47|lpm_add_sub:chkadd.result6
        | | | | | | | | | | +----------- LC18 |vidgen2a:47|sum3
        | | | | | | | | | | | +--------- LC20 |vidgen2a:47|sum4
        | | | | | | | | | | | | +------- LC32 |vidgen2a:47|sum5
        | | | | | | | | | | | | | +----- LC22 |vidgen2a:47|sum6
        | | | | | | | | | | | | | | +--- LC31 |vidgen2a:47|sum7
        | | | | | | | | | | | | | | | +- LC26 |vidgen2a:47|sum8
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'B':
LC23 -> - - - - - - - - - - - - - - * - | - * - - - - - - | <-- |vidgen2a:47|lpm_add_sub:chkadd.result7
LC28 -> - - - - - - - - - - - - - - - * | - * - - - - - - | <-- |vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0.cout
LC30 -> - - - - - - - - - - - - - * - - | - * - - - - - - | <-- |vidgen2a:47|lpm_add_sub:chkadd.result6
LC20 -> - * - - - - - * * * - * * - - - | - * - - - - - - | <-- |vidgen2a:47|sum4
LC32 -> - - * - - - - * * * - - * - - - | - * - - - - - - | <-- |vidgen2a:47|sum5
LC22 -> - - - * - - - * * * - - - - - - | - * - - - - - - | <-- |vidgen2a:47|sum6
LC31 -> - - - - * - - * * - - - - - - - | - * - - - - - - | <-- |vidgen2a:47|sum7
LC26 -> - - - - - * * - - - - - - - - * | - * - - - - - - | <-- |vidgen2a:47|sum8

Pin
24   -> - - - - - - - - - - * * * * * * | * * - * - - - - | <-- ADDEN
25   -> - * * * * * * - - - - - - - - - | * * - - - - - - | <-- CHECKSUM
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
1    -> - - - - - - - - - - - - - - - - | - - - - - * - - | <-- GR0
2    -> - - - - - - - - - - - - - - - - | - - - - * * - - | <-- GR1
4    -> - - - - - - - - - - * * * * * * | * * - * - - - - | <-- HLOAD
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
31   -> * - - - - - - - - - - - - - - - | - * - - - * - - | <-- SD1
33   -> * - - - - - - - - - - - - - - - | - * - - * - - - | <-- SD2
LC67 -> - * - - - - - * * * - * * - - - | - * - - - - - - | <-- |vidgen2a:47|hd4
LC65 -> - - * - - - - * * * - - * - - - | - * - - - - - - | <-- |vidgen2a:47|hd5
LC74 -> - - - * - - - * * * - - - - - - | - * - - - - - - | <-- |vidgen2a:47|hd6
LC79 -> - - - - * - - * * - - - - - - - | - * - - - - - - | <-- |vidgen2a:47|hd7
LC89 -> - - - - - * - - - - - - - - - * | - * - - - - - - | <-- |vidgen2a:47|hd8
LC90 -> - - - - - - * - - - - - - - - - | - * - - - - - - | <-- |vidgen2a:47|hd9
LC1  -> - - - - - - - * * * - * * - - - | - * - - - - - - | <-- |vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:60
LC9  -> - - - - - - - - - - * - - - - - | - * - - - - - - | <-- |vidgen2a:47|lpm_add_sub:chkadd.result3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                       Logic cells placed in LAB 'C'
        +----------------------------- LC33 |count5:36|carrybit
        | +--------------------------- LC43 |count5:36.flb0
        | | +------------------------- LC37 |lumblnk2:52|dout0
        | | | +----------------------- LC39 |lumblnk2:52|dout1
        | | | | +--------------------- LC38 |lumblnk2:52|dout3
        | | | | | +------------------- LC45 |lumblnk2:52|dout5
        | | | | | | +----------------- LC46 |lumblnk2:52|dout6
        | | | | | | | +--------------- LC47 |lumblnk2:52|dout8
        | | | | | | | | +------------- LC36 |lumblnk2:52|txtffc4
        | | | | | | | | | +----------- LC44 |lumblnk2:52|txtffc6
        | | | | | | | | | | +--------- LC40 |lumblnk2:52.yout0
        | | | | | | | | | | | +------- LC34 |lumblnk2:52|~860~2
        | | | | | | | | | | | | +----- LC35 |lumblnk2:52|~861~1
        | | | | | | | | | | | | | +--- LC41 |lumblnk2:52|~861~2
        | | | | | | | | | | | | | | +- LC42 |notdff:26.d0
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'C':
LC33 -> * * - - - - - - - - - - - - - | * - * - - - - - | <-- |count5:36|carrybit
LC43 -> * * * * * * * * - - - * * * - | * - * * - - * * | <-- |count5:36.flb0
LC37 -> - - - - - - - - - - * - - - - | - - * - - - - - | <-- |lumblnk2:52|dout0
LC34 -> - - - - - * - - - - - - - - - | - - * - - - - - | <-- |lumblnk2:52|~860~2
LC35 -> - - - - - - * - - - - - - - - | - - * - - - - - | <-- |lumblnk2:52|~861~1
LC41 -> - - - - - - * - - - - - - - - | - - * - - - - - | <-- |lumblnk2:52|~861~2
LC42 -> * * * * * * * * * * * - - - - | * - * * * * * * | <-- |notdff:26.d0

Pin
83   -> - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
1    -> - - - - - - - - - - - - - - - | - - - - - * - - | <-- GR0
2    -> - - - - - - - - - - - - - - - | - - - - * * - - | <-- GR1
28   -> - - - - - - - - - - - - - - * | - - * - - - - - | <-- H0
84   -> - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
56   -> * * - - - - - - - - - - - - - | * - * - - - - - | <-- TXT7
55   -> - - * - - - - - - - - - - - - | - - * - - - - - | <-- Y0
54   -> - - - * - - - - - - - - - - - | - - * - - - - - | <-- Y1
51   -> - - - - * - - - - - - - - - - | - - * - - - - - | <-- Y3
49   -> - - - - - * - - - - - - - - - | - - * - - - - - | <-- Y5
48   -> - - - - * * * * - - - * * * - | * - * * - - - - | <-- Y6
61   -> - - - - * * * * - - - * * * - | * - * * - - - - | <-- Y7
45   -> - - - - * * * * - - - * * * - | * - * * - - - - | <-- Y8
44   -> - - - - * * * * - - - * * * - | * - * * - - - - | <-- Y9
LC11 -> * - * * * * * * - - - * * * - | * - * * - - * * | <-- |count5:36.flb2
LC12 -> * - * * * * * * - - - * * * - | * - * * - - * * | <-- |count5:36.flb1
LC93 -> - - - - - - - - * - - - - - - | - - * - - - - - | <-- |lumblnk2:52|txtffb4
LC87 -> - - - - - - - - - * - - - - - | - - * - - - - - | <-- |lumblnk2:52|txtffb6
LC14 -> - - - - - * - - - - - - - - - | - - * - - - - - | <-- |lumblnk2:52|~860~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                 Logic cells placed in LAB 'D'
        +----------------------- LC51 |chrblank:38|dout0
        | +--------------------- LC49 |chrblank:38|dout6
        | | +------------------- LC61 |chrblank:38|dout7
        | | | +----------------- LC54 |chrblank:38.cout9
        | | | | +--------------- LC57 |chrblank:38.cout6
        | | | | | +------------- LC60 |chrblank:38.cout3
        | | | | | | +----------- LC63 |lumblnk2:52|dout4
        | | | | | | | +--------- LC55 |lumblnk2:52|dout7
        | | | | | | | | +------- LC52 |lumblnk2:52|dout9
        | | | | | | | | | +----- LC59 |lumblnk2:52|txtffa6
        | | | | | | | | | | +--- LC53 NOTTP14
        | | | | | | | | | | | +- LC58 |vidgen2a:47|sum1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'D':
LC49 -> - - - - * - - - - - - - | - - - * - - - - | <-- |chrblank:38|dout6

Pin
24   -> - - - - - - - - - - - * | * * - * - - - - | <-- ADDEN
83   -> - - - - - - - - - - - - | - - - - - - - - | <-- CLK
75   -> * - - - - - - - - - - - | - - - * - - - - | <-- C0
68   -> - * - - - - - - - - - - | - - - * - - * - | <-- C5
67   -> - * * - - - - - - - - - | - - - * - - * * | <-- C6
65   -> - - * - - - - - - - - - | - - - * - - * - | <-- C7
64   -> - * * - - - - - - - - - | - - - * - - * - | <-- C8
63   -> - * * - - - - - - - - - | - - - * - - * * | <-- C9
1    -> - - - - - - - - - - - - | - - - - - * - - | <-- GR0
2    -> - - - - - - - - - - - - | - - - - * * - - | <-- GR1
4    -> - - - - - - - - - - - * | * * - * - - - - | <-- HLOAD
84   -> - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
46   -> - - - - - - - - - - * - | - - - * - - - - | <-- TP14
57   -> - - - - - - - - - * - - | - - - * - - - - | <-- TXT6
50   -> - - - - - - * - - - - - | * - - * - - - - | <-- Y4
48   -> - - - - - - * * * - - - | * - * * - - - - | <-- Y6
61   -> - - - - - - * * * - - - | * - * * - - - - | <-- Y7
45   -> - - - - - - * * * - - - | * - * * - - - - | <-- Y8
44   -> - - - - - - * * * - - - | * - * * - - - - | <-- Y9
LC117-> - - - - - * - - - - - - | - - - * - - - - | <-- |chrblank:38|dout3
LC126-> - - - * - - - - - - - - | - - - * - - - - | <-- |chrblank:38|dout9
LC11 -> * * * - - - * * * - - - | * - * * - - * * | <-- |count5:36.flb2
LC12 -> * * * - - - * * * - - - | * - * * - - * * | <-- |count5:36.flb1
LC43 -> * * * - - - * * * - - - | * - * * - - * * | <-- |count5:36.flb0
LC2  -> - - - - - - - * - - - - | - - - * - - - - | <-- |lumblnk2:52|~806~1
LC4  -> - - - - - - - * - - - - | - - - * - - - - | <-- |lumblnk2:52|~806~2
LC7  -> - - - - - - * - - - - - | - - - * - - - - | <-- |lumblnk2:52|~845~1
LC16 -> - - - - - - * - - - - - | - - - * - - - - | <-- |lumblnk2:52|~845~2
LC42 -> * * * * * * * * * * - - | * - * * * * * * | <-- |notdff:26.d0
LC13 -> - - - - - - - - - - - * | - - - * - - - - | <-- |vidgen2a:47|lpm_add_sub:chkadd.result1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                               Logic cells placed in LAB 'E'
        +--------------------- LC66 |lumblnk2:52|txtffc2
        | +------------------- LC71 |lumblnk2:52|txtffc3
        | | +----------------- LC77 |lumblnk2:52|txtffc5
        | | | +--------------- LC73 |lumblnk2:52.yout1
        | | | | +------------- LC70 |vidgen2a:47|hd0
        | | | | | +----------- LC69 |vidgen2a:47|hd2
        | | | | | | +--------- LC68 |vidgen2a:47|hd3
        | | | | | | | +------- LC67 |vidgen2a:47|hd4
        | | | | | | | | +----- LC65 |vidgen2a:47|hd5
        | | | | | | | | | +--- LC74 |vidgen2a:47|hd6
        | | | | | | | | | | +- LC79 |vidgen2a:47|hd7
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'E':

Pin
83   -> - - - - - - - - - - - | - - - - - - - - | <-- CLK
1    -> - - - - - - - - - - - | - - - - - * - - | <-- GR0
2    -> - - - - - * - - - - - | - - - - * * - - | <-- GR1
84   -> - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
30   -> - - - - * - - - - - - | - - - - * - - - | <-- SD0
33   -> - - - - - * - - - - - | - * - - * - - - | <-- SD2
34   -> - - - - - - * - - - - | - - - - * - - - | <-- SD3
35   -> - - - - - - - * - - - | - - - - * - - - | <-- SD4
36   -> - - - - - - - - * - - | - - - - * - - - | <-- SD5
37   -> - - - - - - - - - * - | - - - - * - - - | <-- SD6
29   -> - - - - - - - - - - * | - - - - * - - - | <-- SD7
8    -> - - - - * * * * * * * | - - - - * * - - | <-- WINDOW
5    -> - - - - - * - * - - - | - - - - * - - - | <-- 3OR4
LC125-> - - - - - - - - - - * | - - - - * - - - | <-- |chrblank:38.cout7
LC57 -> - - - - - - - - - * - | - - - - * - - - | <-- |chrblank:38.cout6
LC123-> - - - - - - - - * - - | - - - - * - - - | <-- |chrblank:38.cout5
LC124-> - - - - - - - * - - - | - - - - * - - - | <-- |chrblank:38.cout4
LC60 -> - - - - - - * - - - - | - - - - * - - - | <-- |chrblank:38.cout3
LC105-> - - - - - * - - - - - | - - - - * - - - | <-- |chrblank:38.cout2
LC111-> - - - - * - - - - - - | - - - - * - - - | <-- |chrblank:38.cout0
LC81 -> - - - - * * * * * * * | - - - - * * - - | <-- |count8w:44|sb0
LC91 -> - - - - * * * * * * * | - - - - * * - - | <-- |count8w:44|sb1
LC83 -> - - - - * * * * * * * | - - - - * * - - | <-- |count8w:44|sb2
LC39 -> - - - * - - - - - - - | - - - - * - - - | <-- |lumblnk2:52|dout1
LC95 -> * - - - - - - - - - - | - - - - * - - - | <-- |lumblnk2:52|txtffb2
LC94 -> - * - - - - - - - - - | - - - - * - - - | <-- |lumblnk2:52|txtffb3
LC109-> - - * - - - - - - - - | - - - - * - - - | <-- |lumblnk2:52|txtffb5
LC98 -> - - - - - - - - - - * | - - - - * - - - | <-- |lumblnk2:52.yout7
LC113-> - - - - - - - - - * - | - - - - * - - - | <-- |lumblnk2:52.yout6
LC116-> - - - - - - - - * - - | - - - - * - - - | <-- |lumblnk2:52.yout5
LC118-> - - - - - - - * - - - | - - - - * - - - | <-- |lumblnk2:52.yout4
LC121-> - - - - - - * - - - - | - - - - * - - - | <-- |lumblnk2:52.yout3
LC84 -> - - - - - * - - - - - | - - - - * - - - | <-- |lumblnk2:52.yout2
LC40 -> - - - - * - - - - - - | - - - - * - - - | <-- |lumblnk2:52.yout0
LC42 -> * * * * * * * * * * * | * - * * * * * * | <-- |notdff:26.d0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC81 |count8w:44|sb0
        | +----------------------------- LC91 |count8w:44|sb1
        | | +--------------------------- LC83 |count8w:44|sb2
        | | | +------------------------- LC88 |count8w:44|st
        | | | | +----------------------- LC92 |lumblnk2:52|txtffb0
        | | | | | +--------------------- LC85 |lumblnk2:52|txtffb1
        | | | | | | +------------------- LC95 |lumblnk2:52|txtffb2
        | | | | | | | +----------------- LC94 |lumblnk2:52|txtffb3
        | | | | | | | | +--------------- LC93 |lumblnk2:52|txtffb4
        | | | | | | | | | +------------- LC87 |lumblnk2:52|txtffb6
        | | | | | | | | | | +----------- LC86 |lumblnk2:52|txtffc0
        | | | | | | | | | | | +--------- LC96 |lumblnk2:52|txtffc1
        | | | | | | | | | | | | +------- LC84 |lumblnk2:52.yout2
        | | | | | | | | | | | | | +----- LC82 |vidgen2a:47|hd1
        | | | | | | | | | | | | | | +--- LC89 |vidgen2a:47|hd8
        | | | | | | | | | | | | | | | +- LC90 |vidgen2a:47|hd9
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'F':
LC81 -> * * * - - - - - - - - - - * * * | - - - - * * - - | <-- |count8w:44|sb0
LC91 -> * * * - - - - - - - - - - * * * | - - - - * * - - | <-- |count8w:44|sb1
LC83 -> * * * - - - - - - - - - - * * * | - - - - * * - - | <-- |count8w:44|sb2
LC88 -> * * * - - - - - - - - - - - - - | - - - - - * - - | <-- |count8w:44|st
LC92 -> - - - - - - - - - - * - - - - - | - - - - - * - - | <-- |lumblnk2:52|txtffb0
LC85 -> - - - - - - - - - - - * - - - - | - - - - - * - - | <-- |lumblnk2:52|txtffb1

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
1    -> - - - - - - - - - - - - - * * * | - - - - - * - - | <-- GR0
2    -> - - - - - - - - - - - - - - * * | - - - - * * - - | <-- GR1
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
27   -> - - - * - - - - - - - - - - - - | - - - - - * - - | <-- RAMDATA
31   -> - - - - - - - - - - - - - * - - | - * - - - * - - | <-- SD1
40   -> - - - - - - - - - - - - - - * - | - - - - - * - - | <-- SD8
41   -> - - - - - - - - - - - - - - - * | - - - - - * - - | <-- SD9
8    -> - - - - - - - - - - - - - * * * | - - - - * * - - | <-- WINDOW
LC54 -> - - - - - - - - - - - - - - - * | - - - - - * - - | <-- |chrblank:38.cout9
LC119-> - - - - - - - - - - - - - - * - | - - - - - * - - | <-- |chrblank:38.cout8
LC101-> - - - - - - - - - - - - - * - - | - - - - - * - - | <-- |chrblank:38.cout1
LC122-> - - - - - - - - - - - - * - - - | - - - - - * - - | <-- |lumblnk2:52|dout2
LC104-> - - - - * - - - - - - - - - - - | - - - - - * - - | <-- |lumblnk2:52|txtffa0
LC100-> - - - - - * - - - - - - - - - - | - - - - - * - - | <-- |lumblnk2:52|txtffa1
LC99 -> - - - - - - * - - - - - - - - - | - - - - - * - - | <-- |lumblnk2:52|txtffa2
LC108-> - - - - - - - * - - - - - - - - | - - - - - * - - | <-- |lumblnk2:52|txtffa3
LC106-> - - - - - - - - * - - - - - - - | - - - - - * - - | <-- |lumblnk2:52|txtffa4
LC59 -> - - - - - - - - - * - - - - - - | - - - - - * - - | <-- |lumblnk2:52|txtffa6
LC110-> - - - - - - - - - - - - - - - * | - - - - - * - - | <-- |lumblnk2:52.yout9
LC112-> - - - - - - - - - - - - - - * - | - - - - - * - - | <-- |lumblnk2:52.yout8
LC73 -> - - - - - - - - - - - - - * - - | - - - - - * - - | <-- |lumblnk2:52.yout1
LC42 -> - - - - * * * * * * * * * * * * | * - * * * * * * | <-- |notdff:26.d0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

                                         Logic cells placed in LAB 'G'
        +------------------------------- LC97 |chrblank:38|dout5
        | +----------------------------- LC107 |chrblank:38|dout8
        | | +--------------------------- LC105 |chrblank:38.cout2
        | | | +------------------------- LC101 |chrblank:38.cout1
        | | | | +----------------------- LC111 |chrblank:38.cout0
        | | | | | +--------------------- LC103 |chrblank:38|~217~1
        | | | | | | +------------------- LC104 |lumblnk2:52|txtffa0
        | | | | | | | +----------------- LC100 |lumblnk2:52|txtffa1
        | | | | | | | | +--------------- LC99 |lumblnk2:52|txtffa2
        | | | | | | | | | +------------- LC108 |lumblnk2:52|txtffa3
        | | | | | | | | | | +----------- LC106 |lumblnk2:52|txtffa4
        | | | | | | | | | | | +--------- LC102 |lumblnk2:52|txtffa5
        | | | | | | | | | | | | +------- LC109 |lumblnk2:52|txtffb5
        | | | | | | | | | | | | | +----- LC110 |lumblnk2:52.yout9
        | | | | | | | | | | | | | | +--- LC112 |lumblnk2:52.yout8
        | | | | | | | | | | | | | | | +- LC98 |lumblnk2:52.yout7
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'G'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'G':
LC102-> - - - - - - - - - - - - * - - - | - - - - - - * - | <-- |lumblnk2:52|txtffa5

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
74   -> - - - - - * - - - - - - - - - - | - - - - - - * * | <-- C1
69   -> * - - - - - - - - - - - - - - - | - - - - - - * * | <-- C4
68   -> * - - - - * - - - - - - - - - - | - - - * - - * - | <-- C5
67   -> * - - - - - - - - - - - - - - - | - - - * - - * * | <-- C6
65   -> - - - - - * - - - - - - - - - - | - - - * - - * - | <-- C7
64   -> * * - - - - - - - - - - - - - - | - - - * - - * - | <-- C8
63   -> * * - - - * - - - - - - - - - - | - - - * - - * * | <-- C9
1    -> - - - - - - - - - - - - - - - - | - - - - - * - - | <-- GR0
2    -> - - - - - - - - - - - - - - - - | - - - - * * - - | <-- GR1
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
80   -> - - - - - - * - - - - - - - - - | - - - - - - * - | <-- TXT0
81   -> - - - - - - - * - - - - - - - - | - - - - - - * - | <-- TXT1
77   -> - - - - - - - - * - - - - - - - | - - - - - - * - | <-- TXT2
76   -> - - - - - - - - - * - - - - - - | - - - - - - * - | <-- TXT3
60   -> - - - - - - - - - - * - - - - - | - - - - - - * - | <-- TXT4
58   -> - - - - - - - - - - - * - - - - | - - - - - - * - | <-- TXT5
LC51 -> - - - - * - - - - - - - - - - - | - - - - - - * - | <-- |chrblank:38|dout0
LC127-> - - - * - - - - - - - - - - - - | - - - - - - * - | <-- |chrblank:38|dout1
LC120-> - - * - - - - - - - - - - - - - | - - - - - - * - | <-- |chrblank:38|dout2
LC11 -> * * - - - * - - - - - - - - - - | * - * * - - * * | <-- |count5:36.flb2
LC12 -> * * - - - * - - - - - - - - - - | * - * * - - * * | <-- |count5:36.flb1
LC43 -> * * - - - * - - - - - - - - - - | * - * * - - * * | <-- |count5:36.flb0
LC55 -> - - - - - - - - - - - - - * * * | - - - - - - * - | <-- |lumblnk2:52|dout7
LC47 -> - - - - - - - - - - - - - * * - | - - - - - - * - | <-- |lumblnk2:52|dout8
LC52 -> - - - - - - - - - - - - - * - - | - - - - - - * - | <-- |lumblnk2:52|dout9
LC114-> - - - - - - - - - - - - - * * * | - - - - - - * - | <-- |lumblnk2:52|lpm_add_sub:textadd|p8fadd:lookahead_add0|:60
LC36 -> - - - - - - - - - - - - - * * * | - - - - - - * - | <-- |lumblnk2:52|txtffc4
LC77 -> - - - - - - - - - - - - - * * - | - - - - - - * - | <-- |lumblnk2:52|txtffc5
LC44 -> - - - - - - - - - - - - - * - - | - - - - - - * - | <-- |lumblnk2:52|txtffc6
LC42 -> * * * * * - * * * * * * * * * * | * - * * * * * * | <-- |notdff:26.d0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                                         Logic cells placed in LAB 'H'
        +------------------------------- LC127 |chrblank:38|dout1
        | +----------------------------- LC120 |chrblank:38|dout2
        | | +--------------------------- LC117 |chrblank:38|dout3
        | | | +------------------------- LC115 |chrblank:38|dout4
        | | | | +----------------------- LC126 |chrblank:38|dout9
        | | | | | +--------------------- LC119 |chrblank:38.cout8
        | | | | | | +------------------- LC125 |chrblank:38.cout7
        | | | | | | | +----------------- LC123 |chrblank:38.cout5
        | | | | | | | | +--------------- LC124 |chrblank:38.cout4
        | | | | | | | | | +------------- LC128 |chrblank:38|~219~1
        | | | | | | | | | | +----------- LC122 |lumblnk2:52|dout2
        | | | | | | | | | | | +--------- LC114 |lumblnk2:52|lpm_add_sub:textadd|p8fadd:lookahead_add0|:60
        | | | | | | | | | | | | +------- LC113 |lumblnk2:52.yout6
        | | | | | | | | | | | | | +----- LC116 |lumblnk2:52.yout5
        | | | | | | | | | | | | | | +--- LC118 |lumblnk2:52.yout4
        | | | | | | | | | | | | | | | +- LC121 |lumblnk2:52.yout3
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':
LC115-> - - - - - - - - * - - - - - - - | - - - - - - - * | <-- |chrblank:38|dout4
LC128-> - - * - - - - - - - - - - - - - | - - - - - - - * | <-- |chrblank:38|~219~1

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
74   -> * - - * - - - - - - - - - - - - | - - - - - - * * | <-- C1
73   -> - * - - - - - - - * - - - - - - | - - - - - - - * | <-- C2
70   -> - - - * - - - - - * - - - - - - | - - - - - - - * | <-- C3
69   -> - - * * - - - - - - - - - - - - | - - - - - - * * | <-- C4
67   -> - - * - - - - - - * - - - - - - | - - - * - - * * | <-- C6
63   -> - - * * * - - - - * - - - - - - | - - - * - - * * | <-- C9
1    -> - - - - - - - - - - - - - - - - | - - - - - * - - | <-- GR0
2    -> - - - - - - - - - - - - - - - - | - - - - * * - - | <-- GR1
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
52   -> - - - - - - - - - - * - - - - - | - - - - - - - * | <-- Y2
LC97 -> - - - - - - - * - - - - - - - - | - - - - - - - * | <-- |chrblank:38|dout5
LC61 -> - - - - - - * - - - - - - - - - | - - - - - - - * | <-- |chrblank:38|dout7
LC107-> - - - - - * - - - - - - - - - - | - - - - - - - * | <-- |chrblank:38|dout8
LC103-> - - - * - - - - - - - - - - - - | - - - - - - - * | <-- |chrblank:38|~217~1
LC11 -> * * * * * - - - - * * - - - - - | * - * * - - * * | <-- |count5:36.flb2
LC12 -> * * * * * - - - - * * - - - - - | * - * * - - * * | <-- |count5:36.flb1
LC43 -> * * * * * - - - - * * - - - - - | * - * * - - * * | <-- |count5:36.flb0
LC38 -> - - - - - - - - - - - * * * * * | - - - - - - - * | <-- |lumblnk2:52|dout3
LC63 -> - - - - - - - - - - - * * * * - | - - - - - - - * | <-- |lumblnk2:52|dout4
LC45 -> - - - - - - - - - - - * * * - - | - - - - - - - * | <-- |lumblnk2:52|dout5
LC46 -> - - - - - - - - - - - * * - - - | - - - - - - - * | <-- |lumblnk2:52|dout6
LC86 -> - - - - - - - - - - - * * * * * | - - - - - - - * | <-- |lumblnk2:52|txtffc0
LC96 -> - - - - - - - - - - - * * * * - | - - - - - - - * | <-- |lumblnk2:52|txtffc1
LC66 -> - - - - - - - - - - - * * * - - | - - - - - - - * | <-- |lumblnk2:52|txtffc2
LC71 -> - - - - - - - - - - - * * - - - | - - - - - - - * | <-- |lumblnk2:52|txtffc3
LC42 -> * * * * * * * * * - * - * * * * | * - * * * * * * | <-- |notdff:26.d0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     c:\max2work\8633\d1v75v4a.rpt
d1v75v4a

** EQUATIONS **

ADDEN    : INPUT;
CHECKSUM : INPUT;
CLK      : INPUT;
C0       : INPUT;
C1       : INPUT;
C2       : INPUT;
C3       : INPUT;
C4       : INPUT;
C5       : INPUT;
C6       : INPUT;
C7       : INPUT;
C8       : INPUT;
C9       : INPUT;
FIELD2   : INPUT;
GR0      : INPUT;
GR1      : INPUT;
HLOAD    : INPUT;
H0       : INPUT;
PAGE1    : INPUT;
RAMDATA  : INPUT;
SD0      : INPUT;
SD1      : INPUT;
SD2      : INPUT;
SD3      : INPUT;
SD4      : INPUT;
SD5      : INPUT;
SD6      : INPUT;
SD7      : INPUT;
SD8      : INPUT;
SD9      : INPUT;
TP14     : INPUT;
TXT0     : INPUT;
TXT1     : INPUT;
TXT2     : INPUT;
TXT3     : INPUT;
TXT4     : INPUT;
TXT5     : INPUT;
TXT6     : INPUT;
TXT7     : INPUT;
WINDOW   : INPUT;
Y0       : INPUT;
Y1       : INPUT;
Y2       : INPUT;
Y3       : INPUT;
Y4       : INPUT;
Y5       : INPUT;
Y6       : INPUT;
Y7       : INPUT;
Y8       : INPUT;
Y9       : INPUT;
3OR4     : INPUT;

-- Node name is 'ADJUST' 
-- Equation name is 'ADJUST', location is LC017, type is output.
 ADJUST  = LCELL( _EQ001 $  GND);
  _EQ001 =  SD1 & !SD2;

-- Node name is 'NOTTP14' 
-- Equation name is 'NOTTP14', location is LC053, type is output.
 NOTTP14 = LCELL(!TP14 $  GND);

-- Node name is 'PD0' = '|vidgen2a:47.hdout0' from file "vidgen2a.tdf" line 12, column 16
-- Equation name is 'PD0', type is output 
 PD0     = DFFE( _EQ002 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ002 =  CHECKSUM &  _LC010
         # !CHECKSUM &  _LC070;

-- Node name is 'PD1' = '|vidgen2a:47.hdout1' from file "vidgen2a.tdf" line 12, column 16
-- Equation name is 'PD1', type is output 
 PD1     = DFFE( _EQ003 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ003 =  CHECKSUM &  _LC058
         # !CHECKSUM &  _LC082;

-- Node name is 'PD2' = '|vidgen2a:47.hdout2' from file "vidgen2a.tdf" line 12, column 16
-- Equation name is 'PD2', type is output 
 PD2     = DFFE( _EQ004 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ004 =  CHECKSUM &  _LC015
         # !CHECKSUM &  _LC069;

-- Node name is 'PD3' = '|vidgen2a:47.hdout3' from file "vidgen2a.tdf" line 12, column 16
-- Equation name is 'PD3', type is output 
 PD3     = DFFE( _EQ005 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ005 =  CHECKSUM &  _LC018
         # !CHECKSUM &  _LC068;

-- Node name is 'PD4' = '|vidgen2a:47.hdout4' from file "vidgen2a.tdf" line 12, column 16
-- Equation name is 'PD4', type is output 
 PD4     = DFFE( _EQ006 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ006 =  CHECKSUM &  _LC020
         # !CHECKSUM &  _LC067;

-- Node name is 'PD5' = '|vidgen2a:47.hdout5' from file "vidgen2a.tdf" line 12, column 16
-- Equation name is 'PD5', type is output 
 PD5     = DFFE( _EQ007 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ007 =  CHECKSUM &  _LC032
         # !CHECKSUM &  _LC065;

-- Node name is 'PD6' = '|vidgen2a:47.hdout6' from file "vidgen2a.tdf" line 12, column 16
-- Equation name is 'PD6', type is output 
 PD6     = DFFE( _EQ008 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ008 =  CHECKSUM &  _LC022
         # !CHECKSUM &  _LC074;

-- Node name is 'PD7' = '|vidgen2a:47.hdout7' from file "vidgen2a.tdf" line 12, column 16
-- Equation name is 'PD7', type is output 
 PD7     = DFFE( _EQ009 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ009 =  CHECKSUM &  _LC031
         # !CHECKSUM &  _LC079;

-- Node name is 'PD8' = '|vidgen2a:47.hdout8' from file "vidgen2a.tdf" line 12, column 16
-- Equation name is 'PD8', type is output 
 PD8     = DFFE( _EQ010 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ010 =  CHECKSUM &  _LC026
         # !CHECKSUM &  _LC089;

-- Node name is 'PD9' = '|vidgen2a:47.hdout9' from file "vidgen2a.tdf" line 12, column 16
-- Equation name is 'PD9', type is output 
 PD9     = DFFE( _EQ011 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ011 =  CHECKSUM & !_LC026
         # !CHECKSUM &  _LC090;

-- Node name is '|chrblank:38|:61' = '|chrblank:38.cout0' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC111', type is buried 
_LC111   = DFFE( _LC051 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|chrblank:38|:60' = '|chrblank:38.cout1' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC101', type is buried 
_LC101   = DFFE( _LC127 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|chrblank:38|:59' = '|chrblank:38.cout2' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC105', type is buried 
_LC105   = DFFE( _LC120 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|chrblank:38|:58' = '|chrblank:38.cout3' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC060', type is buried 
_LC060   = DFFE( _LC117 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|chrblank:38|:57' = '|chrblank:38.cout4' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC124', type is buried 
_LC124   = DFFE( _LC115 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|chrblank:38|:56' = '|chrblank:38.cout5' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC123', type is buried 
_LC123   = DFFE( _LC097 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|chrblank:38|:55' = '|chrblank:38.cout6' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC057', type is buried 
_LC057   = DFFE( _LC049 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|chrblank:38|:54' = '|chrblank:38.cout7' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC125', type is buried 
_LC125   = DFFE( _LC061 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|chrblank:38|:53' = '|chrblank:38.cout8' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC119', type is buried 
_LC119   = DFFE( _LC107 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|chrblank:38|:52' = '|chrblank:38.cout9' from file "chrblank.tdf" line 7, column 17
-- Equation name is '_LC054', type is buried 
_LC054   = DFFE( _LC126 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|chrblank:38|dout0' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC051', type is buried 
_LC051   = DFFE( _EQ012 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ012 =  C0 & !_LC011 & !_LC012 & !_LC043;

-- Node name is '|chrblank:38|dout1' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC127', type is buried 
_LC127   = DFFE( _EQ013 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ013 =  C1 & !_LC011 & !_LC012 & !_LC043;

-- Node name is '|chrblank:38|dout2' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC120', type is buried 
_LC120   = DFFE( _EQ014 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ014 =  C2 & !_LC011 & !_LC012 & !_LC043;

-- Node name is '|chrblank:38|dout3' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC117', type is buried 
_LC117   = DFFE( _EQ015 $  _EQ016, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ015 = !C6 &  C9 &  _LC012 &  _LC043 & !_LC128 &  _X001 &  _X002
         # !C4 &  C9 & !_LC012 &  _LC043 & !_LC128 &  _X001 &  _X002
         # !C4 &  C9 &  _LC012 & !_LC043 & !_LC128 &  _X001 &  _X002;
  _X001  = EXP( _LC011 &  _LC043);
  _X002  = EXP( _LC011 &  _LC012);
  _EQ016 = !_LC128 &  _X001 &  _X002;
  _X001  = EXP( _LC011 &  _LC043);
  _X002  = EXP( _LC011 &  _LC012);

-- Node name is '|chrblank:38|dout4' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC115', type is buried 
_LC115   = DFFE( _EQ017 $  VCC, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ017 = !_LC103 &  _X003 &  _X004 &  _X005 &  _X006;
  _X003  = EXP( C3 & !C9 & !_LC011 & !_LC012 &  _LC043);
  _X004  = EXP( C3 & !C9 & !_LC011 &  _LC012 & !_LC043);
  _X005  = EXP( C1 & !C9 &  _LC011 & !_LC012 & !_LC043);
  _X006  = EXP( C4 & !_LC011 & !_LC012 & !_LC043);

-- Node name is '|chrblank:38|dout5' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC097', type is buried 
_LC097   = DFFE( _EQ018 $  _EQ019, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ018 = !C8 &  C9 &  _LC012 &  _LC043 &  _X001 &  _X002 &  _X007 &  _X008 & 
              _X009 &  _X010
         # !C6 &  C9 & !_LC012 &  _LC043 &  _X001 &  _X002 &  _X007 &  _X008 & 
              _X009 &  _X010
         # !C6 &  C9 &  _LC012 & !_LC043 &  _X001 &  _X002 &  _X007 &  _X008 & 
              _X009 &  _X010;
  _X001  = EXP( _LC011 &  _LC043);
  _X002  = EXP( _LC011 &  _LC012);
  _X007  = EXP(!C4 & !C9 & !_LC012 &  _LC043);
  _X008  = EXP(!C4 & !C9 &  _LC012 & !_LC043);
  _X009  = EXP(!C5 & !_LC011 & !_LC012 & !_LC043);
  _X010  = EXP(!C8 &  C9 &  _LC011);
  _EQ019 =  _X001 &  _X002 &  _X007 &  _X008 &  _X009 &  _X010;
  _X001  = EXP( _LC011 &  _LC043);
  _X002  = EXP( _LC011 &  _LC012);
  _X007  = EXP(!C4 & !C9 & !_LC012 &  _LC043);
  _X008  = EXP(!C4 & !C9 &  _LC012 & !_LC043);
  _X009  = EXP(!C5 & !_LC011 & !_LC012 & !_LC043);
  _X010  = EXP(!C8 &  C9 &  _LC011);

-- Node name is '|chrblank:38|dout6' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC049', type is buried 
_LC049   = DFFE( _EQ020 $  _EQ021, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ020 = !C5 & !C8 & !C9 & !_LC012 &  _LC043 &  _X001 &  _X002 &  _X011 & 
              _X012 &  _X013
         # !C5 & !C8 & !C9 &  _LC012 & !_LC043 &  _X001 &  _X002 &  _X011 & 
              _X012 &  _X013
         # !C6 & !_LC011 & !_LC012 & !_LC043 &  _X001 &  _X002 &  _X011 & 
              _X012 &  _X013;
  _X001  = EXP( _LC011 &  _LC043);
  _X002  = EXP( _LC011 &  _LC012);
  _X011  = EXP( C9 &  _LC012 &  _LC043);
  _X012  = EXP(!C6 & !C8 &  C9);
  _X013  = EXP( C9 &  _LC011);
  _EQ021 =  _X001 &  _X002 &  _X011 &  _X012 &  _X013;
  _X001  = EXP( _LC011 &  _LC043);
  _X002  = EXP( _LC011 &  _LC012);
  _X011  = EXP( C9 &  _LC012 &  _LC043);
  _X012  = EXP(!C6 & !C8 &  C9);
  _X013  = EXP( C9 &  _LC011);

-- Node name is '|chrblank:38|dout7' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC061', type is buried 
_LC061   = DFFE( _EQ022 $  _EQ023, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ022 = !C6 & !C7 & !C9 & !_LC012 &  _LC043 &  _X001 &  _X002 &  _X011 & 
              _X013 &  _X014 &  _X015
         # !C6 & !C7 & !C9 &  _LC012 & !_LC043 &  _X001 &  _X002 &  _X011 & 
              _X013 &  _X014 &  _X015
         # !C7 & !_LC011 & !_LC012 & !_LC043 &  _X001 &  _X002 &  _X011 & 
              _X013 &  _X014 &  _X015;
  _X001  = EXP( _LC011 &  _LC043);
  _X002  = EXP( _LC011 &  _LC012);
  _X011  = EXP( C9 &  _LC012 &  _LC043);
  _X013  = EXP( C9 &  _LC011);
  _X014  = EXP(!C8 &  C9 &  _LC012);
  _X015  = EXP(!C8 &  C9 &  _LC043);
  _EQ023 =  _X001 &  _X002 &  _X011 &  _X013 &  _X014 &  _X015;
  _X001  = EXP( _LC011 &  _LC043);
  _X002  = EXP( _LC011 &  _LC012);
  _X011  = EXP( C9 &  _LC012 &  _LC043);
  _X013  = EXP( C9 &  _LC011);
  _X014  = EXP(!C8 &  C9 &  _LC012);
  _X015  = EXP(!C8 &  C9 &  _LC043);

-- Node name is '|chrblank:38|dout8' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC107', type is buried 
_LC107   = DFFE( _EQ024 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ024 =  C8 & !_LC011 & !_LC012 & !_LC043
         # !C9 & !_LC011 &  _LC012 & !_LC043
         # !C9 &  _LC011 & !_LC012 & !_LC043
         # !C9 & !_LC011 &  _LC043;

-- Node name is '|chrblank:38|dout9' from file "chrblank.tdf" line 7, column 6
-- Equation name is '_LC126', type is buried 
_LC126   = DFFE( _EQ025 $  _LC011, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ025 = !C9 &  _LC011 & !_LC012 & !_LC043
         #  C9 & !_LC011;

-- Node name is '|chrblank:38|~217~1' from file "chrblank.tdf" line 90, column 16
-- Equation name is '_LC103', type is buried 
-- synthesized logic cell 
_LC103   = LCELL( _EQ026 $  GND);
  _EQ026 =  C7 &  C9 & !_LC011 &  _LC012 &  _LC043
         #  C5 &  C9 & !_LC011 & !_LC012 &  _LC043
         #  C5 &  C9 & !_LC011 &  _LC012 & !_LC043
         #  C1 & !C9 & !_LC011 &  _LC012 &  _LC043
         #  C7 &  C9 &  _LC011 & !_LC012 & !_LC043;

-- Node name is '|chrblank:38|~219~1' from file "chrblank.tdf" line 91, column 18
-- Equation name is '_LC128', type is buried 
-- synthesized logic cell 
_LC128   = LCELL( _EQ027 $  GND);
  _EQ027 = !C2 & !C9 & !_LC012 &  _LC043
         # !C2 & !C9 &  _LC012 & !_LC043
         # !C3 & !_LC011 & !_LC012 & !_LC043
         # !C6 &  C9 &  _LC011;

-- Node name is '|count5:36|carrybit' from file "count5.tdf" line 8, column 2
-- Equation name is '_LC033', type is buried 
_LC033   = TFFE( _EQ028,  _LC042, !_EQ029,  VCC,  VCC);
  _EQ028 =  _LC011 & !_LC012 & !_LC033 &  _LC043;
  _EQ029 = !_LC011 & !_LC012 & !_LC043 & !TXT7;

-- Node name is '|count5:36|:34' = '|count5:36.flb0' from file "count5.tdf" line 7, column 5
-- Equation name is '_LC043', type is buried 
_LC043   = DFFE( _EQ030 $  TXT7,  _LC042,  VCC,  VCC,  VCC);
  _EQ030 = !_LC033 &  _LC043 &  TXT7
         #  _LC033 & !_LC043;

-- Node name is '|count5:36|:33' = '|count5:36.flb1' from file "count5.tdf" line 7, column 5
-- Equation name is '_LC012', type is buried 
_LC012   = DFFE( _EQ031 $  GND,  _LC042,  VCC,  VCC,  VCC);
  _EQ031 = !_LC012 & !_LC033 &  _LC043 &  TXT7
         # !_LC012 &  _LC033 & !_LC043 & !TXT7
         #  _LC012 &  _LC033 &  _LC043
         #  _LC012 & !_LC043 &  TXT7;

-- Node name is '|count5:36|:32' = '|count5:36.flb2' from file "count5.tdf" line 7, column 5
-- Equation name is '_LC011', type is buried 
_LC011   = DFFE( _EQ032 $  GND,  _LC042,  VCC,  VCC,  VCC);
  _EQ032 = !_LC011 &  _LC012 & !_LC033 &  _LC043 &  TXT7
         # !_LC011 & !_LC012 &  _LC033 & !_LC043 & !TXT7
         #  _LC011 &  _LC033 &  _X016
         #  _LC011 &  TXT7 &  _X017;
  _X016  = EXP(!_LC012 & !_LC043);
  _X017  = EXP( _LC012 &  _LC043);

-- Node name is '|count8w:44|sb0' from file "count8w.tdf" line 8, column 4
-- Equation name is '_LC081', type is buried 
_LC081   = DFFE( _EQ033 $  GND, GLOBAL( CLK),  _LC088,  VCC,  _EQ034);
  _EQ033 = !_LC081 &  _LC088;
  _EQ034 =  _X018;
  _X018  = EXP( _LC081 &  _LC083 &  _LC091);

-- Node name is '|count8w:44|sb1' from file "count8w.tdf" line 8, column 4
-- Equation name is '_LC091', type is buried 
_LC091   = DFFE( _EQ035 $  GND, GLOBAL( CLK),  _LC088,  VCC,  _EQ036);
  _EQ035 = !_LC081 &  _LC088 &  _LC091
         #  _LC081 &  _LC088 & !_LC091;
  _EQ036 =  _X018;
  _X018  = EXP( _LC081 &  _LC083 &  _LC091);

-- Node name is '|count8w:44|sb2' from file "count8w.tdf" line 8, column 4
-- Equation name is '_LC083', type is buried 
_LC083   = DFFE( _EQ037 $  GND, GLOBAL( CLK),  _LC088,  VCC,  _EQ038);
  _EQ037 =  _LC081 & !_LC083 &  _LC088 &  _LC091
         # !_LC081 &  _LC083 &  _LC088
         #  _LC083 &  _LC088 & !_LC091;
  _EQ038 =  _X018;
  _X018  = EXP( _LC081 &  _LC083 &  _LC091);

-- Node name is '|count8w:44|st' from file "count8w.tdf" line 9, column 2
-- Equation name is '_LC088', type is buried 
_LC088   = DFFE( RAMDATA $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|lumblnk2:52|dout0' from file "lumblnk2.tdf" line 12, column 6
-- Equation name is '_LC037', type is buried 
_LC037   = DFFE( _EQ039 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ039 = !_LC011 & !_LC012 & !_LC043 &  Y0;

-- Node name is '|lumblnk2:52|dout1' from file "lumblnk2.tdf" line 12, column 6
-- Equation name is '_LC039', type is buried 
_LC039   = DFFE( _EQ040 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ040 = !_LC011 & !_LC012 & !_LC043 &  Y1;

-- Node name is '|lumblnk2:52|dout2' from file "lumblnk2.tdf" line 12, column 6
-- Equation name is '_LC122', type is buried 
_LC122   = DFFE( _EQ041 $  _LC012, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ041 = !_LC011 & !_LC012 & !_LC043 &  Y2
         #  _LC011 & !_LC012 &  _LC043
         # !_LC011 &  _LC012;

-- Node name is '|lumblnk2:52|dout3' from file "lumblnk2.tdf" line 12, column 6
-- Equation name is '_LC038', type is buried 
_LC038   = DFFE( _EQ042 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ042 = !_LC011 & !_LC012 &  _LC043 &  Y6 & !Y7 & !Y8 & !Y9
         # !_LC011 &  _LC012 & !Y6 &  Y7 & !Y8 & !Y9
         # !_LC011 & !_LC012 & !_LC043 &  Y3
         #  _LC011 &  _X016;
  _X016  = EXP(!_LC012 & !_LC043);

-- Node name is '|lumblnk2:52|dout4' from file "lumblnk2.tdf" line 12, column 6
-- Equation name is '_LC063', type is buried 
_LC063   = DFFE( _EQ043 $  _EQ044, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ043 = !_LC007 &  _LC012 & !_LC016 &  _LC043 &  _X001 &  _X002 &  _X019 & 
              _X020 &  _X021 &  _X022 &  _X023 &  Y6 & !Y7 &  Y9
         # !_LC007 &  _LC012 & !_LC016 &  _LC043 &  _X001 &  _X002 &  _X019 & 
              _X020 &  _X021 &  _X022 &  _X023 &  Y7 &  Y8 & !Y9
         # !_LC007 &  _LC012 & !_LC016 & !_LC043 &  _X001 &  _X002 &  _X019 & 
              _X020 &  _X021 &  _X022 &  _X023 &  Y6 &  Y7 & !Y8;
  _X001  = EXP( _LC011 &  _LC043);
  _X002  = EXP( _LC011 &  _LC012);
  _X019  = EXP(!_LC012 &  _LC043 & !Y7 & !Y9);
  _X020  = EXP( _LC043 & !Y6 &  Y8 & !Y9);
  _X021  = EXP(!_LC012 &  _LC043 &  Y7 & !Y8);
  _X022  = EXP(!_LC011 & !_LC012 & !_LC043 & !Y4);
  _X023  = EXP( _LC012 & !Y6 & !Y7 & !Y9);
  _EQ044 = !_LC007 & !_LC016 &  _X001 &  _X002 &  _X019 &  _X020 &  _X021 & 
              _X022 &  _X023;
  _X001  = EXP( _LC011 &  _LC043);
  _X002  = EXP( _LC011 &  _LC012);
  _X019  = EXP(!_LC012 &  _LC043 & !Y7 & !Y9);
  _X020  = EXP( _LC043 & !Y6 &  Y8 & !Y9);
  _X021  = EXP(!_LC012 &  _LC043 &  Y7 & !Y8);
  _X022  = EXP(!_LC011 & !_LC012 & !_LC043 & !Y4);
  _X023  = EXP( _LC012 & !Y6 & !Y7 & !Y9);

-- Node name is '|lumblnk2:52|dout5' from file "lumblnk2.tdf" line 12, column 6
-- Equation name is '_LC045', type is buried 
_LC045   = DFFE( _EQ045 $  _EQ046, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ045 = !_LC011 &  _LC012 & !_LC014 & !_LC034 &  _LC043 &  _X024 & !Y6 & 
              Y7 &  Y9
         # !_LC011 &  _LC012 & !_LC014 & !_LC034 &  _X024 &  Y6 & !Y7 &  Y8 & 
              Y9
         # !_LC011 &  _LC012 & !_LC014 & !_LC034 & !_LC043 &  _X024 &  Y7 & 
              Y8 & !Y9;
  _X024  = EXP(!_LC011 & !_LC012 & !_LC043 & !Y5);
  _EQ046 = !_LC014 & !_LC034 &  _X024;
  _X024  = EXP(!_LC011 & !_LC012 & !_LC043 & !Y5);

-- Node name is '|lumblnk2:52|dout6' from file "lumblnk2.tdf" line 12, column 6
-- Equation name is '_LC046', type is buried 
_LC046   = DFFE( _EQ047 $  _EQ048, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ047 = !_LC011 &  _LC012 & !_LC035 & !_LC041 &  _LC043 &  _X025 &  _X026 & 
              _X027 & !Y6 &  Y8 &  Y9
         # !_LC011 &  _LC012 & !_LC035 & !_LC041 &  _LC043 &  _X025 &  _X026 & 
              _X027 & !Y6 &  Y7 &  Y9
         # !_LC011 &  _LC012 & !_LC035 & !_LC041 &  _LC043 &  _X025 &  _X026 & 
              _X027 &  Y6 & !Y8 &  Y9;
  _X025  = EXP(!_LC011 & !_LC012 & !Y6 & !Y8 &  Y9);
  _X026  = EXP( _LC011 & !_LC012 & !_LC043 &  Y9);
  _X027  = EXP(!_LC011 & !_LC012 & !_LC043 & !Y6);
  _EQ048 = !_LC035 & !_LC041 &  _X025 &  _X026 &  _X027;
  _X025  = EXP(!_LC011 & !_LC012 & !Y6 & !Y8 &  Y9);
  _X026  = EXP( _LC011 & !_LC012 & !_LC043 &  Y9);
  _X027  = EXP(!_LC011 & !_LC012 & !_LC043 & !Y6);

-- Node name is '|lumblnk2:52|dout7' from file "lumblnk2.tdf" line 12, column 6
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( _EQ049 $  _EQ050, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ049 = !_LC002 & !_LC004 & !_LC012 &  _LC043 &  _X001 &  _X002 &  _X019 & 
             !Y6 &  Y7 &  Y8 &  Y9
         # !_LC002 & !_LC004 &  _LC012 &  _LC043 &  _X001 &  _X002 &  _X019 & 
              Y7 & !Y8 &  Y9
         # !_LC002 & !_LC004 &  _LC012 &  _X001 &  _X002 &  _X019 &  Y6 &  Y7 & 
             !Y8 &  Y9;
  _X001  = EXP( _LC011 &  _LC043);
  _X002  = EXP( _LC011 &  _LC012);
  _X019  = EXP(!_LC012 &  _LC043 & !Y7 & !Y9);
  _EQ050 = !_LC002 & !_LC004 &  _X001 &  _X002 &  _X019;
  _X001  = EXP( _LC011 &  _LC043);
  _X002  = EXP( _LC011 &  _LC012);
  _X019  = EXP(!_LC012 &  _LC043 & !Y7 & !Y9);

-- Node name is '|lumblnk2:52|dout8' from file "lumblnk2.tdf" line 12, column 6
-- Equation name is '_LC047', type is buried 
_LC047   = DFFE( _EQ051 $  _EQ052, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ051 = !_LC011 &  _LC012 & !_LC043 &  _X028 &  _X029 &  _X030 &  _X031 & 
              Y6 &  Y7 &  Y9
         # !_LC011 & !_LC012 &  _LC043 &  _X028 &  _X029 &  _X030 &  _X031 & 
             !Y6 & !Y7 &  Y9
         # !_LC011 &  _LC012 & !_LC043 &  _X028 &  _X029 &  _X030 &  _X031 & 
              Y8 &  Y9;
  _X028  = EXP( _LC012 &  _LC043 & !Y9);
  _X029  = EXP( _LC043 & !Y6 & !Y7 & !Y8);
  _X030  = EXP(!Y8 & !Y9);
  _X031  = EXP(!_LC012 & !Y8);
  _EQ052 = !_LC011 &  _X028 &  _X029 &  _X030 &  _X031;
  _X028  = EXP( _LC012 &  _LC043 & !Y9);
  _X029  = EXP( _LC043 & !Y6 & !Y7 & !Y8);
  _X030  = EXP(!Y8 & !Y9);
  _X031  = EXP(!_LC012 & !Y8);

-- Node name is '|lumblnk2:52|dout9' from file "lumblnk2.tdf" line 12, column 6
-- Equation name is '_LC052', type is buried 
_LC052   = DFFE( _EQ053 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ053 = !_LC011 &  _LC012 & !_LC043 &  Y6 &  Y7 & !Y8 &  Y9
         # !_LC011 &  _LC012 & !_LC043 &  Y8 &  Y9
         # !_LC011 & !_LC012 &  Y9;

-- Node name is '|lumblnk2:52|lpm_add_sub:textadd|p8fadd:lookahead_add0|:60' 
-- Equation name is '_LC114', type is buried 
_LC114   = LCELL( _EQ054 $  _EQ055);
  _EQ054 =  _LC038 &  _LC086 &  _X032 &  _X033 &  _X034 &  _X035
         #  _LC063 &  _LC096 &  _X033 &  _X034 &  _X035
         #  _LC045 &  _LC066 &  _X033 &  _X035;
  _X032  = EXP(!_LC063 & !_LC096);
  _X033  = EXP( _LC046 &  _LC071);
  _X034  = EXP(!_LC045 & !_LC066);
  _X035  = EXP(!_LC046 & !_LC071);
  _EQ055 =  _LC046 &  _LC071;

-- Node name is '|lumblnk2:52|txtffa0' from file "lumblnk2.tdf" line 10, column 8
-- Equation name is '_LC104', type is buried 
_LC104   = DFFE( TXT0 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffa1' from file "lumblnk2.tdf" line 10, column 8
-- Equation name is '_LC100', type is buried 
_LC100   = DFFE( TXT1 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffa2' from file "lumblnk2.tdf" line 10, column 8
-- Equation name is '_LC099', type is buried 
_LC099   = DFFE( TXT2 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffa3' from file "lumblnk2.tdf" line 10, column 8
-- Equation name is '_LC108', type is buried 
_LC108   = DFFE( TXT3 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffa4' from file "lumblnk2.tdf" line 10, column 8
-- Equation name is '_LC106', type is buried 
_LC106   = DFFE( TXT4 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffa5' from file "lumblnk2.tdf" line 10, column 8
-- Equation name is '_LC102', type is buried 
_LC102   = DFFE( TXT5 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffa6' from file "lumblnk2.tdf" line 10, column 8
-- Equation name is '_LC059', type is buried 
_LC059   = DFFE( TXT6 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffb0' from file "lumblnk2.tdf" line 10, column 21
-- Equation name is '_LC092', type is buried 
_LC092   = DFFE( _LC104 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffb1' from file "lumblnk2.tdf" line 10, column 21
-- Equation name is '_LC085', type is buried 
_LC085   = DFFE( _LC100 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffb2' from file "lumblnk2.tdf" line 10, column 21
-- Equation name is '_LC095', type is buried 
_LC095   = DFFE( _LC099 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffb3' from file "lumblnk2.tdf" line 10, column 21
-- Equation name is '_LC094', type is buried 
_LC094   = DFFE( _LC108 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffb4' from file "lumblnk2.tdf" line 10, column 21
-- Equation name is '_LC093', type is buried 
_LC093   = DFFE( _LC106 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffb5' from file "lumblnk2.tdf" line 10, column 21
-- Equation name is '_LC109', type is buried 
_LC109   = DFFE( _LC102 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffb6' from file "lumblnk2.tdf" line 10, column 21
-- Equation name is '_LC087', type is buried 
_LC087   = DFFE( _LC059 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffc0' from file "lumblnk2.tdf" line 11, column 8
-- Equation name is '_LC086', type is buried 
_LC086   = DFFE( _LC092 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffc1' from file "lumblnk2.tdf" line 11, column 8
-- Equation name is '_LC096', type is buried 
_LC096   = DFFE( _LC085 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffc2' from file "lumblnk2.tdf" line 11, column 8
-- Equation name is '_LC066', type is buried 
_LC066   = DFFE( _LC095 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffc3' from file "lumblnk2.tdf" line 11, column 8
-- Equation name is '_LC071', type is buried 
_LC071   = DFFE( _LC094 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffc4' from file "lumblnk2.tdf" line 11, column 8
-- Equation name is '_LC036', type is buried 
_LC036   = DFFE( _LC093 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffc5' from file "lumblnk2.tdf" line 11, column 8
-- Equation name is '_LC077', type is buried 
_LC077   = DFFE( _LC109 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|txtffc6' from file "lumblnk2.tdf" line 11, column 8
-- Equation name is '_LC044', type is buried 
_LC044   = DFFE( _LC087 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|:96' = '|lumblnk2:52.yout0' from file "lumblnk2.tdf" line 12, column 17
-- Equation name is '_LC040', type is buried 
_LC040   = DFFE( _LC037 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|:95' = '|lumblnk2:52.yout1' from file "lumblnk2.tdf" line 12, column 17
-- Equation name is '_LC073', type is buried 
_LC073   = DFFE( _LC039 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|:94' = '|lumblnk2:52.yout2' from file "lumblnk2.tdf" line 12, column 17
-- Equation name is '_LC084', type is buried 
_LC084   = DFFE( _LC122 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|:93' = '|lumblnk2:52.yout3' from file "lumblnk2.tdf" line 12, column 17
-- Equation name is '_LC121', type is buried 
_LC121   = DFFE( _LC086 $  _LC038, GLOBAL( CLK),  VCC,  VCC,  _LC042);

-- Node name is '|lumblnk2:52|:92' = '|lumblnk2:52.yout4' from file "lumblnk2.tdf" line 12, column 17
-- Equation name is '_LC118', type is buried 
_LC118   = DFFE( _EQ056 $  GND, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ056 =  _LC038 &  _LC063 &  _LC086 &  _LC096
         #  _LC038 & !_LC063 &  _LC086 & !_LC096
         # !_LC038 &  _X032 &  _X036
         # !_LC086 &  _X032 &  _X036;
  _X032  = EXP(!_LC063 & !_LC096);
  _X036  = EXP( _LC063 &  _LC096);

-- Node name is '|lumblnk2:52|:91' = '|lumblnk2:52.yout5' from file "lumblnk2.tdf" line 12, column 17
-- Equation name is '_LC116', type is buried 
_LC116   = DFFE( _EQ057 $  _EQ058, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ057 =  _LC038 &  _LC086 &  _X032
         #  _LC063 &  _LC096;
  _X032  = EXP(!_LC063 & !_LC096);
  _EQ058 =  _X034 &  _X037;
  _X034  = EXP(!_LC045 & !_LC066);
  _X037  = EXP( _LC045 &  _LC066);

-- Node name is '|lumblnk2:52|:90' = '|lumblnk2:52.yout6' from file "lumblnk2.tdf" line 12, column 17
-- Equation name is '_LC113', type is buried 
_LC113   = DFFE( _EQ059 $  _EQ060, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ059 =  _LC038 &  _LC086 &  _X032 &  _X034
         #  _LC063 &  _LC096 &  _X034
         #  _LC045 &  _LC066;
  _X032  = EXP(!_LC063 & !_LC096);
  _X034  = EXP(!_LC045 & !_LC066);
  _EQ060 =  _X033 &  _X035;
  _X033  = EXP( _LC046 &  _LC071);
  _X035  = EXP(!_LC046 & !_LC071);

-- Node name is '|lumblnk2:52|:89' = '|lumblnk2:52.yout7' from file "lumblnk2.tdf" line 12, column 17
-- Equation name is '_LC098', type is buried 
_LC098   = DFFE( _LC114 $  _EQ061, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ061 =  _X038 &  _X039;
  _X038  = EXP( _LC036 &  _LC055);
  _X039  = EXP(!_LC036 & !_LC055);

-- Node name is '|lumblnk2:52|:88' = '|lumblnk2:52.yout8' from file "lumblnk2.tdf" line 12, column 17
-- Equation name is '_LC112', type is buried 
_LC112   = DFFE( _EQ062 $  _EQ063, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ062 =  _LC036 &  _LC055
         #  _LC114 &  _X039;
  _X039  = EXP(!_LC036 & !_LC055);
  _EQ063 =  _X040 &  _X041;
  _X040  = EXP(!_LC047 & !_LC077);
  _X041  = EXP( _LC047 &  _LC077);

-- Node name is '|lumblnk2:52|:87' = '|lumblnk2:52.yout9' from file "lumblnk2.tdf" line 12, column 17
-- Equation name is '_LC110', type is buried 
_LC110   = DFFE( _EQ064 $  _EQ065, GLOBAL( CLK),  VCC,  VCC,  _LC042);
  _EQ064 =  _LC036 &  _LC055 &  _X040
         #  _LC114 &  _X039 &  _X040
         #  _LC047 &  _LC077;
  _X040  = EXP(!_LC047 & !_LC077);
  _X039  = EXP(!_LC036 & !_LC055);
  _EQ065 =  _X042 &  _X043;
  _X042  = EXP( _LC044 &  _LC052);
  _X043  = EXP(!_LC044 & !_LC052);

-- Node name is '|lumblnk2:52|~806~1' from file "lumblnk2.tdf" line 117, column 19
-- Equation name is '_LC002', type is buried 
-- synthesized logic cell 
_LC002   = LCELL( _EQ066 $  GND);
  _EQ066 =  _LC012 & !Y6 & !Y7 &  Y8 &  Y9
         #  _LC012 &  _LC043 &  Y6 &  Y9
         #  _LC043 &  Y6 & !Y7 &  Y9
         #  _LC012 & !_LC043 & !Y7 & !Y9
         #  _LC011 & !Y6 & !Y7 & !Y9;

-- Node name is '|lumblnk2:52|~806~2' from file "lumblnk2.tdf" line 117, column 19
-- Equation name is '_LC004', type is buried 
-- synthesized logic cell 
_LC004   = LCELL( _EQ067 $  GND);
  _EQ067 = !_LC012 &  _LC043 & !Y7 & !Y8
         #  _LC012 & !Y6 & !Y8 & !Y9
         # !_LC011 & !_LC012 & !_LC043 & !Y7
         #  _LC011 & !Y8 & !Y9
         # !Y7 & !Y8 & !Y9;

-- Node name is '|lumblnk2:52|~845~1' from file "lumblnk2.tdf" line 121, column 19
-- Equation name is '_LC007', type is buried 
-- synthesized logic cell 
_LC007   = LCELL( _EQ068 $  GND);
  _EQ068 =  _LC012 & !_LC043 & !Y6 &  Y7 &  Y8
         #  _LC011 &  Y6 & !Y7 &  Y8 & !Y9
         #  _LC011 & !Y6 & !Y7 &  Y8 &  Y9
         #  _LC011 & !Y6 &  Y7 &  Y8 & !Y9
         #  _LC012 & !_LC043 & !Y7 &  Y8 & !Y9;

-- Node name is '|lumblnk2:52|~845~2' from file "lumblnk2.tdf" line 121, column 19
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ069 $  GND);
  _EQ069 =  _LC011 & !Y6 & !Y7 & !Y8 & !Y9
         # !_LC011 & !_LC012 & !Y4 &  Y6 & !Y8
         #  _LC043 &  Y6 & !Y8 &  Y9
         #  _LC012 &  Y6 & !Y8 &  Y9
         #  _LC011 &  Y7 & !Y8 &  Y9;

-- Node name is '|lumblnk2:52|~860~1' from file "lumblnk2.tdf" line 125, column 23
-- Equation name is '_LC014', type is buried 
-- synthesized logic cell 
_LC014   = LCELL( _EQ070 $  GND);
  _EQ070 = !_LC011 &  _LC043 &  Y6 &  Y7 & !Y8 & !Y9
         # !_LC011 &  _LC043 &  Y6 & !Y7 & !Y8 &  Y9
         #  _LC011 & !_LC012 & !_LC043 &  Y6 &  Y8 & !Y9
         #  _LC011 & !_LC012 & !_LC043 &  Y7 &  Y8 & !Y9
         #  _LC011 & !_LC012 & !_LC043 & !Y7 & !Y8 &  Y9;

-- Node name is '|lumblnk2:52|~860~2' from file "lumblnk2.tdf" line 125, column 23
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ071 $  GND);
  _EQ071 = !_LC011 &  _LC012 & !_LC043 & !Y6 & !Y7 & !Y9
         # !_LC011 &  _LC012 & !Y6 &  Y7 &  Y8
         # !_LC011 & !_LC012 &  _LC043 &  Y8 & !Y9
         # !_LC011 & !_LC012 &  _LC043 &  Y7 & !Y8
         # !_LC011 & !_LC012 &  _LC043 & !Y6 & !Y8;

-- Node name is '|lumblnk2:52|~861~1' from file "lumblnk2.tdf" line 125, column 23
-- Equation name is '_LC035', type is buried 
-- synthesized logic cell 
_LC035   = LCELL( _EQ072 $  GND);
  _EQ072 = !_LC011 & !_LC012 &  _LC043 &  Y6 &  Y8 &  Y9
         # !_LC011 &  _LC012 & !_LC043 &  Y6 & !Y7 &  Y8
         # !_LC011 & !_LC043 & !Y6 & !Y7 & !Y8 &  Y9
         #  _LC011 & !_LC012 & !_LC043 &  Y6 &  Y8
         #  _LC011 & !_LC012 & !_LC043 &  Y7 &  Y8;

-- Node name is '|lumblnk2:52|~861~2' from file "lumblnk2.tdf" line 125, column 23
-- Equation name is '_LC041', type is buried 
-- synthesized logic cell 
_LC041   = LCELL( _EQ073 $  GND);
  _EQ073 = !_LC011 &  _LC012 &  Y6 &  Y7 & !Y8
         # !_LC011 &  _LC012 & !_LC043 &  Y8 & !Y9
         # !_LC011 &  _LC012 & !Y7 &  Y8 & !Y9
         # !_LC011 & !_LC012 & !Y6 &  Y8 & !Y9
         # !_LC011 & !_LC012 & !Y6 &  Y7 & !Y9;

-- Node name is '|notdff:26|:30' = '|notdff:26.d0' from file "notdff.tdf" line 7, column 2
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE(!H0 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|vidgen2a:47|hd0' from file "vidgen2a.tdf" line 12, column 4
-- Equation name is '_LC070', type is buried 
_LC070   = DFFE( _EQ074 $  _EQ075, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ074 = !_LC040 &  _LC042 & !_LC083 & !_LC091 & !WINDOW &  _X044 &  _X045
         # !_LC042 & !_LC083 & !_LC091 & !_LC111 & !WINDOW &  _X044 &  _X045
         # !_LC081 &  _LC083 &  _LC091 & !WINDOW &  _X044 &  _X045
         #  _LC083 &  _LC091 & !SD0 &  _X044 &  _X045;
  _X044  = EXP(!SD0 &  WINDOW);
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _EQ075 =  _X044 &  _X045;
  _X044  = EXP(!SD0 &  WINDOW);
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);

-- Node name is '|vidgen2a:47|hd1' from file "vidgen2a.tdf" line 12, column 4
-- Equation name is '_LC082', type is buried 
_LC082   = DFFE( _EQ076 $  _EQ077, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ076 =  _LC042 & !_LC073 & !_LC083 & !_LC091 & !WINDOW &  _X045 &  _X046 & 
              _X047
         # !_LC042 & !_LC083 & !_LC091 & !_LC101 & !WINDOW &  _X045 &  _X046 & 
              _X047
         #  GR0 &  _LC083 & !_LC091 & !WINDOW &  _X045 &  _X046 &  _X047
         # !_LC081 &  _LC083 &  _LC091 & !WINDOW &  _X045 &  _X046 &  _X047;
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _X046  = EXP( _LC083 &  _LC091 & !SD1);
  _X047  = EXP(!SD1 &  WINDOW);
  _EQ077 =  _X045 &  _X046 &  _X047;
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _X046  = EXP( _LC083 &  _LC091 & !SD1);
  _X047  = EXP(!SD1 &  WINDOW);

-- Node name is '|vidgen2a:47|hd2' from file "vidgen2a.tdf" line 12, column 4
-- Equation name is '_LC069', type is buried 
_LC069   = DFFE( _EQ078 $  _EQ079, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ078 = !_LC081 &  _LC083 &  _LC091 & !WINDOW &  _X045 &  _X048 &  _X049 & 
              3OR4
         #  _LC042 & !_LC083 & !_LC084 & !_LC091 & !WINDOW &  _X045 &  _X048 & 
              _X049
         # !_LC042 & !_LC083 & !_LC091 & !_LC105 & !WINDOW &  _X045 &  _X048 & 
              _X049
         #  GR1 &  _LC083 & !_LC091 & !WINDOW &  _X045 &  _X048 &  _X049;
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _X048  = EXP( _LC081 &  _LC083 & !SD2);
  _X049  = EXP(!SD2 &  WINDOW);
  _EQ079 =  _X045 &  _X048 &  _X049;
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _X048  = EXP( _LC081 &  _LC083 & !SD2);
  _X049  = EXP(!SD2 &  WINDOW);

-- Node name is '|vidgen2a:47|hd3' from file "vidgen2a.tdf" line 12, column 4
-- Equation name is '_LC068', type is buried 
_LC068   = DFFE( _EQ080 $  _EQ081, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ080 =  _LC042 & !_LC083 & !_LC091 & !_LC121 & !WINDOW &  _X045 &  _X050
         # !_LC042 & !_LC060 & !_LC083 & !_LC091 & !WINDOW &  _X045 &  _X050
         # !_LC081 &  _LC083 &  _LC091 & !WINDOW &  _X045 &  _X050
         #  _LC083 &  _LC091 & !SD3 &  _X045 &  _X050;
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _X050  = EXP(!SD3 &  WINDOW);
  _EQ081 =  _X045 &  _X050;
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _X050  = EXP(!SD3 &  WINDOW);

-- Node name is '|vidgen2a:47|hd4' from file "vidgen2a.tdf" line 12, column 4
-- Equation name is '_LC067', type is buried 
_LC067   = DFFE( _EQ082 $  _EQ083, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ082 = !_LC081 &  _LC083 &  _LC091 & !WINDOW &  _X045 &  _X051 & !3OR4
         #  _LC042 & !_LC083 & !_LC091 & !_LC118 & !WINDOW &  _X045 &  _X051
         # !_LC042 & !_LC083 & !_LC091 & !_LC124 & !WINDOW &  _X045 &  _X051
         #  _LC081 &  _LC083 & !SD4 &  _X045 &  _X051;
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _X051  = EXP(!SD4 &  WINDOW);
  _EQ083 =  _X045 &  _X051;
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _X051  = EXP(!SD4 &  WINDOW);

-- Node name is '|vidgen2a:47|hd5' from file "vidgen2a.tdf" line 12, column 4
-- Equation name is '_LC065', type is buried 
_LC065   = DFFE( _EQ084 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ084 =  _LC042 & !_LC083 & !_LC091 & !_LC116 & !WINDOW
         # !_LC042 & !_LC083 & !_LC091 & !_LC123 & !WINDOW
         #  _LC081 &  _LC083 & !SD5
         #  _LC081 & !_LC091 & !WINDOW
         # !SD5 &  WINDOW;

-- Node name is '|vidgen2a:47|hd6' from file "vidgen2a.tdf" line 12, column 4
-- Equation name is '_LC074', type is buried 
_LC074   = DFFE( _EQ085 $  _EQ086, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ085 =  _LC042 & !_LC083 & !_LC091 & !_LC113 & !WINDOW &  _X045 &  _X052
         # !_LC042 & !_LC057 & !_LC083 & !_LC091 & !WINDOW &  _X045 &  _X052
         # !_LC081 &  _LC083 &  _LC091 & !WINDOW &  _X045 &  _X052
         #  _LC083 &  _LC091 & !SD6 &  _X045 &  _X052;
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _X052  = EXP(!SD6 &  WINDOW);
  _EQ086 =  _X045 &  _X052;
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _X052  = EXP(!SD6 &  WINDOW);

-- Node name is '|vidgen2a:47|hd7' from file "vidgen2a.tdf" line 12, column 4
-- Equation name is '_LC079', type is buried 
_LC079   = DFFE( _EQ087 $  _EQ088, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ087 =  _LC042 & !_LC083 & !_LC091 & !_LC098 & !WINDOW &  _X045 &  _X053
         # !_LC042 & !_LC083 & !_LC091 & !_LC125 & !WINDOW &  _X045 &  _X053
         # !_LC081 &  _LC083 &  _LC091 & !WINDOW &  _X045 &  _X053
         #  _LC083 &  _LC091 & !SD7 &  _X045 &  _X053;
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _X053  = EXP(!SD7 &  WINDOW);
  _EQ088 =  _X045 &  _X053;
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _X053  = EXP(!SD7 &  WINDOW);

-- Node name is '|vidgen2a:47|hd8' from file "vidgen2a.tdf" line 12, column 4
-- Equation name is '_LC089', type is buried 
_LC089   = DFFE( _EQ089 $  _EQ090, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ089 =  GR0 &  GR1 &  _LC083 & !_LC091 & !WINDOW &  _X045 &  _X054 & 
              _X055 &  _X056
         # !GR0 & !GR1 &  _LC083 & !_LC091 & !WINDOW &  _X045 &  _X054 & 
              _X055 &  _X056
         #  _LC042 & !_LC083 & !_LC091 & !_LC112 & !WINDOW &  _X045 &  _X054 & 
              _X055 &  _X056
         # !_LC042 & !_LC083 & !_LC091 & !_LC119 & !WINDOW &  _X045 &  _X054 & 
              _X055 &  _X056;
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _X054  = EXP(!_LC081 &  _LC083 &  _LC091 & !WINDOW);
  _X055  = EXP( _LC083 &  _LC091 & !SD8);
  _X056  = EXP(!SD8 &  WINDOW);
  _EQ090 =  _X045 &  _X054 &  _X055 &  _X056;
  _X045  = EXP( _LC081 & !_LC091 & !WINDOW);
  _X054  = EXP(!_LC081 &  _LC083 &  _LC091 & !WINDOW);
  _X055  = EXP( _LC083 &  _LC091 & !SD8);
  _X056  = EXP(!SD8 &  WINDOW);

-- Node name is '|vidgen2a:47|hd9' from file "vidgen2a.tdf" line 12, column 4
-- Equation name is '_LC090', type is buried 
_LC090   = DFFE( _EQ091 $  _EQ092, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ091 =  GR0 & !GR1 & !_LC081 &  _LC083 & !_LC091 & !WINDOW &  _X057 & 
              _X058 &  _X059
         # !GR0 &  GR1 & !_LC081 &  _LC083 & !_LC091 & !WINDOW &  _X057 & 
              _X058 &  _X059
         #  _LC042 & !_LC083 & !_LC091 & !_LC110 & !WINDOW &  _X057 &  _X058 & 
              _X059
         # !_LC042 & !_LC054 & !_LC083 & !_LC091 & !WINDOW &  _X057 &  _X058 & 
              _X059;
  _X057  = EXP( _LC081 & !_LC083 & !_LC091 & !WINDOW);
  _X058  = EXP( _LC081 &  _LC083 &  _LC091 & !SD9);
  _X059  = EXP(!SD9 &  WINDOW);
  _EQ092 =  _X057 &  _X058 &  _X059;
  _X057  = EXP( _LC081 & !_LC083 & !_LC091 & !WINDOW);
  _X058  = EXP( _LC081 &  _LC083 &  _LC091 & !SD9);
  _X059  = EXP(!SD9 &  WINDOW);

-- Node name is '|vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:130' = '|vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0.cout' 
-- Equation name is '_LC028', type is buried 
_LC028   = LCELL( _EQ093 $  _EQ094);
  _EQ093 =  _LC020 &  _LC067 &  _X060 &  _X061 &  _X062 &  _X063
         #  _LC001 &  _X060 &  _X061 &  _X062 &  _X063 &  _X064
         #  _LC032 &  _LC065 &  _X061 &  _X062 &  _X063
         #  _LC022 &  _LC074 &  _X061 &  _X063;
  _X060  = EXP(!_LC032 & !_LC065);
  _X061  = EXP( _LC031 &  _LC079);
  _X062  = EXP(!_LC022 & !_LC074);
  _X063  = EXP(!_LC031 & !_LC079);
  _X064  = EXP(!_LC020 & !_LC067);
  _EQ094 =  _LC031 &  _LC079;

-- Node name is '|vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:60' 
-- Equation name is '_LC001', type is buried 
_LC001   = LCELL( _EQ095 $  _EQ096);
  _EQ095 =  _LC010 &  _LC070 &  _X065 &  _X066 &  _X067 &  _X068
         #  _LC058 &  _LC082 &  _X066 &  _X067 &  _X068
         #  _LC015 &  _LC069 &  _X066 &  _X068;
  _X065  = EXP(!_LC058 & !_LC082);
  _X066  = EXP( _LC018 &  _LC068);
  _X067  = EXP(!_LC015 & !_LC069);
  _X068  = EXP(!_LC018 & !_LC068);
  _EQ096 =  _LC018 &  _LC068;

-- Node name is '|vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:136' = '|vidgen2a:47|lpm_add_sub:chkadd.result1' 
-- Equation name is '_LC013', type is buried 
_LC013   = LCELL( _EQ097 $  GND);
  _EQ097 =  _LC010 &  _LC058 &  _LC070 &  _LC082
         #  _LC010 & !_LC058 &  _LC070 & !_LC082
         # !_LC070 &  _X065 &  _X069
         # !_LC010 &  _X065 &  _X069;
  _X065  = EXP(!_LC058 & !_LC082);
  _X069  = EXP( _LC058 &  _LC082);

-- Node name is '|vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:134' = '|vidgen2a:47|lpm_add_sub:chkadd.result3' 
-- Equation name is '_LC009', type is buried 
_LC009   = LCELL( _EQ098 $  _EQ099);
  _EQ098 =  _LC010 &  _LC070 &  _X065 &  _X067
         #  _LC058 &  _LC082 &  _X067
         #  _LC015 &  _LC069;
  _X065  = EXP(!_LC058 & !_LC082);
  _X067  = EXP(!_LC015 & !_LC069);
  _EQ099 =  _X066 &  _X068;
  _X066  = EXP( _LC018 &  _LC068);
  _X068  = EXP(!_LC018 & !_LC068);

-- Node name is '|vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:131' = '|vidgen2a:47|lpm_add_sub:chkadd.result6' 
-- Equation name is '_LC030', type is buried 
_LC030   = LCELL( _EQ100 $  _EQ101);
  _EQ100 =  _LC020 &  _LC067 &  _X060
         #  _LC001 &  _X060 &  _X064
         #  _LC032 &  _LC065;
  _X060  = EXP(!_LC032 & !_LC065);
  _X064  = EXP(!_LC020 & !_LC067);
  _EQ101 =  _X062 &  _X070;
  _X062  = EXP(!_LC022 & !_LC074);
  _X070  = EXP( _LC022 &  _LC074);

-- Node name is '|vidgen2a:47|lpm_add_sub:chkadd|p8fadd:lookahead_add0|:128' = '|vidgen2a:47|lpm_add_sub:chkadd.result7' 
-- Equation name is '_LC023', type is buried 
_LC023   = LCELL( _EQ102 $  _EQ103);
  _EQ102 =  _LC020 &  _LC067 &  _X060 &  _X062
         #  _LC001 &  _X060 &  _X062 &  _X064
         #  _LC032 &  _LC065 &  _X062
         #  _LC022 &  _LC074;
  _X060  = EXP(!_LC032 & !_LC065);
  _X062  = EXP(!_LC022 & !_LC074);
  _X064  = EXP(!_LC020 & !_LC067);
  _EQ103 =  _X061 &  _X063;
  _X061  = EXP( _LC031 &  _LC079);
  _X063  = EXP(!_LC031 & !_LC079);

-- Node name is '|vidgen2a:47|sum0' from file "vidgen2a.tdf" line 13, column 5
-- Equation name is '_LC010', type is buried 
_LC010   = TFFE( _LC070, GLOBAL( CLK), !HLOAD,  VCC,  ADDEN);

-- Node name is '|vidgen2a:47|sum1' from file "vidgen2a.tdf" line 13, column 5
-- Equation name is '_LC058', type is buried 
_LC058   = DFFE( _LC013 $  GND, GLOBAL( CLK), !HLOAD,  VCC,  ADDEN);

-- Node name is '|vidgen2a:47|sum2' from file "vidgen2a.tdf" line 13, column 5
-- Equation name is '_LC015', type is buried 
_LC015   = DFFE( _EQ104 $  _EQ105, GLOBAL( CLK), !HLOAD,  VCC,  ADDEN);
  _EQ104 =  _LC010 &  _LC070 &  _X065
         #  _LC058 &  _LC082;
  _X065  = EXP(!_LC058 & !_LC082);
  _EQ105 =  _X067 &  _X071;
  _X067  = EXP(!_LC015 & !_LC069);
  _X071  = EXP( _LC015 &  _LC069);

-- Node name is '|vidgen2a:47|sum3' from file "vidgen2a.tdf" line 13, column 5
-- Equation name is '_LC018', type is buried 
_LC018   = DFFE( _LC009 $  GND, GLOBAL( CLK), !HLOAD,  VCC,  ADDEN);

-- Node name is '|vidgen2a:47|sum4' from file "vidgen2a.tdf" line 13, column 5
-- Equation name is '_LC020', type is buried 
_LC020   = DFFE( _LC001 $  _EQ106, GLOBAL( CLK), !HLOAD,  VCC,  ADDEN);
  _EQ106 =  _X064 &  _X072;
  _X064  = EXP(!_LC020 & !_LC067);
  _X072  = EXP( _LC020 &  _LC067);

-- Node name is '|vidgen2a:47|sum5' from file "vidgen2a.tdf" line 13, column 5
-- Equation name is '_LC032', type is buried 
_LC032   = DFFE( _EQ107 $  _EQ108, GLOBAL( CLK), !HLOAD,  VCC,  ADDEN);
  _EQ107 =  _LC020 &  _LC067
         #  _LC001 &  _X064;
  _X064  = EXP(!_LC020 & !_LC067);
  _EQ108 =  _X060 &  _X073;
  _X060  = EXP(!_LC032 & !_LC065);
  _X073  = EXP( _LC032 &  _LC065);

-- Node name is '|vidgen2a:47|sum6' from file "vidgen2a.tdf" line 13, column 5
-- Equation name is '_LC022', type is buried 
_LC022   = DFFE( _LC030 $  GND, GLOBAL( CLK), !HLOAD,  VCC,  ADDEN);

-- Node name is '|vidgen2a:47|sum7' from file "vidgen2a.tdf" line 13, column 5
-- Equation name is '_LC031', type is buried 
_LC031   = DFFE( _LC023 $  GND, GLOBAL( CLK), !HLOAD,  VCC,  ADDEN);

-- Node name is '|vidgen2a:47|sum8' from file "vidgen2a.tdf" line 13, column 5
-- Equation name is '_LC026', type is buried 
_LC026   = DFFE( _EQ109 $ !_LC028, GLOBAL( CLK), !HLOAD,  VCC,  ADDEN);
  _EQ109 =  _LC026 &  _LC089
         # !_LC026 & !_LC089;



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs ---D--GH
--    _X002 occurs in LABs ---D--GH
--    _X016 occurs in LABs A-C-----
--    _X045 occurs in LABs ----EF--




Project Information                              c:\max2work\8633\d1v75v4a.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:03
   Database Builder                       00:00:04
   Logic Synthesizer                      00:00:04
   Partitioner                            00:00:02
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:18


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,624K
