$comment
	File created using the following command:
		vcd file demux.msim.vcd -direction
$end
$date
	Thu Sep 20 19:50:59 2018
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module demux_vlg_vec_tst $end
$var reg 1 ! Q $end
$var reg 3 " SEL [2:0] $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 & D $end
$var wire 1 ' E $end
$var wire 1 ( F $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / A~output_o $end
$var wire 1 0 B~output_o $end
$var wire 1 1 C~output_o $end
$var wire 1 2 D~output_o $end
$var wire 1 3 E~output_o $end
$var wire 1 4 F~output_o $end
$var wire 1 5 Q~input_o $end
$var wire 1 6 SEL[2]~input_o $end
$var wire 1 7 SEL[1]~input_o $end
$var wire 1 8 SEL[0]~input_o $end
$var wire 1 9 Equal0~0_combout $end
$var wire 1 : A$latch~combout $end
$var wire 1 ; B~0_combout $end
$var wire 1 < B$latch~combout $end
$var wire 1 = C~0_combout $end
$var wire 1 > C$latch~combout $end
$var wire 1 ? D~0_combout $end
$var wire 1 @ D$latch~combout $end
$var wire 1 A E~0_combout $end
$var wire 1 B E$latch~combout $end
$var wire 1 C F~0_combout $end
$var wire 1 D F$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b0 "
1#
x$
x%
x&
x'
x(
0)
1*
x+
1,
1-
1.
1/
x0
x1
x2
x3
x4
15
06
07
08
19
1:
0;
x<
0=
x>
0?
x@
0A
xB
1C
xD
$end
#10000
0!
b1 "
05
18
1;
09
0:
0/
0#
0<
00
0$
#20000
b11 "
1!
b10 "
08
17
15
1=
0;
1<
10
1$
1>
11
1%
#30000
0!
b11 "
05
18
1?
0=
0>
01
0%
0@
02
0&
#40000
b111 "
b101 "
1!
b100 "
08
07
16
15
1A
0?
1@
12
1&
1B
13
1'
#50000
0!
b101 "
05
18
0C
0A
0B
03
0'
0D
04
0(
#60000
b111 "
1!
b110 "
08
17
15
1D
14
1(
#70000
0!
b111 "
05
18
0D
04
0(
#80000
b11 "
b1 "
1!
b0 "
08
07
06
15
1C
19
1D
14
1(
1:
1/
1#
#90000
0!
b1 "
05
18
1;
09
0:
0/
0#
0<
00
0$
#100000
b11 "
1!
b10 "
08
17
15
1=
0;
1<
10
1$
1>
11
1%
#110000
0!
b11 "
05
18
1?
0=
0>
01
0%
0@
02
0&
#120000
