#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 25 17:40:22 2021
# Process ID: 10452
# Current directory: C:/Users/Administrator/Desktop/singlecpu2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13308 C:\Users\Administrator\Desktop\singlecpu2\SingleCPU.xpr
# Log file: C:/Users/Administrator/Desktop/singlecpu2/vivado.log
# Journal file: C:/Users/Administrator/Desktop/singlecpu2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivado/2021/singlecpu2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v w ]
add_files C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v
update_compile_order -fileset sources_1
close [ open C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v w ]
add_files C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: alltop
WARNING: [Synth 8-2611] redeclaration of ansi port x19 is not allowed [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:15]
WARNING: [Synth 8-1082] x19 was previously declared with a range [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1028.922 ; gain = 42.012
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'alltop' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.637 ; gain = 84.727
---------------------------------------------------------------------------------
RTL Elaboration failed
0 Infos, 2 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: alltop
WARNING: [Synth 8-2611] redeclaration of ansi port x19 is not allowed [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:15]
WARNING: [Synth 8-1082] x19 was previously declared with a range [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1071.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alltop' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:57]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/cpuclk_stub.v:5]
ERROR: [Synth 8-448] named port connection 'clke_out1' does not exist for instance 'cpuclk_top' of module 'cpuclk' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:59]
WARNING: [Synth 8-350] instance 'cpuclk_top' of module 'cpuclk' requires 3 connections, but only 1 given [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:57]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
ERROR: [Synth 8-6156] failed synthesizing module 'PC_m' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
ERROR: [Synth 8-6156] failed synthesizing module 'fetch' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'miniRV' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'alltop' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1081.633 ; gain = 9.996
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 4 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: alltop
WARNING: [Synth 8-2611] redeclaration of ansi port x19 is not allowed [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:15]
WARNING: [Synth 8-1082] x19 was previously declared with a range [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1081.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alltop' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/cpuclk_stub.v:5]
WARNING: [Synth 8-350] instance 'cpuclk_top' of module 'cpuclk' requires 3 connections, but only 2 given [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:57]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (2#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (3#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (4#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (5#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (6#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (7#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'x19' does not match port width (1) of module 'RF' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:51]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (8#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (9#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (10#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (12#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (13#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'alu_C_o' does not match port width (32) of module 'execute' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:83]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:87]
INFO: [Synth 8-6155] done synthesizing module 'control' (14#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (15#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (16#1) [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (17#1) [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:39]
INFO: [Synth 8-6155] done synthesizing module 'top' (18#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'x19' does not match port width (32) of module 'top' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:65]
WARNING: [Synth 8-350] instance 'top_cpu' of module 'top' requires 8 connections, but only 3 given [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:62]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v:87]
INFO: [Synth 8-6155] done synthesizing module 'display' (19#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v:1]
WARNING: [Synth 8-350] instance 'display_digital' of module 'display' requires 23 connections, but only 22 given [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:68]
INFO: [Synth 8-6155] done synthesizing module 'alltop' (20#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1081.633 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin display_digital:busy to constant 0 [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:68]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1081.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1081.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'cpuclk_top'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'top_cpu/imem'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'top_cpu/dmem'
INFO: [Netlist 29-17] Analyzing 2433 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpuclk_top/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpuclk_top/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpuclk_top/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpuclk_top/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alltop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alltop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1359.996 ; gain = 0.066
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1359.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2048 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.039 ; gain = 352.406
58 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.039 ; gain = 352.406
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/inst_mem/inst_mem.xci
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.xci] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/data_mem/data_mem.xci
add_files -norecurse E:/download_test/synthesized_ip/dram/dram.dcp
update_compile_order -fileset sources_1
add_files -norecurse E:/download_test/synthesized_ip/prgrom/prgrom.dcp
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port x19 is not allowed [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:15]
WARNING: [Synth 8-1082] x19 was previously declared with a range [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1485.313 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alltop' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/cpuclk_stub.v:5]
WARNING: [Synth 8-350] instance 'cpuclk_top' of module 'cpuclk' requires 3 connections, but only 2 given [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:57]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (2#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (3#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (4#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (5#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (6#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (7#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'x19' does not match port width (1) of module 'RF' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:51]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (8#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (9#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (10#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (12#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (13#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'alu_C_o' does not match port width (32) of module 'execute' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:83]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:87]
INFO: [Synth 8-6155] done synthesizing module 'control' (14#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (15#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (16#1) [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dram' [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dram' (17#1) [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/dram_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:39]
INFO: [Synth 8-6155] done synthesizing module 'top' (18#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'x19' does not match port width (32) of module 'top' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:65]
WARNING: [Synth 8-350] instance 'top_cpu' of module 'top' requires 8 connections, but only 3 given [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:62]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v:87]
INFO: [Synth 8-6155] done synthesizing module 'display' (19#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v:1]
WARNING: [Synth 8-350] instance 'display_digital' of module 'display' requires 23 connections, but only 22 given [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:68]
INFO: [Synth 8-6155] done synthesizing module 'alltop' (20#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1505.027 ; gain = 19.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin display_digital:busy to constant 0 [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:68]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1505.027 ; gain = 19.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1505.027 ; gain = 19.715
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'cpuclk_top'
INFO: [Project 1-454] Reading design checkpoint 'E:/download_test/synthesized_ip/prgrom/prgrom.dcp' for cell 'top_cpu/imem'
INFO: [Project 1-454] Reading design checkpoint 'E:/download_test/synthesized_ip/dram/dram.dcp' for cell 'top_cpu/dmem'
INFO: [Netlist 29-17] Analyzing 3016 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpuclk_top/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpuclk_top/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpuclk_top/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpuclk_top/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alltop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alltop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1554.594 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1634.023 ; gain = 148.711
launch_runs impl_1 -jobs 6
[Sun Jul 25 18:21:38 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/synth_1/runme.log
[Sun Jul 25 18:21:38 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Jul 25 18:24:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/runme.log
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port x19 is not allowed [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:15]
WARNING: [Synth 8-1082] x19 was previously declared with a range [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1647.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alltop' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/cpuclk_stub.v:5]
WARNING: [Synth 8-350] instance 'cpuclk_top' of module 'cpuclk' requires 3 connections, but only 2 given [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:57]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (2#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (3#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (4#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (5#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (6#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (7#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'x19' does not match port width (1) of module 'RF' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:51]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (8#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (9#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (10#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (12#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (13#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:87]
INFO: [Synth 8-6155] done synthesizing module 'control' (14#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (15#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
WARNING: [Synth 8-350] instance 'miniRV_u' of module 'miniRV' requires 11 connections, but only 10 given [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:54]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (16#1) [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dram' [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dram' (17#1) [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/dram_stub.v:6]
WARNING: [Synth 8-3848] Net alu_c in module/entity top does not have driver. [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:39]
INFO: [Synth 8-6155] done synthesizing module 'top' (18#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'x19' does not match port width (32) of module 'top' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:65]
WARNING: [Synth 8-350] instance 'top_cpu' of module 'top' requires 8 connections, but only 3 given [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:62]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v:87]
INFO: [Synth 8-6155] done synthesizing module 'display' (19#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v:1]
WARNING: [Synth 8-350] instance 'display_digital' of module 'display' requires 23 connections, but only 22 given [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:68]
INFO: [Synth 8-6155] done synthesizing module 'alltop' (20#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1670.480 ; gain = 23.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin display_digital:busy to constant 0 [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:68]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1670.480 ; gain = 23.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1670.480 ; gain = 23.453
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'cpuclk_top'
INFO: [Project 1-454] Reading design checkpoint 'E:/download_test/synthesized_ip/prgrom/prgrom.dcp' for cell 'top_cpu/imem'
INFO: [Project 1-454] Reading design checkpoint 'E:/download_test/synthesized_ip/dram/dram.dcp' for cell 'top_cpu/dmem'
INFO: [Netlist 29-17] Analyzing 3016 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpuclk_top/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpuclk_top/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpuclk_top/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpuclk_top/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alltop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alltop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1686.547 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1686.547 ; gain = 40.395
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port x19 is not allowed [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:15]
WARNING: [Synth 8-1082] x19 was previously declared with a range [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1707.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alltop' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/cpuclk_stub.v:5]
WARNING: [Synth 8-350] instance 'cpuclk_top' of module 'cpuclk' requires 3 connections, but only 2 given [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:57]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_m' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PC_m' (2#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC_m' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'NPC_m' (3#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v:4]
INFO: [Synth 8-6157] synthesizing module 'IMM_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IMM_sel' (4#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v:3]
INFO: [Synth 8-6157] synthesizing module 'Jalr_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jalr_sel' (5#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (6#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'compile' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RF' (7#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'x19' does not match port width (1) of module 'RF' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:51]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:15]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (8#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v:3]
INFO: [Synth 8-6157] synthesizing module 'Wd_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Wd_sel' (9#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'compile' (10#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'alub_sel' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alub_sel' (12#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'execute' (13#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:87]
INFO: [Synth 8-6155] done synthesizing module 'control' (14#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (15#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (16#1) [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dram' [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dram' (17#1) [C:/Users/Administrator/Desktop/singlecpu2/.Xil/Vivado-10452-612-37/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (18#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'x19' does not match port width (32) of module 'top' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:65]
WARNING: [Synth 8-350] instance 'top_cpu' of module 'top' requires 8 connections, but only 3 given [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:62]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v:87]
INFO: [Synth 8-6155] done synthesizing module 'display' (19#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v:1]
WARNING: [Synth 8-350] instance 'display_digital' of module 'display' requires 23 connections, but only 22 given [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:68]
INFO: [Synth 8-6155] done synthesizing module 'alltop' (20#1) [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1739.793 ; gain = 32.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin display_digital:busy to constant 0 [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:68]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1739.793 ; gain = 32.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1739.793 ; gain = 32.012
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'cpuclk_top'
INFO: [Project 1-454] Reading design checkpoint 'E:/download_test/synthesized_ip/prgrom/prgrom.dcp' for cell 'top_cpu/imem'
INFO: [Project 1-454] Reading design checkpoint 'E:/download_test/synthesized_ip/dram/dram.dcp' for cell 'top_cpu/dmem'
INFO: [Netlist 29-17] Analyzing 3016 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpuclk_top/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpuclk_top/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpuclk_top/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpuclk_top/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alltop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alltop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1768.805 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1768.805 ; gain = 61.105
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sun Jul 25 18:38:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/synth_1/runme.log
[Sun Jul 25 18:38:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Jul 25 18:40:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/runme.log
file mkdir C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/constrs_1
file mkdir C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/constrs_1/new
close [ open C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/constrs_1/new/display.xdc w ]
add_files -fileset constrs_1 C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/constrs_1/new/display.xdc
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2408.813 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2408.813 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2408.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.813 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sun Jul 25 18:43:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/synth_1/runme.log
[Sun Jul 25 18:43:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Jul 25 18:45:38 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/alltop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/alltop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3048.609 ; gain = 1.262
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Sun Jul 25 18:49:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/synth_1/runme.log
[Sun Jul 25 18:49:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 6
[Sun Jul 25 18:55:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Jul 25 18:59:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/synth_1/runme.log
[Sun Jul 25 18:59:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/alltop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3708.141 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0003.Hub_#0001
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/alltop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3708.141 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
export_ip_user_files -of_objects  [get_files E:/download_test/synthesized_ip/prgrom/prgrom.dcp] -no_script -reset -force -quiet
remove_files  E:/download_test/synthesized_ip/prgrom/prgrom.dcp
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name prgrom -dir c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {16384} CONFIG.data_width {32} CONFIG.Component_Name {prgrom} CONFIG.memory_type {rom} CONFIG.coefficient_file {E:/download_test/inst_ram.coe}] [get_ips prgrom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'prgrom' to 'prgrom' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/prgrom_1/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/prgrom_1/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/prgrom_1/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/prgrom_1/prgrom.xci]
launch_runs -jobs 12 prgrom_synth_1
[Sun Jul 25 19:51:25 2021] Launched prgrom_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/prgrom_1/prgrom.xci] -directory C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alltop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alltop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/param.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/prgrom_1/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jalr_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
WARNING: [VRFC 10-3676] redeclaration of ansi port 'x19' is not allowed [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:15]
WARNING: [VRFC 10-3028] 'x19' was previously declared with a range [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wd_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alub_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alltop
INFO: [VRFC 10-2458] undeclared symbol clk_display, assumed default net type wire [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cad97228ccc94e1383488580b6733256 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot alltop_behav xil_defaultlib.alltop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <dram> not found while processing module instance <dmem> [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/download_test/synthesized_ip/dram/dram.dcp] -no_script -reset -force -quiet
remove_files  E:/download_test/synthesized_ip/dram/dram.dcp
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dram -dir c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {16384} CONFIG.data_width {32} CONFIG.Component_Name {dram} CONFIG.coefficient_file {E:/download_test/synthesized_ip/dram/data_ram.coe}] [get_ips dram]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'dram' to 'dram' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/dram_1/dram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dram'...
generate_target all [get_files  c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/dram_1/dram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dram'...
catch { config_ip_cache -export [get_ips -all dram] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/dram_1/dram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/dram_1/dram.xci]
launch_runs -jobs 12 dram_synth_1
[Sun Jul 25 20:03:02 2021] Launched dram_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/dram_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/dram_1/dram.xci] -directory C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuclk_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/dram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuclk_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cad97228ccc94e1383488580b6733256 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpuclk_sim_behav xil_defaultlib.cpuclk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.cpuclk_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuclk_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/xsim.dir/cpuclk_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 25 20:04:05 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuclk_sim_behav -key {Behavioral:sim_1:Functional:cpuclk_sim} -tclbatch {cpuclk_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpuclk_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuclk_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3708.141 ; gain = 0.000
set_property top test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/dram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/dram_1/sim/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cad97228ccc94e1383488580b6733256 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x19' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.PC_m
Compiling module xil_defaultlib.NPC_m
Compiling module xil_defaultlib.IMM_sel
Compiling module xil_defaultlib.Jalr_sel
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SEXT
Compiling module xil_defaultlib.Wd_sel
Compiling module xil_defaultlib.compile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alub_sel
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.miniRV
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.prgrom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.alltop
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 25 20:05:46 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3708.141 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/dram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cad97228ccc94e1383488580b6733256 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x19' [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3708.141 ; gain = 0.000
run all
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance test.alltop_u.cpuclk_top.inst.plle2_adv_inst are not same.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3708.141 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3708.141 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/dram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/param.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/dram_1/sim/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/prgrom_1/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jalr_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wd_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alltop
INFO: [VRFC 10-2458] undeclared symbol clk_display, assumed default net type wire [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alub_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cad97228ccc94e1383488580b6733256 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.PC_m
Compiling module xil_defaultlib.NPC_m
Compiling module xil_defaultlib.IMM_sel
Compiling module xil_defaultlib.Jalr_sel
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SEXT
Compiling module xil_defaultlib.Wd_sel
Compiling module xil_defaultlib.compile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alub_sel
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.miniRV
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.prgrom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.alltop
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3708.141 ; gain = 0.000
run all
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance test.alltop_u.cpuclk_top.inst.plle2_adv_inst are not same.
run: Time (s): cpu = 00:00:14 ; elapsed = 00:01:47 . Memory (MB): peak = 3708.141 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/dram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cad97228ccc94e1383488580b6733256 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run all
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance test.alltop_u.cpuclk_top.inst.plle2_adv_inst are not same.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/dram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cad97228ccc94e1383488580b6733256 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run all
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance test.alltop_u.cpuclk_top.inst.plle2_adv_inst are not same.
save_wave_config {C:/Users/Administrator/Desktop/singlecpu2/test_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Administrator/Desktop/singlecpu2/test_behav.wcfg
set_property xsim.view C:/Users/Administrator/Desktop/singlecpu2/test_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/dram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim/data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/param.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/dram_1/sim/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/prgrom_1/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/IMM_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Jalr_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jalr_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/SEXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/Wd_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wd_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alltop
INFO: [VRFC 10-2458] undeclared symbol clk_display, assumed default net type wire [C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alltop.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/alub_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alub_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/compile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/miniRV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cad97228ccc94e1383488580b6733256 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.PC_m
Compiling module xil_defaultlib.NPC_m
Compiling module xil_defaultlib.IMM_sel
Compiling module xil_defaultlib.Jalr_sel
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SEXT
Compiling module xil_defaultlib.Wd_sel
Compiling module xil_defaultlib.compile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alub_sel
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.miniRV
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.prgrom
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.alltop
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -view {C:/Users/Administrator/Desktop/singlecpu2/test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/Administrator/Desktop/singlecpu2/test_behav.wcfg
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3708.141 ; gain = 0.000
run all
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance test.alltop_u.cpuclk_top.inst.plle2_adv_inst are not same.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 3708.141 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Jul 25 20:19:43 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/synth_1/runme.log
[Sun Jul 25 20:19:43 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/alltop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3708.141 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Jul 25 20:26:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/synth_1/runme.log
[Sun Jul 25 20:26:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.runs/impl_1/alltop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3708.141 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 25 20:49:47 2021...
