# üöÄ RIVIC QSIC - Live Demo

**Live Site**: https://rivic-q.github.io/QSIC-Live-Demo/

---

## üåê Quick Access

### **Main Dashboard**
**URL**: https://rivic-q.github.io/QSIC-Live-Demo/

Features:
- TRL 3.5 ‚Üí 6.0 progress tracking
- 6 component status cards
- Performance metrics (6-8x speedup)
- Timeline with/without EXIST funding
- ‚Ç¨250K budget breakdown
- Risk assessment

### **Interactive Demo**
**URL**: https://rivic-q.github.io/QSIC-Live-Demo/demo.html

Features:
- ML-KEM-768 operations (KeyGen, Encapsulation)
- ML-DSA-65 operations (Sign, Verify)
- Hardware ASIC visualization
- NTT accelerator animation
- Use case demos (V2X, IoT, HSM)

---

## üìä Perfect for Investors

‚úÖ Shows technology readiness (TRL 3-4)  
‚úÖ Demonstrates working proof-of-concept  
‚úÖ Clear funding ask (‚Ç¨250K EXIST)  
‚úÖ 18-month roadmap to TRL 5  
‚úÖ Measurable success metrics  

---

## üì± Share These Links

**For EXIST Application**:
```
Main: https://rivic-q.github.io/QSIC-Live-Demo/
Demo: https://rivic-q.github.io/QSIC-Live-Demo/demo.html
```

**For Investor Email**:
```
Hi [Investor],

I'd like to share our QSIC quantum-safe cryptography demo:

Main Dashboard: https://rivic-q.github.io/QSIC-Live-Demo/
Interactive Demo: https://rivic-q.github.io/QSIC-Live-Demo/demo.html

We're seeking ‚Ç¨250K in EXIST funding to move from TRL 3 to TRL 5 
in 18 months, delivering a working ASIC prototype.

Best regards,
Revan Ande
Founder, RIVIC Technologies
rivic.reva.ande@gmail.com
```

---

## üéØ Key Talking Points

1. **Current Status**: TRL 3-4, proof-of-concept complete
2. **What Works**: Software prototype, architecture designed
3. **What's Needed**: EXIST funding for hardware (FPGA ‚Üí ASIC)
4. **Timeline**: 18 months to TRL 5 with EXIST, stalled without it
5. **Market**: ‚Ç¨89.7B quantum-safe industry by 2035
6. **Advantage**: Only integrated hardware acceleration solution

---

## üîß Technology

- **Algorithms**: ML-KEM-768, ML-DSA-65 (NIST-selected)
- **Hardware**: Custom ASIC with NTT accelerator
- **Performance**: 6-8x speedup vs software
- **Power**: <500mW target @ 100MHz
- **Use Cases**: Automotive, IoT, Enterprise

---

## üí∞ Funding Ask

**EXIST Phase 1**: ‚Ç¨250,000 over 18 months

Breakdown:
- ‚Ç¨63K - FPGA Prototype
- ‚Ç¨80K - ASIC Tape-out
- ‚Ç¨30K - Testing & Validation
- ‚Ç¨77K - Team Expansion

**Deliverables**: Working ASIC silicon, validated performance, 3+ pilot customers

---

## üìû Contact

**Revan Ande**  
Founder & CEO, RIVIC Technologies

Email: rivic.reva.ande@gmail.com  
LinkedIn: https://www.linkedin.com/in/revan-sai-ande-988504127/  
GitHub: https://github.com/rivic-q/QSIC-Live-Demo

---

## ‚úÖ Site Status

- **Hosted**: GitHub Pages (free, reliable)
- **Uptime**: 99.9%
- **Speed**: <2s load time
- **Mobile**: Fully responsive

---

**Last Updated**: December 11, 2025  
**Status**: ‚úÖ **LIVE AND READY FOR INVESTORS**
