//
// Copyright (c) 2018 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARMSS_AON_CFG_H_INC_
#define ___ARMSS_AON_CFG_H_INC_
#define NV_MOBILE_ARMSS_AON_CFG_H_UNIT_OF_OFFSET 1B


// Register MSS_AON_CFG_CLK_DIVIDER_0
#define MSS_AON_CFG_CLK_DIVIDER_0                       _MK_ADDR_CONST(0x8)
#define MSS_AON_CFG_CLK_DIVIDER_0_SECURE                        0x0
#define MSS_AON_CFG_CLK_DIVIDER_0_DUAL                  0x0
#define MSS_AON_CFG_CLK_DIVIDER_0_SCR                   0
#define MSS_AON_CFG_CLK_DIVIDER_0_WORD_COUNT                    0x1
#define MSS_AON_CFG_CLK_DIVIDER_0_RESET_VAL                     _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_CLK_DIVIDER_0_RESET_MASK                    _MK_MASK_CONST(0x7)
#define MSS_AON_CFG_CLK_DIVIDER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_CLK_DIVIDER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_CLK_DIVIDER_0_READ_MASK                     _MK_MASK_CONST(0x7)
#define MSS_AON_CFG_CLK_DIVIDER_0_WRITE_MASK                    _MK_MASK_CONST(0x7)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_FIELD                    _MK_FIELD_CONST(0x7, MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SHIFT)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_RANGE                    2:0
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_WOFFSET                  0x0
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_DEFAULT                  _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_NO_SKIP                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SKIP_1                   _MK_ENUM_CONST(1)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SKIP_2                   _MK_ENUM_CONST(2)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SKIP_3                   _MK_ENUM_CONST(3)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SKIP_4                   _MK_ENUM_CONST(4)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SKIP_5                   _MK_ENUM_CONST(5)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SKIP_6                   _MK_ENUM_CONST(6)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SKIP_7                   _MK_ENUM_CONST(7)


// Register MSS_AON_CFG_KEY_STATUS_0
#define MSS_AON_CFG_KEY_STATUS_0                        _MK_ADDR_CONST(0xc)
#define MSS_AON_CFG_KEY_STATUS_0_SECURE                         0x0
#define MSS_AON_CFG_KEY_STATUS_0_DUAL                   0x0
#define MSS_AON_CFG_KEY_STATUS_0_SCR                    0
#define MSS_AON_CFG_KEY_STATUS_0_WORD_COUNT                     0x1
#define MSS_AON_CFG_KEY_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x1010101)
#define MSS_AON_CFG_KEY_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x1010101)
#define MSS_AON_CFG_KEY_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_SHIFT)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_RANGE                      0:0
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_WOFFSET                    0x0
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_INIT_ENUM                  CLEAN
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_CLEAN                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_DETECTED                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_SHIFT                      _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_SHIFT)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_RANGE                      8:8
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_WOFFSET                    0x0
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_INIT_ENUM                  CLEAN
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_CLEAN                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_DETECTED                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_SHIFT                      _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_SHIFT)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_RANGE                      16:16
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_WOFFSET                    0x0
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_INIT_ENUM                  CLEAN
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_CLEAN                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_DETECTED                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_SHIFT                      _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_SHIFT)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_RANGE                      24:24
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_WOFFSET                    0x0
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_INIT_ENUM                  CLEAN
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_CLEAN                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_DETECTED                   _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_KEY_CPU_CONTROL_0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0                   _MK_ADDR_CONST(0x14)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_SECURE                    0x0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_DUAL                      0x0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_SCR                       ENCR_KEY_CPU_SCR_0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_WORD_COUNT                        0x1
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x83ff)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x83ff)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_FIELD                        _MK_FIELD_CONST(0xff, MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_SHIFT)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_RANGE                        7:0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_WOFFSET                      0x0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_FIELD                        _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_SHIFT)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_RANGE                        9:8
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_WOFFSET                      0x0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_UNLOCK                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_USER_LOCK                    _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_LOCKED                       _MK_ENUM_CONST(2)

#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_SHIFT                        _MK_SHIFT_CONST(15)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_SHIFT)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_RANGE                        15:15
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_WOFFSET                      0x0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_ON                   _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_KEY_CPU_WR_DATA_0
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0                   _MK_ADDR_CONST(0x18)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_SECURE                    0x0
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_DUAL                      0x0
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_SCR                       ENCR_KEY_CPU_SCR_0
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_WORD_COUNT                        0x1
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_RESET_MASK                        _MK_MASK_CONST(0xfff)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_FIELD                 _MK_FIELD_CONST(0xfff, MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_SHIFT)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_RANGE                 11:0
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xfff)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_KEY_CPU_RD_DATA_0
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0                   _MK_ADDR_CONST(0x1c)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_SECURE                    0x0
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_DUAL                      0x0
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_SCR                       0
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_WORD_COUNT                        0x1
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_FIELD                 _MK_FIELD_CONST(0xfff, MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_SHIFT)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_RANGE                 11:0
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_KEY3_CONTROL_0
#define MSS_AON_CFG_KEY3_CONTROL_0                      _MK_ADDR_CONST(0x40)
#define MSS_AON_CFG_KEY3_CONTROL_0_SECURE                       0x0
#define MSS_AON_CFG_KEY3_CONTROL_0_DUAL                         0x0
#define MSS_AON_CFG_KEY3_CONTROL_0_SCR                  ENCR_KEY3_SCR_0
#define MSS_AON_CFG_KEY3_CONTROL_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_KEY3_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY3_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY3_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_SHIFT)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_RANGE                      0:0
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_WOFFSET                    0x0
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_ON                 _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_SHIFT                     _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_SHIFT)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_RANGE                     1:1
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_WOFFSET                   0x0
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_OFF                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_ON                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_SHIFT)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_RANGE                    2:2
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_WOFFSET                  0x0
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_SHIFT                     _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_SHIFT)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_RANGE                     5:4
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_LOCKED                    _MK_ENUM_CONST(2)

#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_SHIFT                     _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_SHIFT)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_RANGE                     7:6
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_LOCKED                    _MK_ENUM_CONST(2)


// Register MSS_AON_CFG_KEY0_CONTROL_0
#define MSS_AON_CFG_KEY0_CONTROL_0                      _MK_ADDR_CONST(0x50)
#define MSS_AON_CFG_KEY0_CONTROL_0_SECURE                       0x0
#define MSS_AON_CFG_KEY0_CONTROL_0_DUAL                         0x0
#define MSS_AON_CFG_KEY0_CONTROL_0_SCR                  ENCR_KEY0_SCR_0
#define MSS_AON_CFG_KEY0_CONTROL_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_KEY0_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY0_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY0_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_SHIFT)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_RANGE                      0:0
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_WOFFSET                    0x0
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_ON                 _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_SHIFT                     _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_SHIFT)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_RANGE                     1:1
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_WOFFSET                   0x0
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_OFF                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_ON                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_SHIFT)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_RANGE                    2:2
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_WOFFSET                  0x0
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_SHIFT                     _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_SHIFT)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_RANGE                     5:4
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_LOCKED                    _MK_ENUM_CONST(2)

#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_SHIFT                     _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_SHIFT)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_RANGE                     7:6
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_LOCKED                    _MK_ENUM_CONST(2)


// Register MSS_AON_CFG_KEY0_SCRATCH_0
#define MSS_AON_CFG_KEY0_SCRATCH_0                      _MK_ADDR_CONST(0x54)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SECURE                       0x0
#define MSS_AON_CFG_KEY0_SCRATCH_0_DUAL                         0x0
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCR                  ENCR_KEY0_SCR_0
#define MSS_AON_CFG_KEY0_SCRATCH_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_KEY0_SCRATCH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_SCRATCH_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_SCRATCH_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_KEY0_SCRATCH_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_SHIFT)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_RANGE                   31:0
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_WOFFSET                 0x0
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_KEY1_CONTROL_0
#define MSS_AON_CFG_KEY1_CONTROL_0                      _MK_ADDR_CONST(0x60)
#define MSS_AON_CFG_KEY1_CONTROL_0_SECURE                       0x0
#define MSS_AON_CFG_KEY1_CONTROL_0_DUAL                         0x0
#define MSS_AON_CFG_KEY1_CONTROL_0_SCR                  ENCR_KEY1_SCR_0
#define MSS_AON_CFG_KEY1_CONTROL_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_KEY1_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY1_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY1_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_SHIFT)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_RANGE                      0:0
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_WOFFSET                    0x0
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_ON                 _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_SHIFT                     _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_SHIFT)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_RANGE                     1:1
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_WOFFSET                   0x0
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_OFF                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_ON                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_SHIFT)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_RANGE                    2:2
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_WOFFSET                  0x0
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_SHIFT                     _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_SHIFT)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_RANGE                     5:4
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_LOCKED                    _MK_ENUM_CONST(2)

#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_SHIFT                     _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_SHIFT)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_RANGE                     7:6
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_LOCKED                    _MK_ENUM_CONST(2)


// Register MSS_AON_CFG_KEY2_CONTROL_0
#define MSS_AON_CFG_KEY2_CONTROL_0                      _MK_ADDR_CONST(0x70)
#define MSS_AON_CFG_KEY2_CONTROL_0_SECURE                       0x0
#define MSS_AON_CFG_KEY2_CONTROL_0_DUAL                         0x0
#define MSS_AON_CFG_KEY2_CONTROL_0_SCR                  ENCR_KEY2_SCR_0
#define MSS_AON_CFG_KEY2_CONTROL_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_KEY2_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY2_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY2_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_SHIFT)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_RANGE                      0:0
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_WOFFSET                    0x0
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_ON                 _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_SHIFT                     _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_SHIFT)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_RANGE                     1:1
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_WOFFSET                   0x0
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_OFF                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_ON                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_SHIFT)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_RANGE                    2:2
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_WOFFSET                  0x0
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_SHIFT                     _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_SHIFT)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_RANGE                     5:4
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_LOCKED                    _MK_ENUM_CONST(2)

#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_SHIFT                     _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_SHIFT)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_RANGE                     7:6
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_LOCKED                    _MK_ENUM_CONST(2)


// Register MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0                      _MK_ADDR_CONST(0x80)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_SECURE                       0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_DUAL                         0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_SCR                  XM0_SEL_DPD_SCR_0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x1fff0000)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR0_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR0_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR1_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR1_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR2_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR2_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR3_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR3_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR4_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR4_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR5_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR5_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR6_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR6_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR7_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR7_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR8_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR8_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR9_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR9_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR10_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR10_INIT_ENUM                       ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR11_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR11_INIT_ENUM                       ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_CMD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_RESET_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_RESET_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_RESET_RANGE                      28:28
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_RESET_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_RESET_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_RESET_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_RESET_INIT_ENUM                  ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_RESET_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0_XM0_SEL_DPD_RESET_ON                 _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0                  _MK_ADDR_CONST(0x84)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SECURE                   0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_DUAL                     0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SCR                      XM0_SEL_DPD_SCR_0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_WORD_COUNT                       0x1
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_RESET_VAL                        _MK_MASK_CONST(0x1fff0000)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_RESET_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_READ_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR0_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR0_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR1_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR1_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR2_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR2_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR3_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR3_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR4_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR4_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR5_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR5_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR6_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR6_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR7_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR7_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR8_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR8_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR9_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR9_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR10_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR10_INIT_ENUM                       ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR11_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR11_INIT_ENUM                       ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_CMD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_RESET_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_RESET_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_RESET_RANGE                      28:28
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_RESET_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_RESET_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_RESET_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_RESET_INIT_ENUM                  ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_RESET_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0_SET_XM0_SEL_DPD_RESET_ON                 _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0                  _MK_ADDR_CONST(0x88)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_SECURE                   0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_DUAL                     0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_SCR                      XM0_SEL_DPD_SCR_0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_WORD_COUNT                       0x1
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_RESET_VAL                        _MK_MASK_CONST(0x1fff0000)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_RESET_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_READ_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR0_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR0_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR1_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR1_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR2_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR2_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR3_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR3_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR4_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR4_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR5_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR5_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR6_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR6_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR7_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR7_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR8_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR8_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR9_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR9_INIT_ENUM                        ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR10_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR10_INIT_ENUM                       ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR11_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR11_INIT_ENUM                       ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_CMD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_RESET_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_RESET_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_RESET_RANGE                      28:28
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_RESET_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_RESET_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_RESET_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_RESET_INIT_ENUM                  ON
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_RESET_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM0_SEL_DPD_RESET_ON                 _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0                        _MK_ADDR_CONST(0x90)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_SECURE                         0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_DUAL                   0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_SCR                    XM0_E_DPD_SCR_0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_WORD_COUNT                     0x1
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x10000)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_READ_MASK                      _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR0_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR0_RANGE                    0:0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR1_SHIFT                    _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR1_RANGE                    1:1
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR2_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR2_RANGE                    2:2
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR3_SHIFT                    _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR3_RANGE                    3:3
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR4_SHIFT                    _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR4_RANGE                    4:4
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR5_SHIFT                    _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR5_RANGE                    5:5
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR6_SHIFT                    _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR6_RANGE                    6:6
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR7_SHIFT                    _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR7_RANGE                    7:7
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR8_SHIFT                    _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR8_RANGE                    8:8
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR9_SHIFT                    _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR9_RANGE                    9:9
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR10_SHIFT                   _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR10_RANGE                   10:10
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR11_SHIFT                   _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR11_RANGE                   11:11
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_COMP_SHIFT                   _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_COMP_RANGE                   12:12
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_COMP_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_RESET_SHIFT                  _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_RESET_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_RESET_RANGE                  16:16
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_RESET_WOFFSET                        0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_RESET_INIT_ENUM                      ON
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_RESET_OFF                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0_XM0_E_DPD_RESET_ON                     _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0                    _MK_ADDR_CONST(0x94)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SECURE                     0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_DUAL                       0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SCR                        XM0_E_DPD_SCR_0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_RESET_VAL                  _MK_MASK_CONST(0x10000)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_RESET_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_READ_MASK                  _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_WRITE_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR0_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR0_RANGE                    0:0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR1_SHIFT                    _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR1_RANGE                    1:1
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR2_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR2_RANGE                    2:2
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR3_SHIFT                    _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR3_RANGE                    3:3
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR4_SHIFT                    _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR4_RANGE                    4:4
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR5_SHIFT                    _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR5_RANGE                    5:5
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR6_SHIFT                    _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR6_RANGE                    6:6
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR7_SHIFT                    _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR7_RANGE                    7:7
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR8_SHIFT                    _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR8_RANGE                    8:8
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR9_SHIFT                    _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR9_RANGE                    9:9
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR10_SHIFT                   _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR10_RANGE                   10:10
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR11_SHIFT                   _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR11_RANGE                   11:11
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_COMP_SHIFT                   _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_COMP_RANGE                   12:12
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_COMP_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_RESET_SHIFT                  _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_RESET_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_RESET_RANGE                  16:16
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_RESET_WOFFSET                        0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_RESET_INIT_ENUM                      ON
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_RESET_OFF                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0_SET_XM0_E_DPD_RESET_ON                     _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0                    _MK_ADDR_CONST(0x98)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_SECURE                     0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_DUAL                       0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_SCR                        XM0_E_DPD_SCR_0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_RESET_VAL                  _MK_MASK_CONST(0x10000)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_RESET_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_READ_MASK                  _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_WRITE_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR0_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR0_RANGE                    0:0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR1_SHIFT                    _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR1_RANGE                    1:1
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR2_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR2_RANGE                    2:2
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR3_SHIFT                    _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR3_RANGE                    3:3
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR4_SHIFT                    _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR4_RANGE                    4:4
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR5_SHIFT                    _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR5_RANGE                    5:5
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR6_SHIFT                    _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR6_RANGE                    6:6
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR7_SHIFT                    _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR7_RANGE                    7:7
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR8_SHIFT                    _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR8_RANGE                    8:8
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR9_SHIFT                    _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR9_RANGE                    9:9
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR10_SHIFT                   _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR10_RANGE                   10:10
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR11_SHIFT                   _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR11_RANGE                   11:11
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_COMP_SHIFT                   _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_COMP_RANGE                   12:12
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_COMP_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_RESET_SHIFT                  _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_RESET_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_RESET_RANGE                  16:16
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_RESET_WOFFSET                        0x0
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_RESET_INIT_ENUM                      ON
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_RESET_OFF                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0_CLR_XM0_E_DPD_RESET_ON                     _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0                       _MK_ADDR_CONST(0x100)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_SECURE                        0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_DUAL                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_SCR                   XM0_EDPD_BG_VTTGEN_SCR_0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_WORD_COUNT                    0x1
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_COMP_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_BG_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_COMP_SHIFT                   _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_COMP_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_COMP_RANGE                   28:28
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0_XM0_E_DPD_VTTGEN_COMP_ON                      _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0                   _MK_ADDR_CONST(0x104)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SECURE                    0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_DUAL                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SCR                       XM0_EDPD_BG_VTTGEN_SCR_0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_WORD_COUNT                        0x1
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_RESET_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_COMP_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_BG_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_COMP_SHIFT                   _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_COMP_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_COMP_RANGE                   28:28
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM0_E_DPD_VTTGEN_COMP_ON                      _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0                   _MK_ADDR_CONST(0x108)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SECURE                    0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_DUAL                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SCR                       XM0_EDPD_BG_VTTGEN_SCR_0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_WORD_COUNT                        0x1
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_RESET_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_COMP_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_BG_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_COMP_SHIFT                   _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_COMP_SHIFT)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_COMP_RANGE                   28:28
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM0_E_DPD_VTTGEN_COMP_ON                      _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0                      _MK_ADDR_CONST(0x110)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_SECURE                       0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_DUAL                         0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_SCR                  XM1_SEL_DPD_SCR_0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x1fff0000)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR0_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR0_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR1_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR1_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR2_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR2_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR3_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR3_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR4_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR4_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR5_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR5_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR6_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR6_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR7_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR7_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR8_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR8_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR9_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR9_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR10_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR10_INIT_ENUM                       ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR11_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR11_INIT_ENUM                       ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_CMD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_RESET_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_RESET_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_RESET_RANGE                      28:28
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_RESET_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_RESET_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_RESET_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_RESET_INIT_ENUM                  ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_RESET_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0_XM1_SEL_DPD_RESET_ON                 _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0                  _MK_ADDR_CONST(0x114)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SECURE                   0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_DUAL                     0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SCR                      XM1_SEL_DPD_SCR_0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_WORD_COUNT                       0x1
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_RESET_VAL                        _MK_MASK_CONST(0x1fff0000)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_RESET_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_READ_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR0_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR0_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR1_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR1_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR2_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR2_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR3_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR3_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR4_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR4_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR5_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR5_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR6_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR6_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR7_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR7_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR8_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR8_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR9_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR9_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR10_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR10_INIT_ENUM                       ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR11_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR11_INIT_ENUM                       ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_CMD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_RESET_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_RESET_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_RESET_RANGE                      28:28
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_RESET_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_RESET_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_RESET_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_RESET_INIT_ENUM                  ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_RESET_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0_SET_XM1_SEL_DPD_RESET_ON                 _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0                  _MK_ADDR_CONST(0x118)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_SECURE                   0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_DUAL                     0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_SCR                      XM1_SEL_DPD_SCR_0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_WORD_COUNT                       0x1
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_RESET_VAL                        _MK_MASK_CONST(0x1fff0000)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_RESET_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_READ_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR0_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR0_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR1_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR1_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR2_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR2_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR3_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR3_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR4_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR4_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR5_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR5_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR6_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR6_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR7_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR7_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR8_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR8_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR9_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR9_INIT_ENUM                        ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR10_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR10_INIT_ENUM                       ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR11_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR11_INIT_ENUM                       ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_CMD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_RESET_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_RESET_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_RESET_RANGE                      28:28
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_RESET_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_RESET_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_RESET_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_RESET_INIT_ENUM                  ON
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_RESET_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM1_SEL_DPD_RESET_ON                 _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0                        _MK_ADDR_CONST(0x120)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_SECURE                         0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_DUAL                   0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_SCR                    XM1_E_DPD_SCR_0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_WORD_COUNT                     0x1
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x10000)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_READ_MASK                      _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR0_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR0_RANGE                    0:0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR1_SHIFT                    _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR1_RANGE                    1:1
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR2_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR2_RANGE                    2:2
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR3_SHIFT                    _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR3_RANGE                    3:3
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR4_SHIFT                    _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR4_RANGE                    4:4
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR5_SHIFT                    _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR5_RANGE                    5:5
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR6_SHIFT                    _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR6_RANGE                    6:6
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR7_SHIFT                    _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR7_RANGE                    7:7
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR8_SHIFT                    _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR8_RANGE                    8:8
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR9_SHIFT                    _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR9_RANGE                    9:9
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR10_SHIFT                   _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR10_RANGE                   10:10
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR11_SHIFT                   _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR11_RANGE                   11:11
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_COMP_SHIFT                   _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_COMP_RANGE                   12:12
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_COMP_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_RESET_SHIFT                  _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_RESET_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_RESET_RANGE                  16:16
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_RESET_WOFFSET                        0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_RESET_INIT_ENUM                      ON
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_RESET_OFF                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0_XM1_E_DPD_RESET_ON                     _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0                    _MK_ADDR_CONST(0x124)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SECURE                     0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_DUAL                       0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SCR                        XM1_E_DPD_SCR_0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_RESET_VAL                  _MK_MASK_CONST(0x10000)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_RESET_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_READ_MASK                  _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_WRITE_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR0_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR0_RANGE                    0:0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR1_SHIFT                    _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR1_RANGE                    1:1
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR2_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR2_RANGE                    2:2
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR3_SHIFT                    _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR3_RANGE                    3:3
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR4_SHIFT                    _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR4_RANGE                    4:4
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR5_SHIFT                    _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR5_RANGE                    5:5
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR6_SHIFT                    _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR6_RANGE                    6:6
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR7_SHIFT                    _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR7_RANGE                    7:7
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR8_SHIFT                    _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR8_RANGE                    8:8
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR9_SHIFT                    _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR9_RANGE                    9:9
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR10_SHIFT                   _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR10_RANGE                   10:10
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR11_SHIFT                   _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR11_RANGE                   11:11
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_COMP_SHIFT                   _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_COMP_RANGE                   12:12
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_COMP_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_RESET_SHIFT                  _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_RESET_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_RESET_RANGE                  16:16
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_RESET_WOFFSET                        0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_RESET_INIT_ENUM                      ON
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_RESET_OFF                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0_SET_XM1_E_DPD_RESET_ON                     _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0                    _MK_ADDR_CONST(0x128)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_SECURE                     0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_DUAL                       0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_SCR                        XM1_E_DPD_SCR_0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_RESET_VAL                  _MK_MASK_CONST(0x10000)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_RESET_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_READ_MASK                  _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_WRITE_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR0_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR0_RANGE                    0:0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR1_SHIFT                    _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR1_RANGE                    1:1
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR2_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR2_RANGE                    2:2
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR3_SHIFT                    _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR3_RANGE                    3:3
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR4_SHIFT                    _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR4_RANGE                    4:4
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR5_SHIFT                    _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR5_RANGE                    5:5
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR6_SHIFT                    _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR6_RANGE                    6:6
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR7_SHIFT                    _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR7_RANGE                    7:7
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR8_SHIFT                    _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR8_RANGE                    8:8
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR9_SHIFT                    _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR9_RANGE                    9:9
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR10_SHIFT                   _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR10_RANGE                   10:10
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR11_SHIFT                   _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR11_RANGE                   11:11
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_COMP_SHIFT                   _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_COMP_RANGE                   12:12
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_COMP_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_RESET_SHIFT                  _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_RESET_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_RESET_RANGE                  16:16
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_RESET_WOFFSET                        0x0
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_RESET_INIT_ENUM                      ON
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_RESET_OFF                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0_CLR_XM1_E_DPD_RESET_ON                     _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0                       _MK_ADDR_CONST(0x130)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_SECURE                        0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_DUAL                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_SCR                   XM1_EDPD_BG_VTTGEN_SCR_0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_WORD_COUNT                    0x1
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_COMP_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_BG_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_COMP_SHIFT                   _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_COMP_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_COMP_RANGE                   28:28
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0_XM1_E_DPD_VTTGEN_COMP_ON                      _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0                   _MK_ADDR_CONST(0x134)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SECURE                    0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_DUAL                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SCR                       XM1_EDPD_BG_VTTGEN_SCR_0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_WORD_COUNT                        0x1
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_RESET_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_COMP_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_BG_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_COMP_SHIFT                   _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_COMP_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_COMP_RANGE                   28:28
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM1_E_DPD_VTTGEN_COMP_ON                      _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0                   _MK_ADDR_CONST(0x138)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SECURE                    0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_DUAL                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SCR                       XM1_EDPD_BG_VTTGEN_SCR_0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_WORD_COUNT                        0x1
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_RESET_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_COMP_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_BG_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_COMP_SHIFT                   _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_COMP_SHIFT)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_COMP_RANGE                   28:28
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM1_E_DPD_VTTGEN_COMP_ON                      _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0                       _MK_ADDR_CONST(0x140)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_SECURE                        0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_DUAL                  0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_SCR                   DPD_IO_SCR_0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_WORD_COUNT                    0x1
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0xb0000000)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0xb0ffffff)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_READ_MASK                     _MK_MASK_CONST(0xb0ffffff)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0xb0ffffff)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR0_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR0_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR0_RANGE                      1:0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR0_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR0_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR0_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR0_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR0_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR0_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR1_SHIFT                      _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR1_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR1_RANGE                      3:2
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR1_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR1_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR1_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR1_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR1_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR1_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR2_SHIFT                      _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR2_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR2_RANGE                      5:4
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR2_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR2_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR2_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR2_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR2_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR2_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR2_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR2_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR3_SHIFT                      _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR3_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR3_RANGE                      7:6
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR3_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR3_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR3_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR3_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR3_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR3_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR3_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR3_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR4_SHIFT                      _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR4_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR4_RANGE                      9:8
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR4_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR4_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR4_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR4_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR4_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR4_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR4_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR4_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR5_SHIFT                      _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR5_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR5_RANGE                      11:10
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR5_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR5_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR5_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR5_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR5_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR5_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR5_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR5_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR6_SHIFT                      _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR6_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR6_RANGE                      13:12
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR6_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR6_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR6_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR6_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR6_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR6_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR6_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR6_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR7_SHIFT                      _MK_SHIFT_CONST(14)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR7_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR7_RANGE                      15:14
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR7_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR7_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR7_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR7_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR7_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR7_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR7_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR7_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR8_SHIFT                      _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR8_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR8_RANGE                      17:16
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR8_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR8_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR8_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR8_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR8_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR8_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR8_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR8_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR9_SHIFT                      _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR9_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR9_RANGE                      19:18
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR9_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR9_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR9_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR9_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR9_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR9_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR9_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR9_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR10_SHIFT                     _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR10_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR10_RANGE                     21:20
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR10_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR10_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR10_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR10_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR10_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR10_HOLD_LOW                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR10_HOLD_HIGH                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR10_HOLD_HIZ                  _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR11_SHIFT                     _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR11_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR11_RANGE                     23:22
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR11_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR11_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR11_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR11_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR11_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR11_HOLD_LOW                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR11_HOLD_HIGH                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_CMD_BR11_HOLD_HIZ                  _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_SHIFT)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_RANGE                      29:28
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_DEFAULT                    _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_RESET_SHIFT                        _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_RESET_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_RESET_SHIFT)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_RESET_RANGE                        31:31
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_RESET_WOFFSET                      0x0
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_RESET_DEFAULT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_RESET_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0_XM0_DPD_IO_RESET_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0                       _MK_ADDR_CONST(0x144)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_SECURE                        0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_DUAL                  0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_SCR                   DPD_IO_SCR_0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_WORD_COUNT                    0x1
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0xb0000000)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0xb0ffffff)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_READ_MASK                     _MK_MASK_CONST(0xb0ffffff)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0xb0ffffff)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR0_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR0_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR0_RANGE                      1:0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR0_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR0_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR0_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR0_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR0_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR0_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR1_SHIFT                      _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR1_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR1_RANGE                      3:2
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR1_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR1_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR1_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR1_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR1_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR1_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR2_SHIFT                      _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR2_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR2_RANGE                      5:4
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR2_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR2_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR2_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR2_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR2_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR2_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR2_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR2_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR3_SHIFT                      _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR3_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR3_RANGE                      7:6
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR3_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR3_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR3_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR3_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR3_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR3_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR3_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR3_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR4_SHIFT                      _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR4_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR4_RANGE                      9:8
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR4_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR4_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR4_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR4_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR4_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR4_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR4_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR4_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR5_SHIFT                      _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR5_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR5_RANGE                      11:10
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR5_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR5_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR5_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR5_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR5_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR5_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR5_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR5_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR6_SHIFT                      _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR6_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR6_RANGE                      13:12
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR6_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR6_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR6_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR6_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR6_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR6_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR6_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR6_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR7_SHIFT                      _MK_SHIFT_CONST(14)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR7_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR7_RANGE                      15:14
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR7_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR7_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR7_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR7_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR7_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR7_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR7_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR7_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR8_SHIFT                      _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR8_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR8_RANGE                      17:16
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR8_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR8_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR8_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR8_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR8_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR8_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR8_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR8_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR9_SHIFT                      _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR9_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR9_RANGE                      19:18
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR9_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR9_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR9_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR9_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR9_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR9_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR9_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR9_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR10_SHIFT                     _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR10_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR10_RANGE                     21:20
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR10_WOFFSET                   0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR10_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR10_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR10_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR10_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR10_HOLD_LOW                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR10_HOLD_HIGH                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR10_HOLD_HIZ                  _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR11_SHIFT                     _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR11_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR11_RANGE                     23:22
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR11_WOFFSET                   0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR11_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR11_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR11_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR11_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR11_HOLD_LOW                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR11_HOLD_HIGH                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_CMD_BR11_HOLD_HIZ                  _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_SHIFT)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_RANGE                      29:28
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_DEFAULT                    _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_RESET_SHIFT                        _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_RESET_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_RESET_SHIFT)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_RESET_RANGE                        31:31
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_RESET_WOFFSET                      0x0
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_RESET_DEFAULT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_RESET_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0_XM1_DPD_IO_RESET_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM0_PAD_CMD_CTRL_0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0                  _MK_ADDR_CONST(0x148)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_SECURE                   0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_DUAL                     0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_SCR                      CMD_CTRL_SCR_0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_WORD_COUNT                       0x1
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR0_SHIFT                       _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR0_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR0_RANGE                       0:0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR0_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR0_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR0_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR0_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR1_SHIFT                       _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR1_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR1_RANGE                       1:1
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR1_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR1_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR1_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR1_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR2_SHIFT                       _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR2_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR2_RANGE                       2:2
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR2_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR2_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR2_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR2_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR3_SHIFT                       _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR3_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR3_RANGE                       3:3
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR3_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR3_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR3_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR3_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR4_SHIFT                       _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR4_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR4_RANGE                       4:4
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR4_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR4_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR4_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR4_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR5_SHIFT                       _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR5_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR5_RANGE                       5:5
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR5_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR5_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR5_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR5_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR6_SHIFT                       _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR6_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR6_RANGE                       6:6
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR6_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR6_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR6_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR6_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR7_SHIFT                       _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR7_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR7_RANGE                       7:7
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR7_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR7_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR7_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR7_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR8_SHIFT                       _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR8_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR8_RANGE                       8:8
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR8_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR8_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR8_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR8_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR9_SHIFT                       _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR9_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR9_RANGE                       9:9
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR9_WOFFSET                     0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR9_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR9_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR9_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR10_SHIFT                      _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR10_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR10_RANGE                      10:10
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR10_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR10_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR10_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR10_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR11_SHIFT                      _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR11_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR11_RANGE                      11:11
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR11_WOFFSET                    0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR11_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR11_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_CMD_HOLD_LOW_BR11_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_RESET_HOLD_LOW_SHIFT                 _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_RESET_HOLD_LOW_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_RESET_HOLD_LOW_SHIFT)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_RESET_HOLD_LOW_RANGE                 12:12
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_RESET_HOLD_LOW_WOFFSET                       0x0
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_RESET_HOLD_LOW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_RESET_HOLD_LOW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_RESET_HOLD_LOW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_RESET_HOLD_LOW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_RESET_HOLD_LOW_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_CMD_CTRL_0_XM0_RESET_HOLD_LOW_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM1_PAD_CMD_CTRL_0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0                  _MK_ADDR_CONST(0x14c)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_SECURE                   0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_DUAL                     0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_SCR                      CMD_CTRL_SCR_0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_WORD_COUNT                       0x1
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR0_SHIFT                       _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR0_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR0_RANGE                       0:0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR0_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR0_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR0_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR0_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR1_SHIFT                       _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR1_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR1_RANGE                       1:1
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR1_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR1_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR1_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR1_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR2_SHIFT                       _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR2_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR2_RANGE                       2:2
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR2_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR2_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR2_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR2_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR3_SHIFT                       _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR3_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR3_RANGE                       3:3
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR3_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR3_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR3_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR3_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR4_SHIFT                       _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR4_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR4_RANGE                       4:4
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR4_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR4_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR4_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR4_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR5_SHIFT                       _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR5_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR5_RANGE                       5:5
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR5_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR5_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR5_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR5_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR6_SHIFT                       _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR6_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR6_RANGE                       6:6
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR6_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR6_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR6_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR6_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR7_SHIFT                       _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR7_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR7_RANGE                       7:7
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR7_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR7_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR7_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR7_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR8_SHIFT                       _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR8_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR8_RANGE                       8:8
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR8_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR8_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR8_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR8_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR9_SHIFT                       _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR9_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR9_RANGE                       9:9
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR9_WOFFSET                     0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR9_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR9_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR9_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR10_SHIFT                      _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR10_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR10_RANGE                      10:10
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR10_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR10_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR10_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR10_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR11_SHIFT                      _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR11_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR11_RANGE                      11:11
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR11_WOFFSET                    0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR11_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR11_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_CMD_HOLD_LOW_BR11_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_RESET_HOLD_LOW_SHIFT                 _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_RESET_HOLD_LOW_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_RESET_HOLD_LOW_SHIFT)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_RESET_HOLD_LOW_RANGE                 12:12
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_RESET_HOLD_LOW_WOFFSET                       0x0
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_RESET_HOLD_LOW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_RESET_HOLD_LOW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_RESET_HOLD_LOW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_RESET_HOLD_LOW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_RESET_HOLD_LOW_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_CMD_CTRL_0_XM1_RESET_HOLD_LOW_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0                    _MK_ADDR_CONST(0x158)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_SECURE                     0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_DUAL                       0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_SCR                        WEAK_BIAS_SCR_0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x2fff)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x2fff)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x2fff)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR0_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR0_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR0_SHIFT)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR0_RANGE                     0:0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR0_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR0_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR0_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR0_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR1_SHIFT                     _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR1_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR1_SHIFT)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR1_RANGE                     1:1
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR1_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR1_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR1_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR1_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR2_SHIFT                     _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR2_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR2_SHIFT)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR2_RANGE                     2:2
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR2_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR2_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR2_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR2_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR3_SHIFT                     _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR3_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR3_SHIFT)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR3_RANGE                     3:3
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR3_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR3_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR3_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR3_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR4_SHIFT                     _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR4_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR4_SHIFT)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR4_RANGE                     4:4
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR4_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR4_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR4_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR4_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR5_SHIFT                     _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR5_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR5_SHIFT)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR5_RANGE                     5:5
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR5_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR5_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR5_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR5_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR6_SHIFT                     _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR6_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR6_SHIFT)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR6_RANGE                     6:6
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR6_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR6_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR6_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR6_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR7_SHIFT                     _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR7_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR7_SHIFT)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR7_RANGE                     7:7
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR7_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR7_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR7_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR7_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR8_SHIFT                     _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR8_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR8_SHIFT)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR8_RANGE                     8:8
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR8_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR8_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR8_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR8_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR8_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR9_SHIFT                     _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR9_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR9_SHIFT)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR9_RANGE                     9:9
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR9_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR9_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR9_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR9_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR9_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR10_SHIFT                    _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR10_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR10_SHIFT)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR10_RANGE                    10:10
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR10_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR10_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR10_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR10_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR10_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR11_SHIFT                    _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR11_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR11_SHIFT)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR11_RANGE                    11:11
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR11_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR11_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR11_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR11_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR11_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTT_E_WB_BR11_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTTCDB_E_WB_COMP_SHIFT                 _MK_SHIFT_CONST(13)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTTCDB_E_WB_COMP_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTTCDB_E_WB_COMP_SHIFT)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTTCDB_E_WB_COMP_RANGE                 13:13
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTTCDB_E_WB_COMP_WOFFSET                       0x0
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTTCDB_E_WB_COMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTTCDB_E_WB_COMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTTCDB_E_WB_COMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTTCDB_E_WB_COMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTTCDB_E_WB_COMP_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0_XM0_VTTCDB_E_WB_COMP_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0                    _MK_ADDR_CONST(0x15c)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_SECURE                     0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_DUAL                       0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_SCR                        WEAK_BIAS_SCR_0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x2fff)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x2fff)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x2fff)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR0_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR0_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR0_SHIFT)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR0_RANGE                     0:0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR0_WOFFSET                   0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR0_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR0_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR0_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR1_SHIFT                     _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR1_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR1_SHIFT)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR1_RANGE                     1:1
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR1_WOFFSET                   0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR1_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR1_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR1_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR2_SHIFT                     _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR2_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR2_SHIFT)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR2_RANGE                     2:2
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR2_WOFFSET                   0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR2_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR2_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR2_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR3_SHIFT                     _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR3_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR3_SHIFT)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR3_RANGE                     3:3
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR3_WOFFSET                   0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR3_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR3_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR3_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR4_SHIFT                     _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR4_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR4_SHIFT)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR4_RANGE                     4:4
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR4_WOFFSET                   0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR4_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR4_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR4_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR5_SHIFT                     _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR5_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR5_SHIFT)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR5_RANGE                     5:5
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR5_WOFFSET                   0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR5_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR5_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR5_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR6_SHIFT                     _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR6_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR6_SHIFT)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR6_RANGE                     6:6
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR6_WOFFSET                   0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR6_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR6_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR6_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR7_SHIFT                     _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR7_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR7_SHIFT)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR7_RANGE                     7:7
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR7_WOFFSET                   0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR7_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR7_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR7_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR8_SHIFT                     _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR8_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR8_SHIFT)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR8_RANGE                     8:8
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR8_WOFFSET                   0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR8_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR8_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR8_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR8_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR9_SHIFT                     _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR9_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR9_SHIFT)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR9_RANGE                     9:9
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR9_WOFFSET                   0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR9_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR9_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR9_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR9_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR10_SHIFT                    _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR10_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR10_SHIFT)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR10_RANGE                    10:10
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR10_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR10_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR10_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR10_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR10_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR11_SHIFT                    _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR11_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR11_SHIFT)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR11_RANGE                    11:11
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR11_WOFFSET                  0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR11_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR11_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR11_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR11_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTT_E_WB_BR11_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTTCDB_E_WB_COMP_SHIFT                 _MK_SHIFT_CONST(13)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTTCDB_E_WB_COMP_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTTCDB_E_WB_COMP_SHIFT)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTTCDB_E_WB_COMP_RANGE                 13:13
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTTCDB_E_WB_COMP_WOFFSET                       0x0
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTTCDB_E_WB_COMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTTCDB_E_WB_COMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTTCDB_E_WB_COMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTTCDB_E_WB_COMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTTCDB_E_WB_COMP_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0_XM1_VTTCDB_E_WB_COMP_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0                     _MK_ADDR_CONST(0x160)
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_SECURE                      0x0
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_DUAL                        0x0
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_SCR                         VDDP_SEL_SCR_0
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_XM0_VDDP_SEL_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_XM0_VDDP_SEL_FIELD                  _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_XM0_VDDP_SEL_SHIFT)
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_XM0_VDDP_SEL_RANGE                  1:0
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_XM0_VDDP_SEL_WOFFSET                        0x0
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_XM0_VDDP_SEL_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_XM0_VDDP_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_XM0_VDDP_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_XM0_VDDP_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_XM0_VDDP_SEL_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0_XM0_VDDP_SEL_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0                     _MK_ADDR_CONST(0x164)
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_SECURE                      0x0
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_DUAL                        0x0
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_SCR                         VDDP_SEL_SCR_0
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_XM1_VDDP_SEL_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_XM1_VDDP_SEL_FIELD                  _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_XM1_VDDP_SEL_SHIFT)
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_XM1_VDDP_SEL_RANGE                  1:0
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_XM1_VDDP_SEL_WOFFSET                        0x0
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_XM1_VDDP_SEL_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_XM1_VDDP_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_XM1_VDDP_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_XM1_VDDP_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_XM1_VDDP_SEL_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0_XM1_VDDP_SEL_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM0_PAD_MISC_CTRL_0
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0                 _MK_ADDR_CONST(0x168)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_SECURE                  0x0
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_DUAL                    0x0
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_SCR                     MISC_CTRL_SCR_0
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_WORD_COUNT                      0x1
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x220a)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x330f)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x330f)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x330f)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_DISABLE_PREDRV_RAILGATE_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_DISABLE_PREDRV_RAILGATE_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_DISABLE_PREDRV_RAILGATE_SHIFT)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_DISABLE_PREDRV_RAILGATE_RANGE                    0:0
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_DISABLE_PREDRV_RAILGATE_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_DISABLE_PREDRV_RAILGATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_DISABLE_PREDRV_RAILGATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_DISABLE_PREDRV_RAILGATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_DISABLE_PREDRV_RAILGATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_DISABLE_PREDRV_RAILGATE_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_DISABLE_PREDRV_RAILGATE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_FORCE_TRISTATE_SHIFT                     _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_FORCE_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_FORCE_TRISTATE_SHIFT)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_FORCE_TRISTATE_RANGE                     1:1
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_FORCE_TRISTATE_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_FORCE_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_FORCE_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_FORCE_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_FORCE_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_FORCE_TRISTATE_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM0_TX_FORCE_TRISTATE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_DISABLE_PREDRV_RAILGATE_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_DISABLE_PREDRV_RAILGATE_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_DISABLE_PREDRV_RAILGATE_SHIFT)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_DISABLE_PREDRV_RAILGATE_RANGE                    2:2
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_DISABLE_PREDRV_RAILGATE_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_DISABLE_PREDRV_RAILGATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_DISABLE_PREDRV_RAILGATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_DISABLE_PREDRV_RAILGATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_DISABLE_PREDRV_RAILGATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_DISABLE_PREDRV_RAILGATE_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_DISABLE_PREDRV_RAILGATE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_FORCE_TRISTATE_SHIFT                     _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_FORCE_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_FORCE_TRISTATE_SHIFT)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_FORCE_TRISTATE_RANGE                     3:3
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_FORCE_TRISTATE_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_FORCE_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_FORCE_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_FORCE_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_FORCE_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_FORCE_TRISTATE_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM1_TX_FORCE_TRISTATE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_DISABLE_PREDRV_RAILGATE_SHIFT                    _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_DISABLE_PREDRV_RAILGATE_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_DISABLE_PREDRV_RAILGATE_SHIFT)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_DISABLE_PREDRV_RAILGATE_RANGE                    8:8
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_DISABLE_PREDRV_RAILGATE_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_DISABLE_PREDRV_RAILGATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_DISABLE_PREDRV_RAILGATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_DISABLE_PREDRV_RAILGATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_DISABLE_PREDRV_RAILGATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_DISABLE_PREDRV_RAILGATE_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_DISABLE_PREDRV_RAILGATE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_FORCE_TRISTATE_SHIFT                     _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_FORCE_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_FORCE_TRISTATE_SHIFT)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_FORCE_TRISTATE_RANGE                     9:9
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_FORCE_TRISTATE_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_FORCE_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_FORCE_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_FORCE_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_FORCE_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_FORCE_TRISTATE_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM2_TX_FORCE_TRISTATE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_DISABLE_PREDRV_RAILGATE_SHIFT                    _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_DISABLE_PREDRV_RAILGATE_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_DISABLE_PREDRV_RAILGATE_SHIFT)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_DISABLE_PREDRV_RAILGATE_RANGE                    12:12
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_DISABLE_PREDRV_RAILGATE_WOFFSET                  0x0
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_DISABLE_PREDRV_RAILGATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_DISABLE_PREDRV_RAILGATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_DISABLE_PREDRV_RAILGATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_DISABLE_PREDRV_RAILGATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_DISABLE_PREDRV_RAILGATE_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_DISABLE_PREDRV_RAILGATE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_FORCE_TRISTATE_SHIFT                     _MK_SHIFT_CONST(13)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_FORCE_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_FORCE_TRISTATE_SHIFT)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_FORCE_TRISTATE_RANGE                     13:13
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_FORCE_TRISTATE_WOFFSET                   0x0
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_FORCE_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_FORCE_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_FORCE_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_FORCE_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_FORCE_TRISTATE_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM0_PAD_MISC_CTRL_0_XM3_TX_FORCE_TRISTATE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0                     _MK_ADDR_CONST(0x170)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_RESET_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_READ_MASK                   _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_WRITE_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_ADDR_FIELD                 _MK_FIELD_CONST(0xffff, MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_ADDR_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_ADDR_RANGE                 15:0
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_ADDR_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_ADDR_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_ADDR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_WAIT_SHIFT                 _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_WAIT_FIELD                 _MK_FIELD_CONST(0xff, MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_WAIT_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_WAIT_RANGE                 23:16
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_WAIT_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_WAIT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_WAIT_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_WAIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_WAIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_WAIT_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_WAIT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_VALID_SHIFT                        _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_VALID_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_VALID_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_VALID_RANGE                        31:31
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_VALID_WOFFSET                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_VALID_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_VALID_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0_SEQ1_REG_VALID_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0                     _MK_ADDR_CONST(0x174)
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SEQ1_REG_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SEQ1_REG_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SEQ1_REG_DATA_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SEQ1_REG_DATA_RANGE                 31:0
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SEQ1_REG_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SEQ1_REG_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SEQ1_REG_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SEQ1_REG_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SEQ1_REG_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SEQ1_REG_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0_SEQ1_REG_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0                     _MK_ADDR_CONST(0x178)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_RESET_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_READ_MASK                   _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_WRITE_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_ADDR_FIELD                 _MK_FIELD_CONST(0xffff, MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_ADDR_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_ADDR_RANGE                 15:0
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_ADDR_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_ADDR_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_ADDR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_WAIT_SHIFT                 _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_WAIT_FIELD                 _MK_FIELD_CONST(0xff, MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_WAIT_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_WAIT_RANGE                 23:16
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_WAIT_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_WAIT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_WAIT_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_WAIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_WAIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_WAIT_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_WAIT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_VALID_SHIFT                        _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_VALID_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_VALID_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_VALID_RANGE                        31:31
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_VALID_WOFFSET                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_VALID_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_VALID_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0_SEQ2_REG_VALID_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0                     _MK_ADDR_CONST(0x17c)
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SEQ2_REG_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SEQ2_REG_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SEQ2_REG_DATA_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SEQ2_REG_DATA_RANGE                 31:0
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SEQ2_REG_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SEQ2_REG_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SEQ2_REG_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SEQ2_REG_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SEQ2_REG_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SEQ2_REG_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0_SEQ2_REG_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0                     _MK_ADDR_CONST(0x180)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_RESET_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_READ_MASK                   _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_WRITE_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_ADDR_FIELD                 _MK_FIELD_CONST(0xffff, MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_ADDR_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_ADDR_RANGE                 15:0
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_ADDR_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_ADDR_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_ADDR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_WAIT_SHIFT                 _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_WAIT_FIELD                 _MK_FIELD_CONST(0xff, MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_WAIT_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_WAIT_RANGE                 23:16
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_WAIT_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_WAIT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_WAIT_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_WAIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_WAIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_WAIT_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_WAIT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_VALID_SHIFT                        _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_VALID_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_VALID_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_VALID_RANGE                        31:31
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_VALID_WOFFSET                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_VALID_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_VALID_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0_SEQ3_REG_VALID_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0                     _MK_ADDR_CONST(0x184)
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SEQ3_REG_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SEQ3_REG_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SEQ3_REG_DATA_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SEQ3_REG_DATA_RANGE                 31:0
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SEQ3_REG_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SEQ3_REG_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SEQ3_REG_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SEQ3_REG_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SEQ3_REG_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SEQ3_REG_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0_SEQ3_REG_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0                     _MK_ADDR_CONST(0x188)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_RESET_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_READ_MASK                   _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_WRITE_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_ADDR_FIELD                 _MK_FIELD_CONST(0xffff, MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_ADDR_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_ADDR_RANGE                 15:0
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_ADDR_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_ADDR_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_ADDR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_WAIT_SHIFT                 _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_WAIT_FIELD                 _MK_FIELD_CONST(0xff, MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_WAIT_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_WAIT_RANGE                 23:16
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_WAIT_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_WAIT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_WAIT_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_WAIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_WAIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_WAIT_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_WAIT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_VALID_SHIFT                        _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_VALID_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_VALID_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_VALID_RANGE                        31:31
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_VALID_WOFFSET                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_VALID_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_VALID_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0_SEQ4_REG_VALID_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0                     _MK_ADDR_CONST(0x18c)
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SEQ4_REG_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SEQ4_REG_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SEQ4_REG_DATA_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SEQ4_REG_DATA_RANGE                 31:0
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SEQ4_REG_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SEQ4_REG_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SEQ4_REG_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SEQ4_REG_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SEQ4_REG_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SEQ4_REG_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0_SEQ4_REG_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0                     _MK_ADDR_CONST(0x190)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_RESET_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_READ_MASK                   _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_WRITE_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_ADDR_FIELD                 _MK_FIELD_CONST(0xffff, MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_ADDR_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_ADDR_RANGE                 15:0
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_ADDR_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_ADDR_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_ADDR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_WAIT_SHIFT                 _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_WAIT_FIELD                 _MK_FIELD_CONST(0xff, MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_WAIT_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_WAIT_RANGE                 23:16
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_WAIT_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_WAIT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_WAIT_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_WAIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_WAIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_WAIT_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_WAIT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_VALID_SHIFT                        _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_VALID_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_VALID_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_VALID_RANGE                        31:31
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_VALID_WOFFSET                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_VALID_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_VALID_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0_SEQ5_REG_VALID_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0                     _MK_ADDR_CONST(0x194)
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SEQ5_REG_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SEQ5_REG_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SEQ5_REG_DATA_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SEQ5_REG_DATA_RANGE                 31:0
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SEQ5_REG_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SEQ5_REG_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SEQ5_REG_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SEQ5_REG_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SEQ5_REG_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SEQ5_REG_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0_SEQ5_REG_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0                     _MK_ADDR_CONST(0x198)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_RESET_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_READ_MASK                   _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_WRITE_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_ADDR_FIELD                 _MK_FIELD_CONST(0xffff, MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_ADDR_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_ADDR_RANGE                 15:0
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_ADDR_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_ADDR_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_ADDR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_WAIT_SHIFT                 _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_WAIT_FIELD                 _MK_FIELD_CONST(0xff, MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_WAIT_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_WAIT_RANGE                 23:16
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_WAIT_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_WAIT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_WAIT_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_WAIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_WAIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_WAIT_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_WAIT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_VALID_SHIFT                        _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_VALID_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_VALID_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_VALID_RANGE                        31:31
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_VALID_WOFFSET                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_VALID_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_VALID_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0_SEQ6_REG_VALID_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0                     _MK_ADDR_CONST(0x19c)
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SEQ6_REG_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SEQ6_REG_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SEQ6_REG_DATA_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SEQ6_REG_DATA_RANGE                 31:0
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SEQ6_REG_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SEQ6_REG_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SEQ6_REG_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SEQ6_REG_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SEQ6_REG_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SEQ6_REG_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0_SEQ6_REG_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0                     _MK_ADDR_CONST(0x210)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_RESET_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_READ_MASK                   _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_WRITE_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_ADDR_FIELD                 _MK_FIELD_CONST(0xffff, MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_ADDR_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_ADDR_RANGE                 15:0
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_ADDR_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_ADDR_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_ADDR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_WAIT_SHIFT                 _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_WAIT_FIELD                 _MK_FIELD_CONST(0xff, MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_WAIT_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_WAIT_RANGE                 23:16
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_WAIT_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_WAIT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_WAIT_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_WAIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_WAIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_WAIT_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_WAIT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_VALID_SHIFT                        _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_VALID_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_VALID_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_VALID_RANGE                        31:31
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_VALID_WOFFSET                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_VALID_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_VALID_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0_SEQ7_REG_VALID_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0                     _MK_ADDR_CONST(0x214)
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SEQ7_REG_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SEQ7_REG_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SEQ7_REG_DATA_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SEQ7_REG_DATA_RANGE                 31:0
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SEQ7_REG_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SEQ7_REG_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SEQ7_REG_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SEQ7_REG_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SEQ7_REG_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SEQ7_REG_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0_SEQ7_REG_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0                     _MK_ADDR_CONST(0x218)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_RESET_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_READ_MASK                   _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_WRITE_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_ADDR_FIELD                 _MK_FIELD_CONST(0xffff, MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_ADDR_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_ADDR_RANGE                 15:0
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_ADDR_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_ADDR_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_ADDR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_WAIT_SHIFT                 _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_WAIT_FIELD                 _MK_FIELD_CONST(0xff, MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_WAIT_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_WAIT_RANGE                 23:16
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_WAIT_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_WAIT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_WAIT_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_WAIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_WAIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_WAIT_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_WAIT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_VALID_SHIFT                        _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_VALID_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_VALID_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_VALID_RANGE                        31:31
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_VALID_WOFFSET                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_VALID_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_VALID_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0_SEQ8_REG_VALID_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0                     _MK_ADDR_CONST(0x21c)
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SEQ8_REG_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SEQ8_REG_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SEQ8_REG_DATA_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SEQ8_REG_DATA_RANGE                 31:0
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SEQ8_REG_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SEQ8_REG_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SEQ8_REG_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SEQ8_REG_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SEQ8_REG_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SEQ8_REG_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0_SEQ8_REG_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0                     _MK_ADDR_CONST(0x220)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_RESET_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_READ_MASK                   _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_WRITE_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_ADDR_FIELD                 _MK_FIELD_CONST(0xffff, MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_ADDR_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_ADDR_RANGE                 15:0
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_ADDR_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_ADDR_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_ADDR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_WAIT_SHIFT                 _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_WAIT_FIELD                 _MK_FIELD_CONST(0xff, MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_WAIT_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_WAIT_RANGE                 23:16
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_WAIT_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_WAIT_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_WAIT_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_WAIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_WAIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_WAIT_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_WAIT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_VALID_SHIFT                        _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_VALID_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_VALID_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_VALID_RANGE                        31:31
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_VALID_WOFFSET                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_VALID_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_VALID_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_VALID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_VALID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_VALID_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0_SEQ9_REG_VALID_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0                     _MK_ADDR_CONST(0x224)
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SECURE                      0x0
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_DUAL                        0x0
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SEQ9_REG_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SEQ9_REG_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SEQ9_REG_DATA_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SEQ9_REG_DATA_RANGE                 31:0
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SEQ9_REG_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SEQ9_REG_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SEQ9_REG_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SEQ9_REG_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SEQ9_REG_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SEQ9_REG_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0_SEQ9_REG_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0                    _MK_ADDR_CONST(0x228)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SECURE                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_DUAL                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SCR                        RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_RESET_MASK                         _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_READ_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_WRITE_MASK                         _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_ADDR_FIELD                       _MK_FIELD_CONST(0xffff, MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_ADDR_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_ADDR_RANGE                       15:0
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_ADDR_WOFFSET                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_ADDR_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_ADDR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_WAIT_SHIFT                       _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_WAIT_FIELD                       _MK_FIELD_CONST(0xff, MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_WAIT_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_WAIT_RANGE                       23:16
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_WAIT_WOFFSET                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_WAIT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_WAIT_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_WAIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_WAIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_WAIT_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_WAIT_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_VALID_SHIFT                      _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_VALID_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_VALID_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_VALID_RANGE                      31:31
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_VALID_WOFFSET                    0x0
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_VALID_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0_SEQ10_REG_VALID_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0                    _MK_ADDR_CONST(0x22c)
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SECURE                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_DUAL                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SCR                        RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SEQ10_REG_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SEQ10_REG_DATA_FIELD                       _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SEQ10_REG_DATA_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SEQ10_REG_DATA_RANGE                       31:0
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SEQ10_REG_DATA_WOFFSET                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SEQ10_REG_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SEQ10_REG_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SEQ10_REG_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SEQ10_REG_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SEQ10_REG_DATA_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0_SEQ10_REG_DATA_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0                    _MK_ADDR_CONST(0x230)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SECURE                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_DUAL                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SCR                        RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_RESET_MASK                         _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_READ_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_WRITE_MASK                         _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_ADDR_FIELD                       _MK_FIELD_CONST(0xffff, MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_ADDR_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_ADDR_RANGE                       15:0
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_ADDR_WOFFSET                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_ADDR_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_ADDR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_WAIT_SHIFT                       _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_WAIT_FIELD                       _MK_FIELD_CONST(0xff, MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_WAIT_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_WAIT_RANGE                       23:16
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_WAIT_WOFFSET                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_WAIT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_WAIT_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_WAIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_WAIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_WAIT_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_WAIT_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_VALID_SHIFT                      _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_VALID_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_VALID_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_VALID_RANGE                      31:31
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_VALID_WOFFSET                    0x0
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_VALID_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0_SEQ11_REG_VALID_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0                    _MK_ADDR_CONST(0x234)
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SECURE                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_DUAL                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SCR                        RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SEQ11_REG_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SEQ11_REG_DATA_FIELD                       _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SEQ11_REG_DATA_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SEQ11_REG_DATA_RANGE                       31:0
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SEQ11_REG_DATA_WOFFSET                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SEQ11_REG_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SEQ11_REG_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SEQ11_REG_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SEQ11_REG_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SEQ11_REG_DATA_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0_SEQ11_REG_DATA_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0                    _MK_ADDR_CONST(0x238)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SECURE                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_DUAL                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SCR                        RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_RESET_MASK                         _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_READ_MASK                  _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_WRITE_MASK                         _MK_MASK_CONST(0x80ffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_ADDR_FIELD                       _MK_FIELD_CONST(0xffff, MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_ADDR_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_ADDR_RANGE                       15:0
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_ADDR_WOFFSET                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_ADDR_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_ADDR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_WAIT_SHIFT                       _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_WAIT_FIELD                       _MK_FIELD_CONST(0xff, MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_WAIT_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_WAIT_RANGE                       23:16
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_WAIT_WOFFSET                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_WAIT_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_WAIT_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_WAIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_WAIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_WAIT_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_WAIT_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_VALID_SHIFT                      _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_VALID_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_VALID_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_VALID_RANGE                      31:31
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_VALID_WOFFSET                    0x0
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_VALID_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0_SEQ12_REG_VALID_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0                    _MK_ADDR_CONST(0x23c)
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SECURE                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_DUAL                       0x0
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SCR                        RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SEQ12_REG_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SEQ12_REG_DATA_FIELD                       _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SEQ12_REG_DATA_SHIFT)
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SEQ12_REG_DATA_RANGE                       31:0
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SEQ12_REG_DATA_WOFFSET                     0x0
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SEQ12_REG_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SEQ12_REG_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SEQ12_REG_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SEQ12_REG_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SEQ12_REG_DATA_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0_SEQ12_REG_DATA_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0                       _MK_ADDR_CONST(0x240)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_SECURE                        0x0
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_DUAL                  0x0
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_SCR                   RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_WORD_COUNT                    0x1
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x100)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x77f)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x77f)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x77f)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_USER_NS_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_USER_NS_FIELD                 _MK_FIELD_CONST(0x7f, MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_USER_NS_SHIFT)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_USER_NS_RANGE                 6:0
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_USER_NS_WOFFSET                       0x0
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_USER_NS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_USER_NS_DEFAULT_MASK                  _MK_MASK_CONST(0x7f)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_USER_NS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_USER_NS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_USER_NS_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_USER_NS_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_PROT_SHIFT                    _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_PROT_FIELD                    _MK_FIELD_CONST(0x7, MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_PROT_SHIFT)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_PROT_RANGE                    10:8
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_PROT_WOFFSET                  0x0
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_PROT_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_PROT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_PROT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_PROT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_PROT_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0_RAMDUMP_PROT_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0                     _MK_ADDR_CONST(0x8000)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_SECURE                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_DUAL                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_SCR                         NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_DATA_FIELD                  _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_DATA_RANGE                  31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_DATA_WOFFSET                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_DATA_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0_DATA_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH                       _MK_ADDR_CONST(0x8000)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_SECURE                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_DUAL                  0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_SCR                   NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_WORD_COUNT                    0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_DATA_RANGE                    31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1                     _MK_ADDR_CONST(0x8004)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_SECURE                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_DUAL                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_SCR                         NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_WORD_COUNT                  0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_DATA_FIELD                  _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_DATA_RANGE                  31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_DATA_WOFFSET                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_DATA_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1_DATA_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2                     _MK_ADDR_CONST(0x8008)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_SECURE                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_DUAL                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_SCR                         NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_WORD_COUNT                  0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_DATA_FIELD                  _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_DATA_RANGE                  31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_DATA_WOFFSET                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_DATA_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2_DATA_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3                     _MK_ADDR_CONST(0x800c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_SECURE                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_DUAL                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_SCR                         NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_WORD_COUNT                  0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_DATA_FIELD                  _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_DATA_RANGE                  31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_DATA_WOFFSET                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_DATA_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3_DATA_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4                     _MK_ADDR_CONST(0x8010)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_SECURE                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_DUAL                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_SCR                         NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_WORD_COUNT                  0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_DATA_FIELD                  _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_DATA_RANGE                  31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_DATA_WOFFSET                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_DATA_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4_DATA_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5                     _MK_ADDR_CONST(0x8014)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_SECURE                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_DUAL                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_SCR                         NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_WORD_COUNT                  0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_DATA_FIELD                  _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_DATA_RANGE                  31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_DATA_WOFFSET                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_DATA_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5_DATA_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6                     _MK_ADDR_CONST(0x8018)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_SECURE                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_DUAL                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_SCR                         NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_WORD_COUNT                  0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_DATA_FIELD                  _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_DATA_RANGE                  31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_DATA_WOFFSET                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_DATA_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6_DATA_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7                     _MK_ADDR_CONST(0x801c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_SECURE                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_DUAL                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_SCR                         NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_WORD_COUNT                  0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_DATA_FIELD                  _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_DATA_RANGE                  31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_DATA_WOFFSET                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_DATA_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7_DATA_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8                     _MK_ADDR_CONST(0x8020)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_SECURE                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_DUAL                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_SCR                         NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_WORD_COUNT                  0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_DATA_FIELD                  _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_DATA_RANGE                  31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_DATA_WOFFSET                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_DATA_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8_DATA_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9                     _MK_ADDR_CONST(0x8024)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_SECURE                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_DUAL                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_SCR                         NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_WORD_COUNT                  0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_DATA_FIELD                  _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_DATA_RANGE                  31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_DATA_WOFFSET                        0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_DATA_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9_DATA_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10                    _MK_ADDR_CONST(0x8028)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11                    _MK_ADDR_CONST(0x802c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12                    _MK_ADDR_CONST(0x8030)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13                    _MK_ADDR_CONST(0x8034)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14                    _MK_ADDR_CONST(0x8038)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15                    _MK_ADDR_CONST(0x803c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16                    _MK_ADDR_CONST(0x8040)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17                    _MK_ADDR_CONST(0x8044)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18                    _MK_ADDR_CONST(0x8048)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19                    _MK_ADDR_CONST(0x804c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20                    _MK_ADDR_CONST(0x8050)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21                    _MK_ADDR_CONST(0x8054)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22                    _MK_ADDR_CONST(0x8058)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23                    _MK_ADDR_CONST(0x805c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24                    _MK_ADDR_CONST(0x8060)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25                    _MK_ADDR_CONST(0x8064)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26                    _MK_ADDR_CONST(0x8068)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27                    _MK_ADDR_CONST(0x806c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28                    _MK_ADDR_CONST(0x8070)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29                    _MK_ADDR_CONST(0x8074)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30                    _MK_ADDR_CONST(0x8078)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31                    _MK_ADDR_CONST(0x807c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32                    _MK_ADDR_CONST(0x8080)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33                    _MK_ADDR_CONST(0x8084)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34                    _MK_ADDR_CONST(0x8088)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35                    _MK_ADDR_CONST(0x808c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36                    _MK_ADDR_CONST(0x8090)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37                    _MK_ADDR_CONST(0x8094)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38                    _MK_ADDR_CONST(0x8098)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39                    _MK_ADDR_CONST(0x809c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40                    _MK_ADDR_CONST(0x80a0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41                    _MK_ADDR_CONST(0x80a4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42                    _MK_ADDR_CONST(0x80a8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43                    _MK_ADDR_CONST(0x80ac)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44                    _MK_ADDR_CONST(0x80b0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45                    _MK_ADDR_CONST(0x80b4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46                    _MK_ADDR_CONST(0x80b8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47                    _MK_ADDR_CONST(0x80bc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48                    _MK_ADDR_CONST(0x80c0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49                    _MK_ADDR_CONST(0x80c4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50                    _MK_ADDR_CONST(0x80c8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51                    _MK_ADDR_CONST(0x80cc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52                    _MK_ADDR_CONST(0x80d0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53                    _MK_ADDR_CONST(0x80d4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54                    _MK_ADDR_CONST(0x80d8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55                    _MK_ADDR_CONST(0x80dc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56                    _MK_ADDR_CONST(0x80e0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57                    _MK_ADDR_CONST(0x80e4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58                    _MK_ADDR_CONST(0x80e8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59                    _MK_ADDR_CONST(0x80ec)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60                    _MK_ADDR_CONST(0x80f0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61                    _MK_ADDR_CONST(0x80f4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62                    _MK_ADDR_CONST(0x80f8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63                    _MK_ADDR_CONST(0x80fc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64                    _MK_ADDR_CONST(0x8100)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65                    _MK_ADDR_CONST(0x8104)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66                    _MK_ADDR_CONST(0x8108)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67                    _MK_ADDR_CONST(0x810c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68                    _MK_ADDR_CONST(0x8110)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69                    _MK_ADDR_CONST(0x8114)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70                    _MK_ADDR_CONST(0x8118)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71                    _MK_ADDR_CONST(0x811c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72                    _MK_ADDR_CONST(0x8120)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73                    _MK_ADDR_CONST(0x8124)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74                    _MK_ADDR_CONST(0x8128)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75                    _MK_ADDR_CONST(0x812c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76                    _MK_ADDR_CONST(0x8130)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77                    _MK_ADDR_CONST(0x8134)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78                    _MK_ADDR_CONST(0x8138)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79                    _MK_ADDR_CONST(0x813c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80                    _MK_ADDR_CONST(0x8140)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81                    _MK_ADDR_CONST(0x8144)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82                    _MK_ADDR_CONST(0x8148)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83                    _MK_ADDR_CONST(0x814c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84                    _MK_ADDR_CONST(0x8150)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85                    _MK_ADDR_CONST(0x8154)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86                    _MK_ADDR_CONST(0x8158)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87                    _MK_ADDR_CONST(0x815c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88                    _MK_ADDR_CONST(0x8160)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89                    _MK_ADDR_CONST(0x8164)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90                    _MK_ADDR_CONST(0x8168)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91                    _MK_ADDR_CONST(0x816c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92                    _MK_ADDR_CONST(0x8170)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93                    _MK_ADDR_CONST(0x8174)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94                    _MK_ADDR_CONST(0x8178)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95                    _MK_ADDR_CONST(0x817c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96                    _MK_ADDR_CONST(0x8180)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97                    _MK_ADDR_CONST(0x8184)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98                    _MK_ADDR_CONST(0x8188)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99                    _MK_ADDR_CONST(0x818c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_SECURE                     0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_DUAL                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_SCR                        NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_WORD_COUNT                         0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_DATA_RANGE                 31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100                   _MK_ADDR_CONST(0x8190)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101                   _MK_ADDR_CONST(0x8194)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102                   _MK_ADDR_CONST(0x8198)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103                   _MK_ADDR_CONST(0x819c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104                   _MK_ADDR_CONST(0x81a0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105                   _MK_ADDR_CONST(0x81a4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106                   _MK_ADDR_CONST(0x81a8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107                   _MK_ADDR_CONST(0x81ac)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108                   _MK_ADDR_CONST(0x81b0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109                   _MK_ADDR_CONST(0x81b4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110                   _MK_ADDR_CONST(0x81b8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111                   _MK_ADDR_CONST(0x81bc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112                   _MK_ADDR_CONST(0x81c0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113                   _MK_ADDR_CONST(0x81c4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114                   _MK_ADDR_CONST(0x81c8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115                   _MK_ADDR_CONST(0x81cc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116                   _MK_ADDR_CONST(0x81d0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117                   _MK_ADDR_CONST(0x81d4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118                   _MK_ADDR_CONST(0x81d8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119                   _MK_ADDR_CONST(0x81dc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120                   _MK_ADDR_CONST(0x81e0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121                   _MK_ADDR_CONST(0x81e4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122                   _MK_ADDR_CONST(0x81e8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123                   _MK_ADDR_CONST(0x81ec)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124                   _MK_ADDR_CONST(0x81f0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125                   _MK_ADDR_CONST(0x81f4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126                   _MK_ADDR_CONST(0x81f8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127                   _MK_ADDR_CONST(0x81fc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128                   _MK_ADDR_CONST(0x8200)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129                   _MK_ADDR_CONST(0x8204)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130                   _MK_ADDR_CONST(0x8208)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131                   _MK_ADDR_CONST(0x820c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132                   _MK_ADDR_CONST(0x8210)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133                   _MK_ADDR_CONST(0x8214)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134                   _MK_ADDR_CONST(0x8218)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135                   _MK_ADDR_CONST(0x821c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136                   _MK_ADDR_CONST(0x8220)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137                   _MK_ADDR_CONST(0x8224)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138                   _MK_ADDR_CONST(0x8228)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139                   _MK_ADDR_CONST(0x822c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140                   _MK_ADDR_CONST(0x8230)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141                   _MK_ADDR_CONST(0x8234)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142                   _MK_ADDR_CONST(0x8238)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143                   _MK_ADDR_CONST(0x823c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144                   _MK_ADDR_CONST(0x8240)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145                   _MK_ADDR_CONST(0x8244)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146                   _MK_ADDR_CONST(0x8248)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147                   _MK_ADDR_CONST(0x824c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148                   _MK_ADDR_CONST(0x8250)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149                   _MK_ADDR_CONST(0x8254)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150                   _MK_ADDR_CONST(0x8258)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151                   _MK_ADDR_CONST(0x825c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152                   _MK_ADDR_CONST(0x8260)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153                   _MK_ADDR_CONST(0x8264)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154                   _MK_ADDR_CONST(0x8268)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155                   _MK_ADDR_CONST(0x826c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156                   _MK_ADDR_CONST(0x8270)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157                   _MK_ADDR_CONST(0x8274)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158                   _MK_ADDR_CONST(0x8278)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159                   _MK_ADDR_CONST(0x827c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160                   _MK_ADDR_CONST(0x8280)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161                   _MK_ADDR_CONST(0x8284)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162                   _MK_ADDR_CONST(0x8288)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163                   _MK_ADDR_CONST(0x828c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164                   _MK_ADDR_CONST(0x8290)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165                   _MK_ADDR_CONST(0x8294)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166                   _MK_ADDR_CONST(0x8298)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167                   _MK_ADDR_CONST(0x829c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168                   _MK_ADDR_CONST(0x82a0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169                   _MK_ADDR_CONST(0x82a4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170                   _MK_ADDR_CONST(0x82a8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171                   _MK_ADDR_CONST(0x82ac)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172                   _MK_ADDR_CONST(0x82b0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173                   _MK_ADDR_CONST(0x82b4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174                   _MK_ADDR_CONST(0x82b8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175                   _MK_ADDR_CONST(0x82bc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176                   _MK_ADDR_CONST(0x82c0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177                   _MK_ADDR_CONST(0x82c4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178                   _MK_ADDR_CONST(0x82c8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179                   _MK_ADDR_CONST(0x82cc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180                   _MK_ADDR_CONST(0x82d0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181                   _MK_ADDR_CONST(0x82d4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182                   _MK_ADDR_CONST(0x82d8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183                   _MK_ADDR_CONST(0x82dc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184                   _MK_ADDR_CONST(0x82e0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185                   _MK_ADDR_CONST(0x82e4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186                   _MK_ADDR_CONST(0x82e8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187                   _MK_ADDR_CONST(0x82ec)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188                   _MK_ADDR_CONST(0x82f0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189                   _MK_ADDR_CONST(0x82f4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190                   _MK_ADDR_CONST(0x82f8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191                   _MK_ADDR_CONST(0x82fc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192                   _MK_ADDR_CONST(0x8300)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193                   _MK_ADDR_CONST(0x8304)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194                   _MK_ADDR_CONST(0x8308)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195                   _MK_ADDR_CONST(0x830c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196                   _MK_ADDR_CONST(0x8310)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197                   _MK_ADDR_CONST(0x8314)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198                   _MK_ADDR_CONST(0x8318)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199                   _MK_ADDR_CONST(0x831c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200                   _MK_ADDR_CONST(0x8320)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201                   _MK_ADDR_CONST(0x8324)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202                   _MK_ADDR_CONST(0x8328)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203                   _MK_ADDR_CONST(0x832c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204                   _MK_ADDR_CONST(0x8330)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205                   _MK_ADDR_CONST(0x8334)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206                   _MK_ADDR_CONST(0x8338)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207                   _MK_ADDR_CONST(0x833c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208                   _MK_ADDR_CONST(0x8340)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209                   _MK_ADDR_CONST(0x8344)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210                   _MK_ADDR_CONST(0x8348)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211                   _MK_ADDR_CONST(0x834c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212                   _MK_ADDR_CONST(0x8350)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213                   _MK_ADDR_CONST(0x8354)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214                   _MK_ADDR_CONST(0x8358)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215                   _MK_ADDR_CONST(0x835c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216                   _MK_ADDR_CONST(0x8360)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217                   _MK_ADDR_CONST(0x8364)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218                   _MK_ADDR_CONST(0x8368)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219                   _MK_ADDR_CONST(0x836c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220                   _MK_ADDR_CONST(0x8370)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221                   _MK_ADDR_CONST(0x8374)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222                   _MK_ADDR_CONST(0x8378)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223                   _MK_ADDR_CONST(0x837c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224                   _MK_ADDR_CONST(0x8380)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225                   _MK_ADDR_CONST(0x8384)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226                   _MK_ADDR_CONST(0x8388)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227                   _MK_ADDR_CONST(0x838c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228                   _MK_ADDR_CONST(0x8390)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229                   _MK_ADDR_CONST(0x8394)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230                   _MK_ADDR_CONST(0x8398)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231                   _MK_ADDR_CONST(0x839c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232                   _MK_ADDR_CONST(0x83a0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233                   _MK_ADDR_CONST(0x83a4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234                   _MK_ADDR_CONST(0x83a8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235                   _MK_ADDR_CONST(0x83ac)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236                   _MK_ADDR_CONST(0x83b0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237                   _MK_ADDR_CONST(0x83b4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238                   _MK_ADDR_CONST(0x83b8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239                   _MK_ADDR_CONST(0x83bc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240                   _MK_ADDR_CONST(0x83c0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241                   _MK_ADDR_CONST(0x83c4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242                   _MK_ADDR_CONST(0x83c8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243                   _MK_ADDR_CONST(0x83cc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244                   _MK_ADDR_CONST(0x83d0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245                   _MK_ADDR_CONST(0x83d4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246                   _MK_ADDR_CONST(0x83d8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247                   _MK_ADDR_CONST(0x83dc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248                   _MK_ADDR_CONST(0x83e0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249                   _MK_ADDR_CONST(0x83e4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250                   _MK_ADDR_CONST(0x83e8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251                   _MK_ADDR_CONST(0x83ec)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252                   _MK_ADDR_CONST(0x83f0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253                   _MK_ADDR_CONST(0x83f4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254                   _MK_ADDR_CONST(0x83f8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255                   _MK_ADDR_CONST(0x83fc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256                   _MK_ADDR_CONST(0x8400)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257                   _MK_ADDR_CONST(0x8404)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258                   _MK_ADDR_CONST(0x8408)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259                   _MK_ADDR_CONST(0x840c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260                   _MK_ADDR_CONST(0x8410)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261                   _MK_ADDR_CONST(0x8414)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262                   _MK_ADDR_CONST(0x8418)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263                   _MK_ADDR_CONST(0x841c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264                   _MK_ADDR_CONST(0x8420)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265                   _MK_ADDR_CONST(0x8424)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266                   _MK_ADDR_CONST(0x8428)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267                   _MK_ADDR_CONST(0x842c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268                   _MK_ADDR_CONST(0x8430)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269                   _MK_ADDR_CONST(0x8434)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270                   _MK_ADDR_CONST(0x8438)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271                   _MK_ADDR_CONST(0x843c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272                   _MK_ADDR_CONST(0x8440)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273                   _MK_ADDR_CONST(0x8444)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274                   _MK_ADDR_CONST(0x8448)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275                   _MK_ADDR_CONST(0x844c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276                   _MK_ADDR_CONST(0x8450)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277                   _MK_ADDR_CONST(0x8454)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278                   _MK_ADDR_CONST(0x8458)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279                   _MK_ADDR_CONST(0x845c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280                   _MK_ADDR_CONST(0x8460)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281                   _MK_ADDR_CONST(0x8464)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282                   _MK_ADDR_CONST(0x8468)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283                   _MK_ADDR_CONST(0x846c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284                   _MK_ADDR_CONST(0x8470)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285                   _MK_ADDR_CONST(0x8474)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286                   _MK_ADDR_CONST(0x8478)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287                   _MK_ADDR_CONST(0x847c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288                   _MK_ADDR_CONST(0x8480)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289                   _MK_ADDR_CONST(0x8484)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290                   _MK_ADDR_CONST(0x8488)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291                   _MK_ADDR_CONST(0x848c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292                   _MK_ADDR_CONST(0x8490)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293                   _MK_ADDR_CONST(0x8494)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294                   _MK_ADDR_CONST(0x8498)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295                   _MK_ADDR_CONST(0x849c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296                   _MK_ADDR_CONST(0x84a0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297                   _MK_ADDR_CONST(0x84a4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298                   _MK_ADDR_CONST(0x84a8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299                   _MK_ADDR_CONST(0x84ac)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300                   _MK_ADDR_CONST(0x84b0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301                   _MK_ADDR_CONST(0x84b4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302                   _MK_ADDR_CONST(0x84b8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303                   _MK_ADDR_CONST(0x84bc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304                   _MK_ADDR_CONST(0x84c0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305                   _MK_ADDR_CONST(0x84c4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306                   _MK_ADDR_CONST(0x84c8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307                   _MK_ADDR_CONST(0x84cc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308                   _MK_ADDR_CONST(0x84d0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309                   _MK_ADDR_CONST(0x84d4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310                   _MK_ADDR_CONST(0x84d8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311                   _MK_ADDR_CONST(0x84dc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312                   _MK_ADDR_CONST(0x84e0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313                   _MK_ADDR_CONST(0x84e4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314                   _MK_ADDR_CONST(0x84e8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315                   _MK_ADDR_CONST(0x84ec)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316                   _MK_ADDR_CONST(0x84f0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317                   _MK_ADDR_CONST(0x84f4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318                   _MK_ADDR_CONST(0x84f8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319                   _MK_ADDR_CONST(0x84fc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320                   _MK_ADDR_CONST(0x8500)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321                   _MK_ADDR_CONST(0x8504)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322                   _MK_ADDR_CONST(0x8508)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323                   _MK_ADDR_CONST(0x850c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324                   _MK_ADDR_CONST(0x8510)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325                   _MK_ADDR_CONST(0x8514)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326                   _MK_ADDR_CONST(0x8518)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327                   _MK_ADDR_CONST(0x851c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328                   _MK_ADDR_CONST(0x8520)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329                   _MK_ADDR_CONST(0x8524)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330                   _MK_ADDR_CONST(0x8528)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331                   _MK_ADDR_CONST(0x852c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332                   _MK_ADDR_CONST(0x8530)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333                   _MK_ADDR_CONST(0x8534)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334                   _MK_ADDR_CONST(0x8538)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335                   _MK_ADDR_CONST(0x853c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336                   _MK_ADDR_CONST(0x8540)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337                   _MK_ADDR_CONST(0x8544)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338                   _MK_ADDR_CONST(0x8548)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339                   _MK_ADDR_CONST(0x854c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340                   _MK_ADDR_CONST(0x8550)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341                   _MK_ADDR_CONST(0x8554)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342                   _MK_ADDR_CONST(0x8558)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343                   _MK_ADDR_CONST(0x855c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344                   _MK_ADDR_CONST(0x8560)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345                   _MK_ADDR_CONST(0x8564)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346                   _MK_ADDR_CONST(0x8568)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347                   _MK_ADDR_CONST(0x856c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348                   _MK_ADDR_CONST(0x8570)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349                   _MK_ADDR_CONST(0x8574)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350                   _MK_ADDR_CONST(0x8578)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351                   _MK_ADDR_CONST(0x857c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352                   _MK_ADDR_CONST(0x8580)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353                   _MK_ADDR_CONST(0x8584)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354                   _MK_ADDR_CONST(0x8588)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355                   _MK_ADDR_CONST(0x858c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356                   _MK_ADDR_CONST(0x8590)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357                   _MK_ADDR_CONST(0x8594)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358                   _MK_ADDR_CONST(0x8598)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359                   _MK_ADDR_CONST(0x859c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360                   _MK_ADDR_CONST(0x85a0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361                   _MK_ADDR_CONST(0x85a4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362                   _MK_ADDR_CONST(0x85a8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363                   _MK_ADDR_CONST(0x85ac)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364                   _MK_ADDR_CONST(0x85b0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365                   _MK_ADDR_CONST(0x85b4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366                   _MK_ADDR_CONST(0x85b8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367                   _MK_ADDR_CONST(0x85bc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368                   _MK_ADDR_CONST(0x85c0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369                   _MK_ADDR_CONST(0x85c4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370                   _MK_ADDR_CONST(0x85c8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371                   _MK_ADDR_CONST(0x85cc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372                   _MK_ADDR_CONST(0x85d0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373                   _MK_ADDR_CONST(0x85d4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374                   _MK_ADDR_CONST(0x85d8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375                   _MK_ADDR_CONST(0x85dc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376                   _MK_ADDR_CONST(0x85e0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377                   _MK_ADDR_CONST(0x85e4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378                   _MK_ADDR_CONST(0x85e8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379                   _MK_ADDR_CONST(0x85ec)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380                   _MK_ADDR_CONST(0x85f0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381                   _MK_ADDR_CONST(0x85f4)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382                   _MK_ADDR_CONST(0x85f8)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383                   _MK_ADDR_CONST(0x85fc)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384                   _MK_ADDR_CONST(0x8600)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385                   _MK_ADDR_CONST(0x8604)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386                   _MK_ADDR_CONST(0x8608)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387                   _MK_ADDR_CONST(0x860c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388                   _MK_ADDR_CONST(0x8610)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389                   _MK_ADDR_CONST(0x8614)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390                   _MK_ADDR_CONST(0x8618)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391                   _MK_ADDR_CONST(0x861c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392                   _MK_ADDR_CONST(0x8620)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393                   _MK_ADDR_CONST(0x8624)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394                   _MK_ADDR_CONST(0x8628)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395                   _MK_ADDR_CONST(0x862c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396                   _MK_ADDR_CONST(0x8630)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397                   _MK_ADDR_CONST(0x8634)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398                   _MK_ADDR_CONST(0x8638)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399                   _MK_ADDR_CONST(0x863c)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_SECURE                    0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_DUAL                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_SCR                       NONSECURE_MSS_SCR_0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_WORD_COUNT                        0x1
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_DATA_FIELD                        _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_DATA_SHIFT)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_DATA_RANGE                        31:0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_DATA_WOFFSET                      0x0
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_DATA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399_DATA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0                        _MK_ADDR_CONST(0x8640)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_SECURE                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_DUAL                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_SCR                    SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_WORD_COUNT                     0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_0_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_DATA_RANGE                     31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_DATA_WOFFSET                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_DATA_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_0_DATA_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH
#define MSS_AON_CFG_SECURE_EMC_SCRATCH                  _MK_ADDR_CONST(0x8640)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_SECURE                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_DUAL                     0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_SCR                      SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_WORD_COUNT                       0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_DATA_FIELD                       _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_DATA_RANGE                       31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_DATA_WOFFSET                     0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_DATA_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_DATA_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1                        _MK_ADDR_CONST(0x8644)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_SECURE                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_DUAL                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_SCR                    SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_WORD_COUNT                     0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_1_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_DATA_RANGE                     31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_DATA_WOFFSET                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_DATA_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_1_DATA_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_2
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2                        _MK_ADDR_CONST(0x8648)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_SECURE                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_DUAL                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_SCR                    SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_WORD_COUNT                     0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_2_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_DATA_RANGE                     31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_DATA_WOFFSET                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_DATA_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_2_DATA_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_3
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3                        _MK_ADDR_CONST(0x864c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_SECURE                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_DUAL                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_SCR                    SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_WORD_COUNT                     0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_3_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_DATA_RANGE                     31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_DATA_WOFFSET                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_DATA_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_3_DATA_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_4
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4                        _MK_ADDR_CONST(0x8650)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_SECURE                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_DUAL                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_SCR                    SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_WORD_COUNT                     0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_4_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_DATA_RANGE                     31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_DATA_WOFFSET                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_DATA_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_4_DATA_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_5
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5                        _MK_ADDR_CONST(0x8654)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_SECURE                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_DUAL                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_SCR                    SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_WORD_COUNT                     0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_5_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_DATA_RANGE                     31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_DATA_WOFFSET                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_DATA_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_5_DATA_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_6
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6                        _MK_ADDR_CONST(0x8658)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_SECURE                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_DUAL                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_SCR                    SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_WORD_COUNT                     0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_6_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_DATA_RANGE                     31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_DATA_WOFFSET                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_DATA_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_6_DATA_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_7
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7                        _MK_ADDR_CONST(0x865c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_SECURE                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_DUAL                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_SCR                    SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_WORD_COUNT                     0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_7_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_DATA_RANGE                     31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_DATA_WOFFSET                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_DATA_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_7_DATA_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_8
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8                        _MK_ADDR_CONST(0x8660)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_SECURE                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_DUAL                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_SCR                    SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_WORD_COUNT                     0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_8_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_DATA_RANGE                     31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_DATA_WOFFSET                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_DATA_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_8_DATA_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_9
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9                        _MK_ADDR_CONST(0x8664)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_SECURE                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_DUAL                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_SCR                    SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_WORD_COUNT                     0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_9_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_DATA_RANGE                     31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_DATA_WOFFSET                   0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_DATA_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_9_DATA_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_10
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10                       _MK_ADDR_CONST(0x8668)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_10_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_10_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_11
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11                       _MK_ADDR_CONST(0x866c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_11_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_11_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_12
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12                       _MK_ADDR_CONST(0x8670)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_12_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_12_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_13
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13                       _MK_ADDR_CONST(0x8674)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_13_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_13_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_14
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14                       _MK_ADDR_CONST(0x8678)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_14_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_14_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_15
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15                       _MK_ADDR_CONST(0x867c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_15_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_15_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_16
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16                       _MK_ADDR_CONST(0x8680)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_16_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_16_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_17
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17                       _MK_ADDR_CONST(0x8684)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_17_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_17_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_18
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18                       _MK_ADDR_CONST(0x8688)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_18_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_18_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_19
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19                       _MK_ADDR_CONST(0x868c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_19_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_19_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_20
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20                       _MK_ADDR_CONST(0x8690)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_20_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_20_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_21
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21                       _MK_ADDR_CONST(0x8694)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_21_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_21_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_22
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22                       _MK_ADDR_CONST(0x8698)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_22_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_22_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_23
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23                       _MK_ADDR_CONST(0x869c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_23_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_23_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_24
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24                       _MK_ADDR_CONST(0x86a0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_24_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_24_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_25
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25                       _MK_ADDR_CONST(0x86a4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_25_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_25_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_26
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26                       _MK_ADDR_CONST(0x86a8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_26_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_26_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_27
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27                       _MK_ADDR_CONST(0x86ac)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_27_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_27_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_28
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28                       _MK_ADDR_CONST(0x86b0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_28_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_28_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_29
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29                       _MK_ADDR_CONST(0x86b4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_29_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_29_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_30
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30                       _MK_ADDR_CONST(0x86b8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_30_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_30_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_31
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31                       _MK_ADDR_CONST(0x86bc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_31_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_31_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_32
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32                       _MK_ADDR_CONST(0x86c0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_32_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_32_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_33
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33                       _MK_ADDR_CONST(0x86c4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_33_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_33_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_34
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34                       _MK_ADDR_CONST(0x86c8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_34_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_34_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_35
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35                       _MK_ADDR_CONST(0x86cc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_35_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_35_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_36
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36                       _MK_ADDR_CONST(0x86d0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_36_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_36_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_37
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37                       _MK_ADDR_CONST(0x86d4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_37_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_37_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_38
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38                       _MK_ADDR_CONST(0x86d8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_38_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_38_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_39
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39                       _MK_ADDR_CONST(0x86dc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_39_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_39_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_40
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40                       _MK_ADDR_CONST(0x86e0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_40_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_40_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_41
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41                       _MK_ADDR_CONST(0x86e4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_41_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_41_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_42
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42                       _MK_ADDR_CONST(0x86e8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_42_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_42_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_43
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43                       _MK_ADDR_CONST(0x86ec)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_43_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_43_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_44
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44                       _MK_ADDR_CONST(0x86f0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_44_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_44_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_45
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45                       _MK_ADDR_CONST(0x86f4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_45_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_45_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_46
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46                       _MK_ADDR_CONST(0x86f8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_46_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_46_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_47
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47                       _MK_ADDR_CONST(0x86fc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_47_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_47_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_48
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48                       _MK_ADDR_CONST(0x8700)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_48_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_48_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_49
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49                       _MK_ADDR_CONST(0x8704)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_49_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_49_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_50
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50                       _MK_ADDR_CONST(0x8708)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_50_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_50_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_51
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51                       _MK_ADDR_CONST(0x870c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_51_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_51_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_52
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52                       _MK_ADDR_CONST(0x8710)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_52_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_52_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_53
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53                       _MK_ADDR_CONST(0x8714)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_53_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_53_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_54
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54                       _MK_ADDR_CONST(0x8718)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_54_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_54_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_55
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55                       _MK_ADDR_CONST(0x871c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_55_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_55_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_56
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56                       _MK_ADDR_CONST(0x8720)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_56_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_56_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_57
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57                       _MK_ADDR_CONST(0x8724)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_57_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_57_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_58
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58                       _MK_ADDR_CONST(0x8728)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_58_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_58_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_59
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59                       _MK_ADDR_CONST(0x872c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_59_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_59_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_60
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60                       _MK_ADDR_CONST(0x8730)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_60_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_60_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_61
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61                       _MK_ADDR_CONST(0x8734)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_61_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_61_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_62
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62                       _MK_ADDR_CONST(0x8738)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_62_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_62_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_63
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63                       _MK_ADDR_CONST(0x873c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_63_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_63_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_64
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64                       _MK_ADDR_CONST(0x8740)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_64_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_64_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_65
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65                       _MK_ADDR_CONST(0x8744)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_65_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_65_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_66
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66                       _MK_ADDR_CONST(0x8748)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_66_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_66_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_67
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67                       _MK_ADDR_CONST(0x874c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_67_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_67_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_68
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68                       _MK_ADDR_CONST(0x8750)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_68_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_68_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_69
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69                       _MK_ADDR_CONST(0x8754)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_69_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_69_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_70
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70                       _MK_ADDR_CONST(0x8758)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_70_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_70_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_71
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71                       _MK_ADDR_CONST(0x875c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_71_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_71_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_72
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72                       _MK_ADDR_CONST(0x8760)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_72_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_72_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_73
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73                       _MK_ADDR_CONST(0x8764)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_73_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_73_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_74
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74                       _MK_ADDR_CONST(0x8768)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_74_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_74_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_75
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75                       _MK_ADDR_CONST(0x876c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_75_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_75_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_76
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76                       _MK_ADDR_CONST(0x8770)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_76_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_76_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_77
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77                       _MK_ADDR_CONST(0x8774)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_77_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_77_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_78
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78                       _MK_ADDR_CONST(0x8778)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_78_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_78_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_79
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79                       _MK_ADDR_CONST(0x877c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_79_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_79_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_80
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80                       _MK_ADDR_CONST(0x8780)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_80_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_80_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_81
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81                       _MK_ADDR_CONST(0x8784)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_81_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_81_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_82
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82                       _MK_ADDR_CONST(0x8788)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_82_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_82_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_83
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83                       _MK_ADDR_CONST(0x878c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_83_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_83_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_84
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84                       _MK_ADDR_CONST(0x8790)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_84_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_84_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_85
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85                       _MK_ADDR_CONST(0x8794)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_85_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_85_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_86
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86                       _MK_ADDR_CONST(0x8798)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_86_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_86_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_87
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87                       _MK_ADDR_CONST(0x879c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_87_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_87_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_88
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88                       _MK_ADDR_CONST(0x87a0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_88_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_88_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_89
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89                       _MK_ADDR_CONST(0x87a4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_89_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_89_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_90
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90                       _MK_ADDR_CONST(0x87a8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_90_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_90_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_91
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91                       _MK_ADDR_CONST(0x87ac)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_91_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_91_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_92
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92                       _MK_ADDR_CONST(0x87b0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_92_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_92_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_93
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93                       _MK_ADDR_CONST(0x87b4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_93_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_93_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_94
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94                       _MK_ADDR_CONST(0x87b8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_94_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_94_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_95
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95                       _MK_ADDR_CONST(0x87bc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_95_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_95_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_96
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96                       _MK_ADDR_CONST(0x87c0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_96_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_96_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_97
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97                       _MK_ADDR_CONST(0x87c4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_97_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_97_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_98
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98                       _MK_ADDR_CONST(0x87c8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_98_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_98_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_99
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99                       _MK_ADDR_CONST(0x87cc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_SECURE                        0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_DUAL                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_SCR                   SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_WORD_COUNT                    0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_99_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_DATA_RANGE                    31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_DATA_WOFFSET                  0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_99_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_100
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100                      _MK_ADDR_CONST(0x87d0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_100_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_100_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_101
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101                      _MK_ADDR_CONST(0x87d4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_101_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_101_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_102
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102                      _MK_ADDR_CONST(0x87d8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_102_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_102_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_103
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103                      _MK_ADDR_CONST(0x87dc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_103_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_103_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_104
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104                      _MK_ADDR_CONST(0x87e0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_104_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_104_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_105
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105                      _MK_ADDR_CONST(0x87e4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_105_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_105_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_106
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106                      _MK_ADDR_CONST(0x87e8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_106_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_106_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_107
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107                      _MK_ADDR_CONST(0x87ec)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_107_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_107_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_108
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108                      _MK_ADDR_CONST(0x87f0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_108_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_108_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_109
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109                      _MK_ADDR_CONST(0x87f4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_109_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_109_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_110
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110                      _MK_ADDR_CONST(0x87f8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_110_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_110_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_111
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111                      _MK_ADDR_CONST(0x87fc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_111_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_111_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_112
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112                      _MK_ADDR_CONST(0x8800)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_112_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_112_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_113
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113                      _MK_ADDR_CONST(0x8804)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_113_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_113_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_114
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114                      _MK_ADDR_CONST(0x8808)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_114_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_114_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_115
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115                      _MK_ADDR_CONST(0x880c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_115_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_115_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_116
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116                      _MK_ADDR_CONST(0x8810)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_116_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_116_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_117
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117                      _MK_ADDR_CONST(0x8814)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_117_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_117_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_118
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118                      _MK_ADDR_CONST(0x8818)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_118_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_118_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_119
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119                      _MK_ADDR_CONST(0x881c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_119_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_119_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_120
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120                      _MK_ADDR_CONST(0x8820)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_120_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_120_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_121
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121                      _MK_ADDR_CONST(0x8824)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_121_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_121_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_122
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122                      _MK_ADDR_CONST(0x8828)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_122_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_122_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_123
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123                      _MK_ADDR_CONST(0x882c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_123_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_123_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_124
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124                      _MK_ADDR_CONST(0x8830)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_124_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_124_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_125
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125                      _MK_ADDR_CONST(0x8834)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_125_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_125_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_126
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126                      _MK_ADDR_CONST(0x8838)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_126_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_126_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_127
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127                      _MK_ADDR_CONST(0x883c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_127_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_127_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_128
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128                      _MK_ADDR_CONST(0x8840)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_128_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_128_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_129
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129                      _MK_ADDR_CONST(0x8844)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_129_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_129_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_130
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130                      _MK_ADDR_CONST(0x8848)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_130_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_130_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_131
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131                      _MK_ADDR_CONST(0x884c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_131_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_131_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_132
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132                      _MK_ADDR_CONST(0x8850)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_132_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_132_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_133
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133                      _MK_ADDR_CONST(0x8854)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_133_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_133_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_134
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134                      _MK_ADDR_CONST(0x8858)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_134_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_134_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_135
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135                      _MK_ADDR_CONST(0x885c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_135_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_135_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_136
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136                      _MK_ADDR_CONST(0x8860)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_136_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_136_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_137
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137                      _MK_ADDR_CONST(0x8864)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_137_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_137_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_138
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138                      _MK_ADDR_CONST(0x8868)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_138_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_138_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_139
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139                      _MK_ADDR_CONST(0x886c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_139_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_139_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_140
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140                      _MK_ADDR_CONST(0x8870)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_140_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_140_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_141
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141                      _MK_ADDR_CONST(0x8874)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_141_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_141_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_142
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142                      _MK_ADDR_CONST(0x8878)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_142_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_142_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_143
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143                      _MK_ADDR_CONST(0x887c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_143_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_143_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_144
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144                      _MK_ADDR_CONST(0x8880)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_144_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_144_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_145
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145                      _MK_ADDR_CONST(0x8884)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_145_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_145_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_146
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146                      _MK_ADDR_CONST(0x8888)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_146_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_146_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_147
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147                      _MK_ADDR_CONST(0x888c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_147_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_147_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_148
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148                      _MK_ADDR_CONST(0x8890)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_148_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_148_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_149
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149                      _MK_ADDR_CONST(0x8894)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_149_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_149_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_150
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150                      _MK_ADDR_CONST(0x8898)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_150_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_150_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_151
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151                      _MK_ADDR_CONST(0x889c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_151_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_151_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_152
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152                      _MK_ADDR_CONST(0x88a0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_152_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_152_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_153
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153                      _MK_ADDR_CONST(0x88a4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_153_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_153_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_154
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154                      _MK_ADDR_CONST(0x88a8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_154_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_154_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_155
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155                      _MK_ADDR_CONST(0x88ac)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_155_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_155_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_156
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156                      _MK_ADDR_CONST(0x88b0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_156_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_156_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_157
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157                      _MK_ADDR_CONST(0x88b4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_157_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_157_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_158
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158                      _MK_ADDR_CONST(0x88b8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_158_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_158_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_159
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159                      _MK_ADDR_CONST(0x88bc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_159_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_159_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_160
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160                      _MK_ADDR_CONST(0x88c0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_160_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_160_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_161
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161                      _MK_ADDR_CONST(0x88c4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_161_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_161_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_162
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162                      _MK_ADDR_CONST(0x88c8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_162_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_162_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_163
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163                      _MK_ADDR_CONST(0x88cc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_163_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_163_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_164
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164                      _MK_ADDR_CONST(0x88d0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_164_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_164_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_165
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165                      _MK_ADDR_CONST(0x88d4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_165_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_165_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_166
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166                      _MK_ADDR_CONST(0x88d8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_166_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_166_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_167
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167                      _MK_ADDR_CONST(0x88dc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_167_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_167_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_168
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168                      _MK_ADDR_CONST(0x88e0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_168_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_168_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_169
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169                      _MK_ADDR_CONST(0x88e4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_169_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_169_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_170
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170                      _MK_ADDR_CONST(0x88e8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_170_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_170_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_171
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171                      _MK_ADDR_CONST(0x88ec)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_171_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_171_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_172
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172                      _MK_ADDR_CONST(0x88f0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_172_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_172_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_173
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173                      _MK_ADDR_CONST(0x88f4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_173_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_173_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_174
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174                      _MK_ADDR_CONST(0x88f8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_174_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_174_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_175
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175                      _MK_ADDR_CONST(0x88fc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_175_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_175_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_176
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176                      _MK_ADDR_CONST(0x8900)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_176_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_176_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_177
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177                      _MK_ADDR_CONST(0x8904)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_177_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_177_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_178
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178                      _MK_ADDR_CONST(0x8908)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_178_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_178_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_179
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179                      _MK_ADDR_CONST(0x890c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_179_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_179_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_180
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180                      _MK_ADDR_CONST(0x8910)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_180_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_180_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_181
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181                      _MK_ADDR_CONST(0x8914)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_181_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_181_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_182
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182                      _MK_ADDR_CONST(0x8918)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_182_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_182_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_183
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183                      _MK_ADDR_CONST(0x891c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_183_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_183_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_184
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184                      _MK_ADDR_CONST(0x8920)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_184_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_184_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_185
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185                      _MK_ADDR_CONST(0x8924)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_185_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_185_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_186
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186                      _MK_ADDR_CONST(0x8928)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_186_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_186_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_187
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187                      _MK_ADDR_CONST(0x892c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_187_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_187_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_188
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188                      _MK_ADDR_CONST(0x8930)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_188_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_188_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_189
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189                      _MK_ADDR_CONST(0x8934)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_189_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_189_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_190
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190                      _MK_ADDR_CONST(0x8938)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_190_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_190_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_191
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191                      _MK_ADDR_CONST(0x893c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_191_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_191_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_192
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192                      _MK_ADDR_CONST(0x8940)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_192_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_192_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_193
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193                      _MK_ADDR_CONST(0x8944)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_193_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_193_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_194
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194                      _MK_ADDR_CONST(0x8948)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_194_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_194_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_195
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195                      _MK_ADDR_CONST(0x894c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_195_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_195_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_196
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196                      _MK_ADDR_CONST(0x8950)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_196_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_196_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_197
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197                      _MK_ADDR_CONST(0x8954)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_197_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_197_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_198
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198                      _MK_ADDR_CONST(0x8958)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_198_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_198_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_199
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199                      _MK_ADDR_CONST(0x895c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_199_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_199_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_200
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200                      _MK_ADDR_CONST(0x8960)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_200_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_200_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_201
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201                      _MK_ADDR_CONST(0x8964)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_201_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_201_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_202
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202                      _MK_ADDR_CONST(0x8968)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_202_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_202_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_203
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203                      _MK_ADDR_CONST(0x896c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_203_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_203_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_204
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204                      _MK_ADDR_CONST(0x8970)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_204_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_204_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_205
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205                      _MK_ADDR_CONST(0x8974)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_205_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_205_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_206
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206                      _MK_ADDR_CONST(0x8978)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_206_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_206_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_207
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207                      _MK_ADDR_CONST(0x897c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_207_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_207_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_208
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208                      _MK_ADDR_CONST(0x8980)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_208_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_208_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_209
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209                      _MK_ADDR_CONST(0x8984)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_209_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_209_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_210
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210                      _MK_ADDR_CONST(0x8988)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_210_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_210_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_211
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211                      _MK_ADDR_CONST(0x898c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_211_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_211_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_212
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212                      _MK_ADDR_CONST(0x8990)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_212_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_212_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_213
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213                      _MK_ADDR_CONST(0x8994)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_213_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_213_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_214
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214                      _MK_ADDR_CONST(0x8998)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_214_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_214_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_215
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215                      _MK_ADDR_CONST(0x899c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_215_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_215_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_216
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216                      _MK_ADDR_CONST(0x89a0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_216_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_216_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_217
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217                      _MK_ADDR_CONST(0x89a4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_217_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_217_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_218
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218                      _MK_ADDR_CONST(0x89a8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_218_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_218_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_219
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219                      _MK_ADDR_CONST(0x89ac)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_219_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_219_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_220
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220                      _MK_ADDR_CONST(0x89b0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_220_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_220_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_221
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221                      _MK_ADDR_CONST(0x89b4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_221_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_221_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_222
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222                      _MK_ADDR_CONST(0x89b8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_222_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_222_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_223
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223                      _MK_ADDR_CONST(0x89bc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_223_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_223_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_224
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224                      _MK_ADDR_CONST(0x89c0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_224_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_224_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_225
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225                      _MK_ADDR_CONST(0x89c4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_225_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_225_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_226
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226                      _MK_ADDR_CONST(0x89c8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_226_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_226_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_227
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227                      _MK_ADDR_CONST(0x89cc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_227_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_227_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_228
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228                      _MK_ADDR_CONST(0x89d0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_228_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_228_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_229
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229                      _MK_ADDR_CONST(0x89d4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_229_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_229_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_230
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230                      _MK_ADDR_CONST(0x89d8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_230_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_230_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_231
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231                      _MK_ADDR_CONST(0x89dc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_231_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_231_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_232
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232                      _MK_ADDR_CONST(0x89e0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_232_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_232_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_233
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233                      _MK_ADDR_CONST(0x89e4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_233_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_233_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_234
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234                      _MK_ADDR_CONST(0x89e8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_234_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_234_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_235
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235                      _MK_ADDR_CONST(0x89ec)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_235_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_235_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_236
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236                      _MK_ADDR_CONST(0x89f0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_236_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_236_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_237
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237                      _MK_ADDR_CONST(0x89f4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_237_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_237_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_238
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238                      _MK_ADDR_CONST(0x89f8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_238_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_238_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_239
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239                      _MK_ADDR_CONST(0x89fc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_239_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_239_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_240
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240                      _MK_ADDR_CONST(0x8a00)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_240_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_240_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_241
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241                      _MK_ADDR_CONST(0x8a04)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_241_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_241_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_242
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242                      _MK_ADDR_CONST(0x8a08)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_242_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_242_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_243
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243                      _MK_ADDR_CONST(0x8a0c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_243_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_243_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_244
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244                      _MK_ADDR_CONST(0x8a10)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_244_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_244_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_245
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245                      _MK_ADDR_CONST(0x8a14)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_245_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_245_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_246
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246                      _MK_ADDR_CONST(0x8a18)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_246_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_246_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_247
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247                      _MK_ADDR_CONST(0x8a1c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_247_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_247_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_248
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248                      _MK_ADDR_CONST(0x8a20)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_248_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_248_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_249
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249                      _MK_ADDR_CONST(0x8a24)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_249_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_249_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_250
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250                      _MK_ADDR_CONST(0x8a28)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_250_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_250_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_251
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251                      _MK_ADDR_CONST(0x8a2c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_251_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_251_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_252
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252                      _MK_ADDR_CONST(0x8a30)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_252_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_252_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_253
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253                      _MK_ADDR_CONST(0x8a34)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_253_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_253_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_254
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254                      _MK_ADDR_CONST(0x8a38)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_254_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_254_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_255
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255                      _MK_ADDR_CONST(0x8a3c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_255_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_255_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_256
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256                      _MK_ADDR_CONST(0x8a40)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_256_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_256_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_257
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257                      _MK_ADDR_CONST(0x8a44)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_257_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_257_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_258
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258                      _MK_ADDR_CONST(0x8a48)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_258_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_258_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_259
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259                      _MK_ADDR_CONST(0x8a4c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_259_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_259_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_260
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260                      _MK_ADDR_CONST(0x8a50)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_260_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_260_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_261
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261                      _MK_ADDR_CONST(0x8a54)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_261_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_261_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_262
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262                      _MK_ADDR_CONST(0x8a58)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_262_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_262_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_263
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263                      _MK_ADDR_CONST(0x8a5c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_263_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_263_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_264
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264                      _MK_ADDR_CONST(0x8a60)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_264_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_264_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_265
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265                      _MK_ADDR_CONST(0x8a64)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_265_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_265_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_266
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266                      _MK_ADDR_CONST(0x8a68)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_266_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_266_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_267
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267                      _MK_ADDR_CONST(0x8a6c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_267_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_267_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_268
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268                      _MK_ADDR_CONST(0x8a70)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_268_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_268_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_269
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269                      _MK_ADDR_CONST(0x8a74)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_269_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_269_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_270
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270                      _MK_ADDR_CONST(0x8a78)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_270_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_270_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_271
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271                      _MK_ADDR_CONST(0x8a7c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_271_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_271_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_272
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272                      _MK_ADDR_CONST(0x8a80)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_272_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_272_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_273
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273                      _MK_ADDR_CONST(0x8a84)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_273_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_273_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_274
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274                      _MK_ADDR_CONST(0x8a88)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_274_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_274_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_275
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275                      _MK_ADDR_CONST(0x8a8c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_275_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_275_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_276
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276                      _MK_ADDR_CONST(0x8a90)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_276_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_276_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_277
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277                      _MK_ADDR_CONST(0x8a94)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_277_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_277_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_278
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278                      _MK_ADDR_CONST(0x8a98)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_278_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_278_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_279
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279                      _MK_ADDR_CONST(0x8a9c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_279_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_279_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_280
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280                      _MK_ADDR_CONST(0x8aa0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_280_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_280_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_281
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281                      _MK_ADDR_CONST(0x8aa4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_281_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_281_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_282
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282                      _MK_ADDR_CONST(0x8aa8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_282_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_282_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_283
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283                      _MK_ADDR_CONST(0x8aac)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_283_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_283_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_284
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284                      _MK_ADDR_CONST(0x8ab0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_284_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_284_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_285
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285                      _MK_ADDR_CONST(0x8ab4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_285_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_285_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_286
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286                      _MK_ADDR_CONST(0x8ab8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_286_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_286_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_287
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287                      _MK_ADDR_CONST(0x8abc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_287_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_287_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_288
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288                      _MK_ADDR_CONST(0x8ac0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_288_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_288_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_289
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289                      _MK_ADDR_CONST(0x8ac4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_289_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_289_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_290
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290                      _MK_ADDR_CONST(0x8ac8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_290_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_290_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_291
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291                      _MK_ADDR_CONST(0x8acc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_291_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_291_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_292
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292                      _MK_ADDR_CONST(0x8ad0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_292_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_292_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_293
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293                      _MK_ADDR_CONST(0x8ad4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_293_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_293_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_294
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294                      _MK_ADDR_CONST(0x8ad8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_294_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_294_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_295
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295                      _MK_ADDR_CONST(0x8adc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_295_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_295_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_296
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296                      _MK_ADDR_CONST(0x8ae0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_296_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_296_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_297
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297                      _MK_ADDR_CONST(0x8ae4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_297_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_297_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_298
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298                      _MK_ADDR_CONST(0x8ae8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_298_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_298_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_299
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299                      _MK_ADDR_CONST(0x8aec)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_299_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_299_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_300
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300                      _MK_ADDR_CONST(0x8af0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_300_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_300_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_301
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301                      _MK_ADDR_CONST(0x8af4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_301_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_301_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_302
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302                      _MK_ADDR_CONST(0x8af8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_302_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_302_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_303
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303                      _MK_ADDR_CONST(0x8afc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_303_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_303_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_304
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304                      _MK_ADDR_CONST(0x8b00)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_304_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_304_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_305
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305                      _MK_ADDR_CONST(0x8b04)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_305_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_305_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_306
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306                      _MK_ADDR_CONST(0x8b08)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_306_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_306_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_307
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307                      _MK_ADDR_CONST(0x8b0c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_307_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_307_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_308
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308                      _MK_ADDR_CONST(0x8b10)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_308_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_308_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_309
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309                      _MK_ADDR_CONST(0x8b14)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_309_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_309_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_310
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310                      _MK_ADDR_CONST(0x8b18)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_310_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_310_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_311
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311                      _MK_ADDR_CONST(0x8b1c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_311_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_311_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_312
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312                      _MK_ADDR_CONST(0x8b20)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_312_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_312_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_313
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313                      _MK_ADDR_CONST(0x8b24)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_313_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_313_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_314
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314                      _MK_ADDR_CONST(0x8b28)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_314_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_314_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_315
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315                      _MK_ADDR_CONST(0x8b2c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_315_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_315_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_316
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316                      _MK_ADDR_CONST(0x8b30)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_316_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_316_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_317
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317                      _MK_ADDR_CONST(0x8b34)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_317_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_317_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_318
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318                      _MK_ADDR_CONST(0x8b38)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_318_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_318_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_319
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319                      _MK_ADDR_CONST(0x8b3c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_319_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_319_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_320
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320                      _MK_ADDR_CONST(0x8b40)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_320_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_320_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_321
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321                      _MK_ADDR_CONST(0x8b44)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_321_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_321_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_322
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322                      _MK_ADDR_CONST(0x8b48)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_322_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_322_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_323
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323                      _MK_ADDR_CONST(0x8b4c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_323_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_323_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_324
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324                      _MK_ADDR_CONST(0x8b50)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_324_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_324_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_325
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325                      _MK_ADDR_CONST(0x8b54)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_325_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_325_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_326
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326                      _MK_ADDR_CONST(0x8b58)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_326_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_326_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_327
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327                      _MK_ADDR_CONST(0x8b5c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_327_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_327_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_328
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328                      _MK_ADDR_CONST(0x8b60)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_328_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_328_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_329
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329                      _MK_ADDR_CONST(0x8b64)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_329_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_329_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_330
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330                      _MK_ADDR_CONST(0x8b68)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_330_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_330_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_331
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331                      _MK_ADDR_CONST(0x8b6c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_331_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_331_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_332
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332                      _MK_ADDR_CONST(0x8b70)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_332_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_332_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_333
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333                      _MK_ADDR_CONST(0x8b74)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_333_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_333_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_334
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334                      _MK_ADDR_CONST(0x8b78)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_334_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_334_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_335
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335                      _MK_ADDR_CONST(0x8b7c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_335_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_335_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_336
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336                      _MK_ADDR_CONST(0x8b80)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_336_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_336_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_337
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337                      _MK_ADDR_CONST(0x8b84)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_337_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_337_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_338
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338                      _MK_ADDR_CONST(0x8b88)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_338_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_338_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_339
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339                      _MK_ADDR_CONST(0x8b8c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_339_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_339_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_340
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340                      _MK_ADDR_CONST(0x8b90)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_340_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_340_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_341
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341                      _MK_ADDR_CONST(0x8b94)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_341_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_341_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_342
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342                      _MK_ADDR_CONST(0x8b98)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_342_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_342_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_343
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343                      _MK_ADDR_CONST(0x8b9c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_343_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_343_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_344
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344                      _MK_ADDR_CONST(0x8ba0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_344_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_344_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_345
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345                      _MK_ADDR_CONST(0x8ba4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_345_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_345_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_346
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346                      _MK_ADDR_CONST(0x8ba8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_346_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_346_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_347
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347                      _MK_ADDR_CONST(0x8bac)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_347_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_347_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_348
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348                      _MK_ADDR_CONST(0x8bb0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_348_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_348_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_349
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349                      _MK_ADDR_CONST(0x8bb4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_349_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_349_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_350
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350                      _MK_ADDR_CONST(0x8bb8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_350_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_350_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_351
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351                      _MK_ADDR_CONST(0x8bbc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_351_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_351_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_352
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352                      _MK_ADDR_CONST(0x8bc0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_352_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_352_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_353
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353                      _MK_ADDR_CONST(0x8bc4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_353_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_353_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_354
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354                      _MK_ADDR_CONST(0x8bc8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_354_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_354_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_355
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355                      _MK_ADDR_CONST(0x8bcc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_355_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_355_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_356
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356                      _MK_ADDR_CONST(0x8bd0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_356_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_356_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_357
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357                      _MK_ADDR_CONST(0x8bd4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_357_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_357_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_358
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358                      _MK_ADDR_CONST(0x8bd8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_358_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_358_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_359
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359                      _MK_ADDR_CONST(0x8bdc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_359_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_359_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_360
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360                      _MK_ADDR_CONST(0x8be0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_360_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_360_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_361
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361                      _MK_ADDR_CONST(0x8be4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_361_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_361_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_362
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362                      _MK_ADDR_CONST(0x8be8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_362_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_362_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_363
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363                      _MK_ADDR_CONST(0x8bec)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_363_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_363_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_364
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364                      _MK_ADDR_CONST(0x8bf0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_364_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_364_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_365
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365                      _MK_ADDR_CONST(0x8bf4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_365_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_365_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_366
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366                      _MK_ADDR_CONST(0x8bf8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_366_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_366_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_367
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367                      _MK_ADDR_CONST(0x8bfc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_367_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_367_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_368
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368                      _MK_ADDR_CONST(0x8c00)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_368_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_368_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_369
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369                      _MK_ADDR_CONST(0x8c04)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_369_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_369_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_370
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370                      _MK_ADDR_CONST(0x8c08)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_370_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_370_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_371
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371                      _MK_ADDR_CONST(0x8c0c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_371_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_371_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_372
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372                      _MK_ADDR_CONST(0x8c10)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_372_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_372_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_373
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373                      _MK_ADDR_CONST(0x8c14)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_373_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_373_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_374
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374                      _MK_ADDR_CONST(0x8c18)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_374_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_374_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_375
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375                      _MK_ADDR_CONST(0x8c1c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_375_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_375_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_376
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376                      _MK_ADDR_CONST(0x8c20)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_376_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_376_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_377
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377                      _MK_ADDR_CONST(0x8c24)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_377_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_377_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_378
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378                      _MK_ADDR_CONST(0x8c28)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_378_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_378_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_379
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379                      _MK_ADDR_CONST(0x8c2c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_379_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_379_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_380
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380                      _MK_ADDR_CONST(0x8c30)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_380_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_380_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_381
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381                      _MK_ADDR_CONST(0x8c34)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_381_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_381_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_382
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382                      _MK_ADDR_CONST(0x8c38)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_382_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_382_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_383
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383                      _MK_ADDR_CONST(0x8c3c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_383_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_383_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_384
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384                      _MK_ADDR_CONST(0x8c40)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_384_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_384_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_385
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385                      _MK_ADDR_CONST(0x8c44)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_385_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_385_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_386
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386                      _MK_ADDR_CONST(0x8c48)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_386_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_386_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_387
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387                      _MK_ADDR_CONST(0x8c4c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_387_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_387_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_388
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388                      _MK_ADDR_CONST(0x8c50)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_388_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_388_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_389
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389                      _MK_ADDR_CONST(0x8c54)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_389_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_389_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_390
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390                      _MK_ADDR_CONST(0x8c58)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_390_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_390_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_391
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391                      _MK_ADDR_CONST(0x8c5c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_391_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_391_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_392
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392                      _MK_ADDR_CONST(0x8c60)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_392_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_392_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_393
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393                      _MK_ADDR_CONST(0x8c64)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_393_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_393_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_394
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394                      _MK_ADDR_CONST(0x8c68)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_394_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_394_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_395
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395                      _MK_ADDR_CONST(0x8c6c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_395_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_395_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_396
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396                      _MK_ADDR_CONST(0x8c70)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_396_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_396_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_397
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397                      _MK_ADDR_CONST(0x8c74)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_397_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_397_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_398
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398                      _MK_ADDR_CONST(0x8c78)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_398_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_398_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_399
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399                      _MK_ADDR_CONST(0x8c7c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_399_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_399_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_400
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400                      _MK_ADDR_CONST(0x8c80)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_400_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_400_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_401
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401                      _MK_ADDR_CONST(0x8c84)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_401_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_401_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_402
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402                      _MK_ADDR_CONST(0x8c88)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_402_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_402_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_403
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403                      _MK_ADDR_CONST(0x8c8c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_403_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_403_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_404
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404                      _MK_ADDR_CONST(0x8c90)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_404_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_404_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_405
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405                      _MK_ADDR_CONST(0x8c94)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_405_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_405_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_406
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406                      _MK_ADDR_CONST(0x8c98)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_406_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_406_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_407
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407                      _MK_ADDR_CONST(0x8c9c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_407_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_407_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_408
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408                      _MK_ADDR_CONST(0x8ca0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_408_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_408_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_409
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409                      _MK_ADDR_CONST(0x8ca4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_409_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_409_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_410
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410                      _MK_ADDR_CONST(0x8ca8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_410_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_410_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_411
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411                      _MK_ADDR_CONST(0x8cac)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_411_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_411_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_412
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412                      _MK_ADDR_CONST(0x8cb0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_412_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_412_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_413
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413                      _MK_ADDR_CONST(0x8cb4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_413_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_413_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_414
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414                      _MK_ADDR_CONST(0x8cb8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_414_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_414_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_415
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415                      _MK_ADDR_CONST(0x8cbc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_415_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_415_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_416
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416                      _MK_ADDR_CONST(0x8cc0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_416_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_416_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_417
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417                      _MK_ADDR_CONST(0x8cc4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_417_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_417_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_418
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418                      _MK_ADDR_CONST(0x8cc8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_418_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_418_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_419
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419                      _MK_ADDR_CONST(0x8ccc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_419_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_419_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_420
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420                      _MK_ADDR_CONST(0x8cd0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_420_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_420_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_421
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421                      _MK_ADDR_CONST(0x8cd4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_421_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_421_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_422
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422                      _MK_ADDR_CONST(0x8cd8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_422_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_422_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_423
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423                      _MK_ADDR_CONST(0x8cdc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_423_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_423_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_424
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424                      _MK_ADDR_CONST(0x8ce0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_424_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_424_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_425
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425                      _MK_ADDR_CONST(0x8ce4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_425_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_425_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_426
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426                      _MK_ADDR_CONST(0x8ce8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_426_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_426_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_427
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427                      _MK_ADDR_CONST(0x8cec)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_427_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_427_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_428
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428                      _MK_ADDR_CONST(0x8cf0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_428_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_428_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_429
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429                      _MK_ADDR_CONST(0x8cf4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_429_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_429_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_430
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430                      _MK_ADDR_CONST(0x8cf8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_430_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_430_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_431
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431                      _MK_ADDR_CONST(0x8cfc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_431_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_431_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_432
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432                      _MK_ADDR_CONST(0x8d00)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_432_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_432_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_433
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433                      _MK_ADDR_CONST(0x8d04)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_433_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_433_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_434
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434                      _MK_ADDR_CONST(0x8d08)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_434_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_434_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_435
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435                      _MK_ADDR_CONST(0x8d0c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_435_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_435_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_436
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436                      _MK_ADDR_CONST(0x8d10)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_436_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_436_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_437
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437                      _MK_ADDR_CONST(0x8d14)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_437_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_437_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_438
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438                      _MK_ADDR_CONST(0x8d18)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_438_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_438_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_439
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439                      _MK_ADDR_CONST(0x8d1c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_439_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_439_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_440
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440                      _MK_ADDR_CONST(0x8d20)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_440_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_440_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_441
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441                      _MK_ADDR_CONST(0x8d24)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_441_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_441_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_442
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442                      _MK_ADDR_CONST(0x8d28)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_442_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_442_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_443
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443                      _MK_ADDR_CONST(0x8d2c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_443_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_443_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_444
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444                      _MK_ADDR_CONST(0x8d30)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_444_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_444_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_445
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445                      _MK_ADDR_CONST(0x8d34)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_445_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_445_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_446
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446                      _MK_ADDR_CONST(0x8d38)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_446_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_446_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_447
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447                      _MK_ADDR_CONST(0x8d3c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_447_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_447_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_448
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448                      _MK_ADDR_CONST(0x8d40)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_448_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_448_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_449
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449                      _MK_ADDR_CONST(0x8d44)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_449_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_449_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_450
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450                      _MK_ADDR_CONST(0x8d48)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_450_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_450_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_451
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451                      _MK_ADDR_CONST(0x8d4c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_451_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_451_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_452
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452                      _MK_ADDR_CONST(0x8d50)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_452_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_452_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_453
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453                      _MK_ADDR_CONST(0x8d54)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_453_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_453_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_454
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454                      _MK_ADDR_CONST(0x8d58)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_454_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_454_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_455
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455                      _MK_ADDR_CONST(0x8d5c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_455_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_455_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_456
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456                      _MK_ADDR_CONST(0x8d60)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_456_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_456_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_457
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457                      _MK_ADDR_CONST(0x8d64)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_457_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_457_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_458
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458                      _MK_ADDR_CONST(0x8d68)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_458_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_458_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_459
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459                      _MK_ADDR_CONST(0x8d6c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_459_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_459_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_460
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460                      _MK_ADDR_CONST(0x8d70)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_460_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_460_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_461
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461                      _MK_ADDR_CONST(0x8d74)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_461_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_461_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_462
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462                      _MK_ADDR_CONST(0x8d78)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_462_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_462_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_463
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463                      _MK_ADDR_CONST(0x8d7c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_463_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_463_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_464
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464                      _MK_ADDR_CONST(0x8d80)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_464_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_464_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_465
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465                      _MK_ADDR_CONST(0x8d84)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_465_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_465_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_466
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466                      _MK_ADDR_CONST(0x8d88)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_466_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_466_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_467
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467                      _MK_ADDR_CONST(0x8d8c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_467_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_467_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_468
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468                      _MK_ADDR_CONST(0x8d90)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_468_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_468_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_469
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469                      _MK_ADDR_CONST(0x8d94)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_469_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_469_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_470
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470                      _MK_ADDR_CONST(0x8d98)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_470_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_470_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_471
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471                      _MK_ADDR_CONST(0x8d9c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_471_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_471_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_472
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472                      _MK_ADDR_CONST(0x8da0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_472_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_472_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_473
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473                      _MK_ADDR_CONST(0x8da4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_473_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_473_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_474
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474                      _MK_ADDR_CONST(0x8da8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_474_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_474_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_475
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475                      _MK_ADDR_CONST(0x8dac)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_475_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_475_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_476
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476                      _MK_ADDR_CONST(0x8db0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_476_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_476_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_477
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477                      _MK_ADDR_CONST(0x8db4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_477_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_477_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_478
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478                      _MK_ADDR_CONST(0x8db8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_478_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_478_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_479
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479                      _MK_ADDR_CONST(0x8dbc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_479_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_479_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_480
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480                      _MK_ADDR_CONST(0x8dc0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_480_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_480_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_481
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481                      _MK_ADDR_CONST(0x8dc4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_481_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_481_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_482
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482                      _MK_ADDR_CONST(0x8dc8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_482_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_482_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_483
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483                      _MK_ADDR_CONST(0x8dcc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_483_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_483_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_484
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484                      _MK_ADDR_CONST(0x8dd0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_484_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_484_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_485
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485                      _MK_ADDR_CONST(0x8dd4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_485_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_485_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_486
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486                      _MK_ADDR_CONST(0x8dd8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_486_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_486_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_487
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487                      _MK_ADDR_CONST(0x8ddc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_487_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_487_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_488
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488                      _MK_ADDR_CONST(0x8de0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_488_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_488_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_489
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489                      _MK_ADDR_CONST(0x8de4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_489_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_489_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_490
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490                      _MK_ADDR_CONST(0x8de8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_490_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_490_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_491
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491                      _MK_ADDR_CONST(0x8dec)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_491_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_491_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_492
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492                      _MK_ADDR_CONST(0x8df0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_492_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_492_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_493
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493                      _MK_ADDR_CONST(0x8df4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_493_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_493_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_494
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494                      _MK_ADDR_CONST(0x8df8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_494_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_494_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_495
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495                      _MK_ADDR_CONST(0x8dfc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_495_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_495_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_496
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496                      _MK_ADDR_CONST(0x8e00)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_496_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_496_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_497
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497                      _MK_ADDR_CONST(0x8e04)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_497_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_497_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_498
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498                      _MK_ADDR_CONST(0x8e08)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_498_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_498_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_499
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499                      _MK_ADDR_CONST(0x8e0c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_499_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_499_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_500
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500                      _MK_ADDR_CONST(0x8e10)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_500_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_500_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_501
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501                      _MK_ADDR_CONST(0x8e14)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_501_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_501_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_502
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502                      _MK_ADDR_CONST(0x8e18)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_502_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_502_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_503
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503                      _MK_ADDR_CONST(0x8e1c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_503_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_503_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_504
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504                      _MK_ADDR_CONST(0x8e20)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_504_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_504_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_505
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505                      _MK_ADDR_CONST(0x8e24)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_505_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_505_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_506
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506                      _MK_ADDR_CONST(0x8e28)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_506_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_506_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_507
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507                      _MK_ADDR_CONST(0x8e2c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_507_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_507_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_508
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508                      _MK_ADDR_CONST(0x8e30)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_508_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_508_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_509
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509                      _MK_ADDR_CONST(0x8e34)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_509_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_509_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_510
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510                      _MK_ADDR_CONST(0x8e38)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_510_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_510_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_511
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511                      _MK_ADDR_CONST(0x8e3c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_511_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_511_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_512
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512                      _MK_ADDR_CONST(0x8e40)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_512_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_512_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_513
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513                      _MK_ADDR_CONST(0x8e44)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_513_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_513_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_514
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514                      _MK_ADDR_CONST(0x8e48)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_514_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_514_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_515
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515                      _MK_ADDR_CONST(0x8e4c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_515_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_515_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_516
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516                      _MK_ADDR_CONST(0x8e50)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_516_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_516_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_517
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517                      _MK_ADDR_CONST(0x8e54)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_517_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_517_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_518
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518                      _MK_ADDR_CONST(0x8e58)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_518_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_518_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_519
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519                      _MK_ADDR_CONST(0x8e5c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_519_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_519_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_520
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520                      _MK_ADDR_CONST(0x8e60)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_520_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_520_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_521
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521                      _MK_ADDR_CONST(0x8e64)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_521_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_521_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_522
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522                      _MK_ADDR_CONST(0x8e68)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_522_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_522_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_523
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523                      _MK_ADDR_CONST(0x8e6c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_523_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_523_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_524
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524                      _MK_ADDR_CONST(0x8e70)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_524_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_524_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_525
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525                      _MK_ADDR_CONST(0x8e74)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_525_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_525_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_526
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526                      _MK_ADDR_CONST(0x8e78)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_526_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_526_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_527
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527                      _MK_ADDR_CONST(0x8e7c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_527_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_527_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_528
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528                      _MK_ADDR_CONST(0x8e80)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_528_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_528_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_529
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529                      _MK_ADDR_CONST(0x8e84)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_529_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_529_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_530
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530                      _MK_ADDR_CONST(0x8e88)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_530_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_530_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_531
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531                      _MK_ADDR_CONST(0x8e8c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_531_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_531_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_532
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532                      _MK_ADDR_CONST(0x8e90)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_532_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_532_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_533
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533                      _MK_ADDR_CONST(0x8e94)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_533_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_533_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_534
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534                      _MK_ADDR_CONST(0x8e98)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_534_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_534_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_535
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535                      _MK_ADDR_CONST(0x8e9c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_535_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_535_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_536
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536                      _MK_ADDR_CONST(0x8ea0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_536_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_536_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_537
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537                      _MK_ADDR_CONST(0x8ea4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_537_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_537_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_538
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538                      _MK_ADDR_CONST(0x8ea8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_538_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_538_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_539
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539                      _MK_ADDR_CONST(0x8eac)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_539_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_539_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_540
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540                      _MK_ADDR_CONST(0x8eb0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_540_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_540_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_541
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541                      _MK_ADDR_CONST(0x8eb4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_541_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_541_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_542
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542                      _MK_ADDR_CONST(0x8eb8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_542_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_542_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_543
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543                      _MK_ADDR_CONST(0x8ebc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_543_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_543_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_544
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544                      _MK_ADDR_CONST(0x8ec0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_544_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_544_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_545
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545                      _MK_ADDR_CONST(0x8ec4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_545_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_545_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_546
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546                      _MK_ADDR_CONST(0x8ec8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_546_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_546_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_547
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547                      _MK_ADDR_CONST(0x8ecc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_547_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_547_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_548
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548                      _MK_ADDR_CONST(0x8ed0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_548_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_548_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_549
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549                      _MK_ADDR_CONST(0x8ed4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_549_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_549_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_550
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550                      _MK_ADDR_CONST(0x8ed8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_550_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_550_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_551
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551                      _MK_ADDR_CONST(0x8edc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_551_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_551_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_552
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552                      _MK_ADDR_CONST(0x8ee0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_552_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_552_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_553
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553                      _MK_ADDR_CONST(0x8ee4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_553_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_553_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_554
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554                      _MK_ADDR_CONST(0x8ee8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_554_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_554_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_555
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555                      _MK_ADDR_CONST(0x8eec)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_555_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_555_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_556
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556                      _MK_ADDR_CONST(0x8ef0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_556_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_556_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_557
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557                      _MK_ADDR_CONST(0x8ef4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_557_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_557_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_558
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558                      _MK_ADDR_CONST(0x8ef8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_558_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_558_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_559
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559                      _MK_ADDR_CONST(0x8efc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_559_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_559_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_560
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560                      _MK_ADDR_CONST(0x8f00)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_560_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_560_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_561
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561                      _MK_ADDR_CONST(0x8f04)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_561_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_561_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_562
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562                      _MK_ADDR_CONST(0x8f08)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_562_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_562_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_563
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563                      _MK_ADDR_CONST(0x8f0c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_563_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_563_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_564
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564                      _MK_ADDR_CONST(0x8f10)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_564_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_564_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_565
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565                      _MK_ADDR_CONST(0x8f14)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_565_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_565_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_566
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566                      _MK_ADDR_CONST(0x8f18)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_566_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_566_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_567
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567                      _MK_ADDR_CONST(0x8f1c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_567_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_567_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_568
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568                      _MK_ADDR_CONST(0x8f20)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_568_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_568_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_569
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569                      _MK_ADDR_CONST(0x8f24)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_569_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_569_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_570
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570                      _MK_ADDR_CONST(0x8f28)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_570_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_570_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_571
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571                      _MK_ADDR_CONST(0x8f2c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_571_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_571_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_572
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572                      _MK_ADDR_CONST(0x8f30)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_572_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_572_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_573
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573                      _MK_ADDR_CONST(0x8f34)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_573_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_573_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_574
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574                      _MK_ADDR_CONST(0x8f38)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_574_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_574_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_575
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575                      _MK_ADDR_CONST(0x8f3c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_575_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_575_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_576
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576                      _MK_ADDR_CONST(0x8f40)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_576_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_576_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_577
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577                      _MK_ADDR_CONST(0x8f44)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_577_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_577_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_578
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578                      _MK_ADDR_CONST(0x8f48)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_578_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_578_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_579
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579                      _MK_ADDR_CONST(0x8f4c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_579_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_579_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_580
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580                      _MK_ADDR_CONST(0x8f50)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_580_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_580_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_581
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581                      _MK_ADDR_CONST(0x8f54)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_581_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_581_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_582
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582                      _MK_ADDR_CONST(0x8f58)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_582_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_582_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_583
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583                      _MK_ADDR_CONST(0x8f5c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_583_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_583_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_584
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584                      _MK_ADDR_CONST(0x8f60)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_584_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_584_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_585
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585                      _MK_ADDR_CONST(0x8f64)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_585_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_585_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_586
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586                      _MK_ADDR_CONST(0x8f68)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_586_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_586_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_587
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587                      _MK_ADDR_CONST(0x8f6c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_587_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_587_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_588
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588                      _MK_ADDR_CONST(0x8f70)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_588_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_588_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_589
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589                      _MK_ADDR_CONST(0x8f74)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_589_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_589_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_590
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590                      _MK_ADDR_CONST(0x8f78)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_590_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_590_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_591
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591                      _MK_ADDR_CONST(0x8f7c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_591_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_591_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_592
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592                      _MK_ADDR_CONST(0x8f80)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_592_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_592_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_593
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593                      _MK_ADDR_CONST(0x8f84)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_593_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_593_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_594
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594                      _MK_ADDR_CONST(0x8f88)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_594_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_594_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_595
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595                      _MK_ADDR_CONST(0x8f8c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_595_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_595_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_596
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596                      _MK_ADDR_CONST(0x8f90)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_596_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_596_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_597
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597                      _MK_ADDR_CONST(0x8f94)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_597_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_597_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_598
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598                      _MK_ADDR_CONST(0x8f98)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_598_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_598_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_599
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599                      _MK_ADDR_CONST(0x8f9c)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_599_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_599_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_600
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600                      _MK_ADDR_CONST(0x8fa0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_600_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_600_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_601
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601                      _MK_ADDR_CONST(0x8fa4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_601_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_601_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_602
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602                      _MK_ADDR_CONST(0x8fa8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_602_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_602_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_603
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603                      _MK_ADDR_CONST(0x8fac)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_603_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_603_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_604
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604                      _MK_ADDR_CONST(0x8fb0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_604_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_604_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_605
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605                      _MK_ADDR_CONST(0x8fb4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_605_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_605_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_606
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606                      _MK_ADDR_CONST(0x8fb8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_606_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_606_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_607
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607                      _MK_ADDR_CONST(0x8fbc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_607_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_607_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_608
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608                      _MK_ADDR_CONST(0x8fc0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_608_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_608_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_609
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609                      _MK_ADDR_CONST(0x8fc4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_609_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_609_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_610
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610                      _MK_ADDR_CONST(0x8fc8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_610_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_610_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_611
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611                      _MK_ADDR_CONST(0x8fcc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_611_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_611_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_612
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612                      _MK_ADDR_CONST(0x8fd0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_612_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_612_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_613
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613                      _MK_ADDR_CONST(0x8fd4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_613_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_613_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_614
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614                      _MK_ADDR_CONST(0x8fd8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_614_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_614_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_615
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615                      _MK_ADDR_CONST(0x8fdc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_615_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_615_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_616
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616                      _MK_ADDR_CONST(0x8fe0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_616_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_616_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_617
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617                      _MK_ADDR_CONST(0x8fe4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_617_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_617_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_618
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618                      _MK_ADDR_CONST(0x8fe8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_618_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_618_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_619
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619                      _MK_ADDR_CONST(0x8fec)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_619_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_619_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_620
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620                      _MK_ADDR_CONST(0x8ff0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_620_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_620_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_621
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621                      _MK_ADDR_CONST(0x8ff4)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_621_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_621_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_622
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622                      _MK_ADDR_CONST(0x8ff8)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_622_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_622_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SECURE_EMC_SCRATCH_623
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623                      _MK_ADDR_CONST(0x8ffc)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_SECURE                       0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_DUAL                         0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_SCR                  SECURE_MSS_SCR_0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_WORD_COUNT                   0x1
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SECURE_EMC_SCRATCH_623_DATA_SHIFT)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_DATA_RANGE                   31:0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_DATA_WOFFSET                 0x0
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_DATA_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SECURE_EMC_SCRATCH_623_DATA_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_SCRATCH_REG_0_0
#define MSS_AON_CFG_SCRATCH_REG_0_0                     _MK_ADDR_CONST(0x244)
#define MSS_AON_CFG_SCRATCH_REG_0_0_SECURE                      0x0
#define MSS_AON_CFG_SCRATCH_REG_0_0_DUAL                        0x0
#define MSS_AON_CFG_SCRATCH_REG_0_0_SCR                         RAMDUMP_CTRL_SCR_0
#define MSS_AON_CFG_SCRATCH_REG_0_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_SCRATCH_REG_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SCRATCH_REG_0_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SCRATCH_REG_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SCRATCH_REG_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SCRATCH_REG_0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SCRATCH_REG_0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SCRATCH_REG_0_0_SCRATCH_REG_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_SCRATCH_REG_0_0_SCRATCH_REG_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_SCRATCH_REG_0_0_SCRATCH_REG_SHIFT)
#define MSS_AON_CFG_SCRATCH_REG_0_0_SCRATCH_REG_RANGE                   31:0
#define MSS_AON_CFG_SCRATCH_REG_0_0_SCRATCH_REG_WOFFSET                 0x0
#define MSS_AON_CFG_SCRATCH_REG_0_0_SCRATCH_REG_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SCRATCH_REG_0_0_SCRATCH_REG_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_SCRATCH_REG_0_0_SCRATCH_REG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SCRATCH_REG_0_0_SCRATCH_REG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_SCRATCH_REG_0_0_SCRATCH_REG_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_SCRATCH_REG_0_0_SCRATCH_REG_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0                      _MK_ADDR_CONST(0x1a0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_SECURE                       0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_DUAL                         0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_SCR                  XM2_SEL_DPD_SCR_0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x1fff0000)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR0_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR0_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR1_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR1_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR2_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR2_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR3_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR3_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR4_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR4_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR5_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR5_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR6_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR6_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR7_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR7_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR8_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR8_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR9_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR9_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR10_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR10_INIT_ENUM                       ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR11_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR11_INIT_ENUM                       ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_CMD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_RESET_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_RESET_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_RESET_RANGE                      28:28
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_RESET_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_RESET_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_RESET_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_RESET_INIT_ENUM                  ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_RESET_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0_XM2_SEL_DPD_RESET_ON                 _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0                  _MK_ADDR_CONST(0x1a4)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SECURE                   0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_DUAL                     0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SCR                      XM2_SEL_DPD_SCR_0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_WORD_COUNT                       0x1
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_RESET_VAL                        _MK_MASK_CONST(0x1fff0000)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_RESET_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_READ_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR0_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR0_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR1_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR1_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR2_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR2_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR3_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR3_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR4_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR4_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR5_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR5_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR6_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR6_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR7_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR7_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR8_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR8_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR9_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR9_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR10_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR10_INIT_ENUM                       ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR11_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR11_INIT_ENUM                       ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_CMD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_RESET_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_RESET_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_RESET_RANGE                      28:28
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_RESET_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_RESET_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_RESET_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_RESET_INIT_ENUM                  ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_RESET_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0_SET_XM2_SEL_DPD_RESET_ON                 _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0                  _MK_ADDR_CONST(0x1a8)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_SECURE                   0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_DUAL                     0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_SCR                      XM2_SEL_DPD_SCR_0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_WORD_COUNT                       0x1
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_RESET_VAL                        _MK_MASK_CONST(0x1fff0000)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_RESET_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_READ_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR0_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR0_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR1_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR1_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR2_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR2_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR3_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR3_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR4_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR4_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR5_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR5_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR6_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR6_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR7_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR7_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR8_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR8_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR9_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR9_INIT_ENUM                        ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR10_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR10_INIT_ENUM                       ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR11_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR11_INIT_ENUM                       ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_CMD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_RESET_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_RESET_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_RESET_RANGE                      28:28
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_RESET_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_RESET_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_RESET_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_RESET_INIT_ENUM                  ON
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_RESET_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM2_SEL_DPD_RESET_ON                 _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0                        _MK_ADDR_CONST(0x1ac)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_SECURE                         0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_DUAL                   0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_SCR                    XM2_E_DPD_SCR_0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_WORD_COUNT                     0x1
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x10000)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_READ_MASK                      _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR0_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR0_RANGE                    0:0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR1_SHIFT                    _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR1_RANGE                    1:1
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR2_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR2_RANGE                    2:2
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR3_SHIFT                    _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR3_RANGE                    3:3
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR4_SHIFT                    _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR4_RANGE                    4:4
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR5_SHIFT                    _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR5_RANGE                    5:5
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR6_SHIFT                    _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR6_RANGE                    6:6
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR7_SHIFT                    _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR7_RANGE                    7:7
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR8_SHIFT                    _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR8_RANGE                    8:8
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR9_SHIFT                    _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR9_RANGE                    9:9
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR10_SHIFT                   _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR10_RANGE                   10:10
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR11_SHIFT                   _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR11_RANGE                   11:11
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_COMP_SHIFT                   _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_COMP_RANGE                   12:12
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_COMP_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_RESET_SHIFT                  _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_RESET_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_RESET_RANGE                  16:16
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_RESET_WOFFSET                        0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_RESET_INIT_ENUM                      ON
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_RESET_OFF                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0_XM2_E_DPD_RESET_ON                     _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0                    _MK_ADDR_CONST(0x1b0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SECURE                     0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_DUAL                       0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SCR                        XM2_E_DPD_SCR_0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_RESET_VAL                  _MK_MASK_CONST(0x10000)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_RESET_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_READ_MASK                  _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_WRITE_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR0_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR0_RANGE                    0:0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR1_SHIFT                    _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR1_RANGE                    1:1
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR2_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR2_RANGE                    2:2
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR3_SHIFT                    _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR3_RANGE                    3:3
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR4_SHIFT                    _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR4_RANGE                    4:4
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR5_SHIFT                    _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR5_RANGE                    5:5
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR6_SHIFT                    _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR6_RANGE                    6:6
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR7_SHIFT                    _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR7_RANGE                    7:7
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR8_SHIFT                    _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR8_RANGE                    8:8
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR9_SHIFT                    _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR9_RANGE                    9:9
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR10_SHIFT                   _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR10_RANGE                   10:10
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR11_SHIFT                   _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR11_RANGE                   11:11
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_COMP_SHIFT                   _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_COMP_RANGE                   12:12
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_COMP_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_RESET_SHIFT                  _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_RESET_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_RESET_RANGE                  16:16
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_RESET_WOFFSET                        0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_RESET_INIT_ENUM                      ON
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_RESET_OFF                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0_SET_XM2_E_DPD_RESET_ON                     _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0                    _MK_ADDR_CONST(0x1b4)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_SECURE                     0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_DUAL                       0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_SCR                        XM2_E_DPD_SCR_0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_RESET_VAL                  _MK_MASK_CONST(0x10000)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_RESET_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_READ_MASK                  _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_WRITE_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR0_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR0_RANGE                    0:0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR1_SHIFT                    _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR1_RANGE                    1:1
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR2_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR2_RANGE                    2:2
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR3_SHIFT                    _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR3_RANGE                    3:3
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR4_SHIFT                    _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR4_RANGE                    4:4
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR5_SHIFT                    _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR5_RANGE                    5:5
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR6_SHIFT                    _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR6_RANGE                    6:6
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR7_SHIFT                    _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR7_RANGE                    7:7
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR8_SHIFT                    _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR8_RANGE                    8:8
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR9_SHIFT                    _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR9_RANGE                    9:9
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR10_SHIFT                   _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR10_RANGE                   10:10
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR11_SHIFT                   _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR11_RANGE                   11:11
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_COMP_SHIFT                   _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_COMP_RANGE                   12:12
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_COMP_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_RESET_SHIFT                  _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_RESET_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_RESET_RANGE                  16:16
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_RESET_WOFFSET                        0x0
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_RESET_INIT_ENUM                      ON
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_RESET_OFF                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0_CLR_XM2_E_DPD_RESET_ON                     _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0                       _MK_ADDR_CONST(0x1b8)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_SECURE                        0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_DUAL                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_SCR                   XM2_EDPD_BG_VTTGEN_SCR_0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_WORD_COUNT                    0x1
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_COMP_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_BG_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_COMP_SHIFT                   _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_COMP_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_COMP_RANGE                   28:28
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0_XM2_E_DPD_VTTGEN_COMP_ON                      _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0                   _MK_ADDR_CONST(0x1bc)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SECURE                    0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_DUAL                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SCR                       XM2_EDPD_BG_VTTGEN_SCR_0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_WORD_COUNT                        0x1
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_RESET_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_COMP_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_BG_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_COMP_SHIFT                   _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_COMP_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_COMP_RANGE                   28:28
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM2_E_DPD_VTTGEN_COMP_ON                      _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0                   _MK_ADDR_CONST(0x1c0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SECURE                    0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_DUAL                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SCR                       XM2_EDPD_BG_VTTGEN_SCR_0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_WORD_COUNT                        0x1
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_RESET_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_COMP_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_BG_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_COMP_SHIFT                   _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_COMP_SHIFT)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_COMP_RANGE                   28:28
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM2_E_DPD_VTTGEN_COMP_ON                      _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0                       _MK_ADDR_CONST(0x1c4)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_SECURE                        0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_DUAL                  0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_SCR                   DPD_IO_SCR_0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_WORD_COUNT                    0x1
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0xb0000000)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0xb0ffffff)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_READ_MASK                     _MK_MASK_CONST(0xb0ffffff)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0xb0ffffff)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR0_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR0_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR0_RANGE                      1:0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR0_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR0_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR0_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR0_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR0_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR0_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR1_SHIFT                      _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR1_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR1_RANGE                      3:2
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR1_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR1_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR1_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR1_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR1_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR1_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR2_SHIFT                      _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR2_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR2_RANGE                      5:4
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR2_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR2_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR2_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR2_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR2_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR2_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR2_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR2_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR3_SHIFT                      _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR3_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR3_RANGE                      7:6
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR3_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR3_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR3_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR3_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR3_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR3_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR3_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR3_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR4_SHIFT                      _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR4_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR4_RANGE                      9:8
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR4_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR4_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR4_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR4_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR4_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR4_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR4_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR4_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR5_SHIFT                      _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR5_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR5_RANGE                      11:10
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR5_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR5_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR5_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR5_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR5_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR5_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR5_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR5_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR6_SHIFT                      _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR6_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR6_RANGE                      13:12
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR6_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR6_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR6_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR6_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR6_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR6_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR6_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR6_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR7_SHIFT                      _MK_SHIFT_CONST(14)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR7_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR7_RANGE                      15:14
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR7_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR7_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR7_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR7_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR7_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR7_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR7_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR7_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR8_SHIFT                      _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR8_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR8_RANGE                      17:16
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR8_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR8_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR8_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR8_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR8_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR8_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR8_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR8_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR9_SHIFT                      _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR9_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR9_RANGE                      19:18
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR9_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR9_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR9_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR9_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR9_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR9_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR9_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR9_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR10_SHIFT                     _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR10_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR10_RANGE                     21:20
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR10_WOFFSET                   0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR10_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR10_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR10_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR10_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR10_HOLD_LOW                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR10_HOLD_HIGH                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR10_HOLD_HIZ                  _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR11_SHIFT                     _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR11_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR11_RANGE                     23:22
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR11_WOFFSET                   0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR11_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR11_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR11_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR11_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR11_HOLD_LOW                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR11_HOLD_HIGH                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_CMD_BR11_HOLD_HIZ                  _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_SHIFT)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_RANGE                      29:28
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_DEFAULT                    _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_RESET_SHIFT                        _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_RESET_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_RESET_SHIFT)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_RESET_RANGE                        31:31
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_RESET_WOFFSET                      0x0
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_RESET_DEFAULT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_RESET_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0_XM2_DPD_IO_RESET_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM2_PAD_CMD_CTRL_0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0                  _MK_ADDR_CONST(0x1c8)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_SECURE                   0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_DUAL                     0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_SCR                      CMD_CTRL_SCR_0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_WORD_COUNT                       0x1
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR0_SHIFT                       _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR0_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR0_RANGE                       0:0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR0_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR0_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR0_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR0_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR1_SHIFT                       _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR1_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR1_RANGE                       1:1
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR1_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR1_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR1_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR1_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR2_SHIFT                       _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR2_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR2_RANGE                       2:2
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR2_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR2_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR2_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR2_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR3_SHIFT                       _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR3_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR3_RANGE                       3:3
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR3_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR3_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR3_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR3_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR4_SHIFT                       _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR4_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR4_RANGE                       4:4
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR4_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR4_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR4_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR4_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR5_SHIFT                       _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR5_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR5_RANGE                       5:5
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR5_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR5_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR5_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR5_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR6_SHIFT                       _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR6_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR6_RANGE                       6:6
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR6_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR6_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR6_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR6_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR7_SHIFT                       _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR7_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR7_RANGE                       7:7
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR7_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR7_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR7_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR7_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR8_SHIFT                       _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR8_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR8_RANGE                       8:8
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR8_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR8_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR8_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR8_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR9_SHIFT                       _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR9_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR9_RANGE                       9:9
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR9_WOFFSET                     0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR9_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR9_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR9_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR10_SHIFT                      _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR10_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR10_RANGE                      10:10
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR10_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR10_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR10_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR10_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR11_SHIFT                      _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR11_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR11_RANGE                      11:11
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR11_WOFFSET                    0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR11_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR11_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_CMD_HOLD_LOW_BR11_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_RESET_HOLD_LOW_SHIFT                 _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_RESET_HOLD_LOW_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_RESET_HOLD_LOW_SHIFT)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_RESET_HOLD_LOW_RANGE                 12:12
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_RESET_HOLD_LOW_WOFFSET                       0x0
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_RESET_HOLD_LOW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_RESET_HOLD_LOW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_RESET_HOLD_LOW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_RESET_HOLD_LOW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_RESET_HOLD_LOW_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_CMD_CTRL_0_XM2_RESET_HOLD_LOW_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0                    _MK_ADDR_CONST(0x1d0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_SECURE                     0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_DUAL                       0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_SCR                        WEAK_BIAS_SCR_0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x2fff)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x2fff)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x2fff)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR0_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR0_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR0_SHIFT)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR0_RANGE                     0:0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR0_WOFFSET                   0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR0_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR0_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR0_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR1_SHIFT                     _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR1_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR1_SHIFT)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR1_RANGE                     1:1
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR1_WOFFSET                   0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR1_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR1_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR1_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR2_SHIFT                     _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR2_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR2_SHIFT)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR2_RANGE                     2:2
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR2_WOFFSET                   0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR2_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR2_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR2_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR3_SHIFT                     _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR3_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR3_SHIFT)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR3_RANGE                     3:3
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR3_WOFFSET                   0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR3_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR3_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR3_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR4_SHIFT                     _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR4_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR4_SHIFT)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR4_RANGE                     4:4
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR4_WOFFSET                   0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR4_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR4_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR4_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR5_SHIFT                     _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR5_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR5_SHIFT)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR5_RANGE                     5:5
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR5_WOFFSET                   0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR5_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR5_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR5_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR6_SHIFT                     _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR6_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR6_SHIFT)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR6_RANGE                     6:6
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR6_WOFFSET                   0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR6_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR6_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR6_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR7_SHIFT                     _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR7_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR7_SHIFT)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR7_RANGE                     7:7
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR7_WOFFSET                   0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR7_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR7_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR7_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR8_SHIFT                     _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR8_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR8_SHIFT)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR8_RANGE                     8:8
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR8_WOFFSET                   0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR8_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR8_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR8_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR8_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR9_SHIFT                     _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR9_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR9_SHIFT)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR9_RANGE                     9:9
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR9_WOFFSET                   0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR9_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR9_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR9_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR9_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR10_SHIFT                    _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR10_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR10_SHIFT)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR10_RANGE                    10:10
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR10_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR10_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR10_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR10_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR10_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR11_SHIFT                    _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR11_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR11_SHIFT)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR11_RANGE                    11:11
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR11_WOFFSET                  0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR11_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR11_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR11_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR11_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTT_E_WB_BR11_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTTCDB_E_WB_COMP_SHIFT                 _MK_SHIFT_CONST(13)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTTCDB_E_WB_COMP_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTTCDB_E_WB_COMP_SHIFT)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTTCDB_E_WB_COMP_RANGE                 13:13
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTTCDB_E_WB_COMP_WOFFSET                       0x0
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTTCDB_E_WB_COMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTTCDB_E_WB_COMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTTCDB_E_WB_COMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTTCDB_E_WB_COMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTTCDB_E_WB_COMP_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0_XM2_VTTCDB_E_WB_COMP_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0                     _MK_ADDR_CONST(0x1d4)
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_SECURE                      0x0
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_DUAL                        0x0
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_SCR                         VDDP_SEL_SCR_0
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_XM2_VDDP_SEL_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_XM2_VDDP_SEL_FIELD                  _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_XM2_VDDP_SEL_SHIFT)
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_XM2_VDDP_SEL_RANGE                  1:0
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_XM2_VDDP_SEL_WOFFSET                        0x0
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_XM2_VDDP_SEL_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_XM2_VDDP_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_XM2_VDDP_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_XM2_VDDP_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_XM2_VDDP_SEL_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0_XM2_VDDP_SEL_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0                      _MK_ADDR_CONST(0x1d8)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_SECURE                       0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_DUAL                         0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_SCR                  XM3_SEL_DPD_SCR_0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x1fff0000)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR0_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR0_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR1_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR1_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR2_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR2_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR3_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR3_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR4_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR4_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR5_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR5_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR6_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR6_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR7_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR7_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR8_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR8_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR9_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR9_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR10_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR10_INIT_ENUM                       ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR11_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR11_INIT_ENUM                       ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_CMD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_RESET_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_RESET_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_RESET_RANGE                      28:28
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_RESET_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_RESET_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_RESET_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_RESET_INIT_ENUM                  ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_RESET_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0_XM3_SEL_DPD_RESET_ON                 _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0                  _MK_ADDR_CONST(0x1dc)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SECURE                   0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_DUAL                     0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SCR                      XM3_SEL_DPD_SCR_0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_WORD_COUNT                       0x1
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_RESET_VAL                        _MK_MASK_CONST(0x1fff0000)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_RESET_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_READ_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR0_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR0_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR1_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR1_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR2_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR2_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR3_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR3_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR4_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR4_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR5_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR5_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR6_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR6_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR7_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR7_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR8_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR8_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR9_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR9_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR10_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR10_INIT_ENUM                       ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR11_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR11_INIT_ENUM                       ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_CMD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_RESET_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_RESET_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_RESET_RANGE                      28:28
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_RESET_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_RESET_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_RESET_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_RESET_INIT_ENUM                  ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_RESET_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0_SET_XM3_SEL_DPD_RESET_ON                 _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0                  _MK_ADDR_CONST(0x1e0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_SECURE                   0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_DUAL                     0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_SCR                      XM3_SEL_DPD_SCR_0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_WORD_COUNT                       0x1
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_RESET_VAL                        _MK_MASK_CONST(0x1fff0000)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_RESET_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_READ_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR0_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR0_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR1_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR1_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR2_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR2_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR3_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR3_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR4_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR4_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR5_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR5_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR6_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR6_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR7_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR7_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR8_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR8_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR9_DEFAULT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR9_INIT_ENUM                        ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR10_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR10_INIT_ENUM                       ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR11_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR11_INIT_ENUM                       ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_CMD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_RESET_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_RESET_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_RESET_RANGE                      28:28
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_RESET_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_RESET_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_RESET_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_RESET_INIT_ENUM                  ON
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_RESET_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0_CLR_XM3_SEL_DPD_RESET_ON                 _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0                        _MK_ADDR_CONST(0x1e4)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_SECURE                         0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_DUAL                   0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_SCR                    XM3_E_DPD_SCR_0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_WORD_COUNT                     0x1
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x10000)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_READ_MASK                      _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR0_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR0_RANGE                    0:0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR1_SHIFT                    _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR1_RANGE                    1:1
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR2_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR2_RANGE                    2:2
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR3_SHIFT                    _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR3_RANGE                    3:3
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR4_SHIFT                    _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR4_RANGE                    4:4
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR5_SHIFT                    _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR5_RANGE                    5:5
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR6_SHIFT                    _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR6_RANGE                    6:6
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR7_SHIFT                    _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR7_RANGE                    7:7
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR8_SHIFT                    _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR8_RANGE                    8:8
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR9_SHIFT                    _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR9_RANGE                    9:9
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR10_SHIFT                   _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR10_RANGE                   10:10
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR11_SHIFT                   _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR11_RANGE                   11:11
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_COMP_SHIFT                   _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_COMP_RANGE                   12:12
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_COMP_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_RESET_SHIFT                  _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_RESET_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_RESET_RANGE                  16:16
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_RESET_WOFFSET                        0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_RESET_INIT_ENUM                      ON
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_RESET_OFF                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0_XM3_E_DPD_RESET_ON                     _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0                    _MK_ADDR_CONST(0x1e8)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SECURE                     0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_DUAL                       0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SCR                        XM3_E_DPD_SCR_0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_RESET_VAL                  _MK_MASK_CONST(0x10000)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_RESET_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_READ_MASK                  _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_WRITE_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR0_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR0_RANGE                    0:0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR1_SHIFT                    _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR1_RANGE                    1:1
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR2_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR2_RANGE                    2:2
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR3_SHIFT                    _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR3_RANGE                    3:3
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR4_SHIFT                    _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR4_RANGE                    4:4
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR5_SHIFT                    _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR5_RANGE                    5:5
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR6_SHIFT                    _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR6_RANGE                    6:6
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR7_SHIFT                    _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR7_RANGE                    7:7
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR8_SHIFT                    _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR8_RANGE                    8:8
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR9_SHIFT                    _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR9_RANGE                    9:9
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR10_SHIFT                   _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR10_RANGE                   10:10
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR11_SHIFT                   _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR11_RANGE                   11:11
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_COMP_SHIFT                   _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_COMP_RANGE                   12:12
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_COMP_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_RESET_SHIFT                  _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_RESET_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_RESET_RANGE                  16:16
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_RESET_WOFFSET                        0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_RESET_INIT_ENUM                      ON
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_RESET_OFF                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0_SET_XM3_E_DPD_RESET_ON                     _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0                    _MK_ADDR_CONST(0x1ec)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_SECURE                     0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_DUAL                       0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_SCR                        XM3_E_DPD_SCR_0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_RESET_VAL                  _MK_MASK_CONST(0x10000)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_RESET_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_READ_MASK                  _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_WRITE_MASK                         _MK_MASK_CONST(0x11fff)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR0_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR0_RANGE                    0:0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR1_SHIFT                    _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR1_RANGE                    1:1
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR2_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR2_RANGE                    2:2
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR3_SHIFT                    _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR3_RANGE                    3:3
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR4_SHIFT                    _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR4_RANGE                    4:4
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR5_SHIFT                    _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR5_RANGE                    5:5
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR6_SHIFT                    _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR6_RANGE                    6:6
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR7_SHIFT                    _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR7_RANGE                    7:7
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR8_SHIFT                    _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR8_RANGE                    8:8
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR9_SHIFT                    _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR9_RANGE                    9:9
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR10_SHIFT                   _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR10_RANGE                   10:10
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR11_SHIFT                   _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR11_RANGE                   11:11
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_COMP_SHIFT                   _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_COMP_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_COMP_RANGE                   12:12
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_COMP_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_RESET_SHIFT                  _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_RESET_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_RESET_SHIFT)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_RESET_RANGE                  16:16
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_RESET_WOFFSET                        0x0
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_RESET_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_RESET_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_RESET_INIT_ENUM                      ON
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_RESET_OFF                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0_CLR_XM3_E_DPD_RESET_ON                     _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0                       _MK_ADDR_CONST(0x1f0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_SECURE                        0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_DUAL                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_SCR                   XM3_EDPD_BG_VTTGEN_SCR_0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_WORD_COUNT                    0x1
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_COMP_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_BG_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_COMP_SHIFT                   _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_COMP_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_COMP_RANGE                   28:28
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0_XM3_E_DPD_VTTGEN_COMP_ON                      _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0                   _MK_ADDR_CONST(0x1f4)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SECURE                    0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_DUAL                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SCR                       XM3_EDPD_BG_VTTGEN_SCR_0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_WORD_COUNT                        0x1
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_RESET_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_COMP_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_BG_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_COMP_SHIFT                   _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_COMP_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_COMP_RANGE                   28:28
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0_SET_XM3_E_DPD_VTTGEN_COMP_ON                      _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0                   _MK_ADDR_CONST(0x1f8)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SECURE                    0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_DUAL                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SCR                       XM3_EDPD_BG_VTTGEN_SCR_0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_WORD_COUNT                        0x1
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_RESET_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR0_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR0_RANGE                        0:0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR0_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR0_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR0_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR0_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR1_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR1_RANGE                        1:1
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR1_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR1_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR1_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR1_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR2_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR2_RANGE                        2:2
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR2_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR2_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR2_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR2_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR3_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR3_RANGE                        3:3
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR3_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR3_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR3_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR3_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR4_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR4_RANGE                        4:4
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR4_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR4_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR4_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR4_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR5_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR5_RANGE                        5:5
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR5_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR5_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR5_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR5_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR6_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR6_RANGE                        6:6
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR6_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR6_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR6_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR6_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR7_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR7_RANGE                        7:7
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR7_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR7_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR7_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR7_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR8_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR8_RANGE                        8:8
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR8_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR8_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR8_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR8_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR9_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR9_RANGE                        9:9
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR9_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR9_INIT_ENUM                    OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR9_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR9_ON                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR10_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR10_RANGE                       10:10
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR10_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR10_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR10_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR10_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR11_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR11_RANGE                       11:11
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR11_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR11_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR11_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_BR11_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_COMP_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_COMP_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_COMP_RANGE                       12:12
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_COMP_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_COMP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_COMP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_COMP_INIT_ENUM                   OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_COMP_OFF                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_BG_COMP_ON                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR0_SHIFT                    _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR0_RANGE                    16:16
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR0_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR0_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR0_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR0_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR1_SHIFT                    _MK_SHIFT_CONST(17)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR1_RANGE                    17:17
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR1_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR1_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR1_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR1_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR2_SHIFT                    _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR2_RANGE                    18:18
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR2_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR2_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR2_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR2_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR3_SHIFT                    _MK_SHIFT_CONST(19)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR3_RANGE                    19:19
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR3_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR3_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR3_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR3_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR4_SHIFT                    _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR4_RANGE                    20:20
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR4_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR4_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR4_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR4_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR5_SHIFT                    _MK_SHIFT_CONST(21)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR5_RANGE                    21:21
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR5_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR5_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR5_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR5_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR6_SHIFT                    _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR6_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR6_RANGE                    22:22
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR6_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR6_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR6_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR6_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR6_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR6_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR7_SHIFT                    _MK_SHIFT_CONST(23)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR7_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR7_RANGE                    23:23
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR7_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR7_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR7_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR7_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR8_SHIFT                    _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR8_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR8_RANGE                    24:24
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR8_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR8_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR8_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR8_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR8_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR8_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR9_SHIFT                    _MK_SHIFT_CONST(25)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR9_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR9_RANGE                    25:25
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR9_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR9_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR9_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR9_INIT_ENUM                        OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR9_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR9_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR10_SHIFT                   _MK_SHIFT_CONST(26)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR10_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR10_RANGE                   26:26
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR10_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR10_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR10_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR10_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR10_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR10_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR11_SHIFT                   _MK_SHIFT_CONST(27)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR11_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR11_RANGE                   27:27
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR11_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR11_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR11_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR11_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR11_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_BR11_ON                      _MK_ENUM_CONST(1)

#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_COMP_SHIFT                   _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_COMP_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_COMP_SHIFT)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_COMP_RANGE                   28:28
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_COMP_WOFFSET                 0x0
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_COMP_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_COMP_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_COMP_INIT_ENUM                       OFF
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_COMP_OFF                     _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0_CLR_XM3_E_DPD_VTTGEN_COMP_ON                      _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0                       _MK_ADDR_CONST(0x1fc)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_SECURE                        0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_DUAL                  0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_SCR                   DPD_IO_SCR_0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_WORD_COUNT                    0x1
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0xb0000000)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0xb0ffffff)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_READ_MASK                     _MK_MASK_CONST(0xb0ffffff)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0xb0ffffff)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR0_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR0_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR0_RANGE                      1:0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR0_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR0_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR0_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR0_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR0_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR0_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR1_SHIFT                      _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR1_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR1_RANGE                      3:2
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR1_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR1_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR1_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR1_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR1_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR1_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR2_SHIFT                      _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR2_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR2_RANGE                      5:4
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR2_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR2_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR2_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR2_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR2_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR2_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR2_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR2_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR3_SHIFT                      _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR3_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR3_RANGE                      7:6
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR3_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR3_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR3_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR3_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR3_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR3_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR3_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR3_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR4_SHIFT                      _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR4_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR4_RANGE                      9:8
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR4_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR4_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR4_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR4_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR4_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR4_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR4_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR4_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR5_SHIFT                      _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR5_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR5_RANGE                      11:10
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR5_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR5_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR5_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR5_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR5_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR5_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR5_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR5_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR6_SHIFT                      _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR6_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR6_RANGE                      13:12
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR6_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR6_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR6_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR6_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR6_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR6_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR6_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR6_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR7_SHIFT                      _MK_SHIFT_CONST(14)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR7_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR7_RANGE                      15:14
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR7_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR7_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR7_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR7_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR7_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR7_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR7_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR7_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR8_SHIFT                      _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR8_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR8_RANGE                      17:16
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR8_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR8_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR8_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR8_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR8_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR8_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR8_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR8_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR9_SHIFT                      _MK_SHIFT_CONST(18)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR9_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR9_RANGE                      19:18
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR9_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR9_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR9_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR9_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR9_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR9_HOLD_LOW                   _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR9_HOLD_HIGH                  _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR9_HOLD_HIZ                   _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR10_SHIFT                     _MK_SHIFT_CONST(20)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR10_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR10_RANGE                     21:20
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR10_WOFFSET                   0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR10_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR10_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR10_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR10_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR10_HOLD_LOW                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR10_HOLD_HIGH                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR10_HOLD_HIZ                  _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR11_SHIFT                     _MK_SHIFT_CONST(22)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR11_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR11_RANGE                     23:22
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR11_WOFFSET                   0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR11_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR11_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR11_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR11_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR11_HOLD_LOW                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR11_HOLD_HIGH                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_CMD_BR11_HOLD_HIZ                  _MK_ENUM_CONST(2)

#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_SHIFT                      _MK_SHIFT_CONST(28)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_FIELD                      _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_SHIFT)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_RANGE                      29:28
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_DEFAULT                    _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_RESET_SHIFT                        _MK_SHIFT_CONST(31)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_RESET_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_RESET_SHIFT)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_RESET_RANGE                        31:31
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_RESET_WOFFSET                      0x0
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_RESET_DEFAULT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_RESET_PARITY_PROTECTION                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0_XM3_DPD_IO_RESET_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM3_PAD_CMD_CTRL_0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0                  _MK_ADDR_CONST(0x200)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_SECURE                   0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_DUAL                     0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_SCR                      CMD_CTRL_SCR_0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_WORD_COUNT                       0x1
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR0_SHIFT                       _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR0_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR0_RANGE                       0:0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR0_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR0_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR0_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR0_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR1_SHIFT                       _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR1_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR1_RANGE                       1:1
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR1_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR1_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR1_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR1_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR2_SHIFT                       _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR2_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR2_RANGE                       2:2
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR2_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR2_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR2_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR2_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR3_SHIFT                       _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR3_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR3_RANGE                       3:3
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR3_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR3_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR3_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR3_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR4_SHIFT                       _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR4_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR4_RANGE                       4:4
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR4_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR4_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR4_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR4_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR5_SHIFT                       _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR5_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR5_RANGE                       5:5
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR5_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR5_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR5_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR5_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR6_SHIFT                       _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR6_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR6_RANGE                       6:6
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR6_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR6_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR6_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR6_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR7_SHIFT                       _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR7_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR7_RANGE                       7:7
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR7_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR7_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR7_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR7_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR8_SHIFT                       _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR8_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR8_RANGE                       8:8
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR8_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR8_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR8_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR8_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR9_SHIFT                       _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR9_FIELD                       _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR9_RANGE                       9:9
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR9_WOFFSET                     0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR9_DEFAULT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR9_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR9_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR10_SHIFT                      _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR10_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR10_RANGE                      10:10
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR10_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR10_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR10_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR10_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR11_SHIFT                      _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR11_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR11_RANGE                      11:11
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR11_WOFFSET                    0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR11_DEFAULT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR11_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_CMD_HOLD_LOW_BR11_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_RESET_HOLD_LOW_SHIFT                 _MK_SHIFT_CONST(12)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_RESET_HOLD_LOW_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_RESET_HOLD_LOW_SHIFT)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_RESET_HOLD_LOW_RANGE                 12:12
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_RESET_HOLD_LOW_WOFFSET                       0x0
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_RESET_HOLD_LOW_DEFAULT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_RESET_HOLD_LOW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_RESET_HOLD_LOW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_RESET_HOLD_LOW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_RESET_HOLD_LOW_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_CMD_CTRL_0_XM3_RESET_HOLD_LOW_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0                    _MK_ADDR_CONST(0x208)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_SECURE                     0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_DUAL                       0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_SCR                        WEAK_BIAS_SCR_0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x2fff)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x2fff)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x2fff)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR0_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR0_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR0_SHIFT)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR0_RANGE                     0:0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR0_WOFFSET                   0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR0_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR0_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR0_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR1_SHIFT                     _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR1_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR1_SHIFT)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR1_RANGE                     1:1
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR1_WOFFSET                   0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR1_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR1_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR1_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR2_SHIFT                     _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR2_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR2_SHIFT)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR2_RANGE                     2:2
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR2_WOFFSET                   0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR2_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR2_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR2_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR3_SHIFT                     _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR3_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR3_SHIFT)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR3_RANGE                     3:3
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR3_WOFFSET                   0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR3_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR3_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR3_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR4_SHIFT                     _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR4_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR4_SHIFT)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR4_RANGE                     4:4
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR4_WOFFSET                   0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR4_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR4_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR4_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR5_SHIFT                     _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR5_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR5_SHIFT)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR5_RANGE                     5:5
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR5_WOFFSET                   0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR5_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR5_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR5_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR6_SHIFT                     _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR6_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR6_SHIFT)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR6_RANGE                     6:6
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR6_WOFFSET                   0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR6_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR6_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR6_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR7_SHIFT                     _MK_SHIFT_CONST(7)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR7_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR7_SHIFT)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR7_RANGE                     7:7
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR7_WOFFSET                   0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR7_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR7_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR7_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR8_SHIFT                     _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR8_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR8_SHIFT)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR8_RANGE                     8:8
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR8_WOFFSET                   0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR8_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR8_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR8_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR8_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR9_SHIFT                     _MK_SHIFT_CONST(9)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR9_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR9_SHIFT)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR9_RANGE                     9:9
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR9_WOFFSET                   0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR9_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR9_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR9_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR9_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR10_SHIFT                    _MK_SHIFT_CONST(10)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR10_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR10_SHIFT)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR10_RANGE                    10:10
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR10_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR10_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR10_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR10_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR10_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR11_SHIFT                    _MK_SHIFT_CONST(11)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR11_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR11_SHIFT)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR11_RANGE                    11:11
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR11_WOFFSET                  0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR11_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR11_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR11_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR11_PARITY_PROTECTION                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTT_E_WB_BR11_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTTCDB_E_WB_COMP_SHIFT                 _MK_SHIFT_CONST(13)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTTCDB_E_WB_COMP_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTTCDB_E_WB_COMP_SHIFT)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTTCDB_E_WB_COMP_RANGE                 13:13
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTTCDB_E_WB_COMP_WOFFSET                       0x0
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTTCDB_E_WB_COMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTTCDB_E_WB_COMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTTCDB_E_WB_COMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTTCDB_E_WB_COMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTTCDB_E_WB_COMP_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0_XM3_VTTCDB_E_WB_COMP_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0                     _MK_ADDR_CONST(0x20c)
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_SECURE                      0x0
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_DUAL                        0x0
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_SCR                         VDDP_SEL_SCR_0
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_XM3_VDDP_SEL_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_XM3_VDDP_SEL_FIELD                  _MK_FIELD_CONST(0x3, MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_XM3_VDDP_SEL_SHIFT)
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_XM3_VDDP_SEL_RANGE                  1:0
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_XM3_VDDP_SEL_WOFFSET                        0x0
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_XM3_VDDP_SEL_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_XM3_VDDP_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_XM3_VDDP_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_XM3_VDDP_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_XM3_VDDP_SEL_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0_XM3_VDDP_SEL_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_EC_FEATURE_0
#define MSS_AON_CFG_EC_FEATURE_0                        _MK_ADDR_CONST(0x300)
#define MSS_AON_CFG_EC_FEATURE_0_SECURE                         0x0
#define MSS_AON_CFG_EC_FEATURE_0_DUAL                   0x0
#define MSS_AON_CFG_EC_FEATURE_0_SCR                    EC_SCR_0
#define MSS_AON_CFG_EC_FEATURE_0_WORD_COUNT                     0x1
#define MSS_AON_CFG_EC_FEATURE_0_RESET_VAL                      _MK_MASK_CONST(0x50001)
#define MSS_AON_CFG_EC_FEATURE_0_RESET_MASK                     _MK_MASK_CONST(0xffff003f)
#define MSS_AON_CFG_EC_FEATURE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_FEATURE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_FEATURE_0_READ_MASK                      _MK_MASK_CONST(0xffff003f)
#define MSS_AON_CFG_EC_FEATURE_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SHIFT                  _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_FIELD                  _MK_FIELD_CONST(0xffff, MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SHIFT)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_RANGE                  31:16
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_WOFFSET                        0x0
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_DEFAULT                        _MK_MASK_CONST(0x5)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SLICES_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SLICES_FIELD                   _MK_FIELD_CONST(0x3f, MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SLICES_SHIFT)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SLICES_RANGE                   5:0
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SLICES_WOFFSET                 0x0
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SLICES_DEFAULT                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SLICES_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SLICES_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SLICES_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SLICES_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_FEATURE_0_NUM_ERR_SLICES_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_EC_SWRESET_0
#define MSS_AON_CFG_EC_SWRESET_0                        _MK_ADDR_CONST(0x304)
#define MSS_AON_CFG_EC_SWRESET_0_SECURE                         0x0
#define MSS_AON_CFG_EC_SWRESET_0_DUAL                   0x0
#define MSS_AON_CFG_EC_SWRESET_0_SCR                    EC_SCR_0
#define MSS_AON_CFG_EC_SWRESET_0_WORD_COUNT                     0x1
#define MSS_AON_CFG_EC_SWRESET_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_SWRESET_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_SWRESET_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_SWRESET_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_SWRESET_0_READ_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_SWRESET_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_SWRESET_0_SWRST_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_SWRESET_0_SWRST_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_SWRESET_0_SWRST_SHIFT)
#define MSS_AON_CFG_EC_SWRESET_0_SWRST_RANGE                    0:0
#define MSS_AON_CFG_EC_SWRESET_0_SWRST_WOFFSET                  0x0
#define MSS_AON_CFG_EC_SWRESET_0_SWRST_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_SWRESET_0_SWRST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_SWRESET_0_SWRST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_SWRESET_0_SWRST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_SWRESET_0_SWRST_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_SWRESET_0_SWRST_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_EC_MISSIONERR_TYPE_0
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0                        _MK_ADDR_CONST(0x308)
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_SECURE                         0x0
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_DUAL                   0x0
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_SCR                    EC_SCR_0
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_WORD_COUNT                     0x1
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_RESET_VAL                      _MK_MASK_CONST(0x5)
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_RESET_MASK                     _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_READ_MASK                      _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_CODE_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_CODE_FIELD                     _MK_FIELD_CONST(0x3f, MSS_AON_CFG_EC_MISSIONERR_TYPE_0_CODE_SHIFT)
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_CODE_RANGE                     5:0
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_CODE_WOFFSET                   0x0
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_CODE_DEFAULT                   _MK_MASK_CONST(0x5)
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_CODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_CODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_CODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_CODE_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_TYPE_0_CODE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0                  _MK_ADDR_CONST(0x30c)
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_SECURE                   0x0
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_DUAL                     0x0
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_SCR                      EC_SCR_0
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_WORD_COUNT                       0x1
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_RESET_MASK                       _MK_MASK_CONST(0x1ff)
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_VALUE_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_VALUE_FIELD                      _MK_FIELD_CONST(0x1ff, MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_VALUE_SHIFT)
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_VALUE_RANGE                      8:0
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_VALUE_WOFFSET                    0x0
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_VALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_VALUE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0_VALUE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Reserved address 0x310

// Register MSS_AON_CFG_EC_MISSIONERR_INDEX_0
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0                       _MK_ADDR_CONST(0x314)
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_SECURE                        0x0
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_DUAL                  0x0
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_SCR                   EC_SCR_0
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_WORD_COUNT                    0x1
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_RESET_MASK                    _MK_MASK_CONST(0x7)
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_READ_MASK                     _MK_MASK_CONST(0x7)
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_WRITE_MASK                    _MK_MASK_CONST(0x7)
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_IDX_SHIFT                     _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_IDX_FIELD                     _MK_FIELD_CONST(0x7, MSS_AON_CFG_EC_MISSIONERR_INDEX_0_IDX_SHIFT)
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_IDX_RANGE                     2:0
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_IDX_WOFFSET                   0x0
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_IDX_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_IDX_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_IDX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_IDX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_IDX_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_MISSIONERR_INDEX_0_IDX_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0                  _MK_ADDR_CONST(0x318)
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_SECURE                   0x0
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_DUAL                     0x0
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_SCR                      EC_SCR_0
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_WORD_COUNT                       0x1
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_RESET_VAL                        _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_COUNT_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_COUNT_FIELD                      _MK_FIELD_CONST(0xff, MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_COUNT_SHIFT)
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_COUNT_RANGE                      7:0
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_COUNT_WOFFSET                    0x0
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_COUNT_DEFAULT                    _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_COUNT_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_COUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_COUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_COUNT_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0_COUNT_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0                       _MK_ADDR_CONST(0x31c)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_SECURE                        0x0
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_DUAL                  0x0
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_SCR                   EC_SCR_0
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_WORD_COUNT                    0x1
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_VALUE_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_VALUE_FIELD                   _MK_FIELD_CONST(0xff, MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_VALUE_SHIFT)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_VALUE_RANGE                   7:0
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_VALUE_WOFFSET                 0x0
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_VALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_VALUE_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_VALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_VALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_VALUE_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_VALUE_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_VALUE_LOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0_VALUE_UNLOCK                  _MK_ENUM_CONST(225)


// Reserved address 0x320

// Reserved address 0x324

// Reserved address 0x328

// Reserved address 0x32c

// Register MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0                    _MK_ADDR_CONST(0x330)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_SECURE                     0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_DUAL                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_SCR                        EC_SCR_0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_RESET_VAL                  _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_SHIFT                 _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_RANGE                 5:5
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_DEFAULT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_DISABLE                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_ENABLE                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_SHIFT                 _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_RANGE                 4:4
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_DEFAULT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_DISABLE                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_ENABLE                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_SHIFT                 _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_RANGE                 3:3
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_DEFAULT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_DISABLE                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_ENABLE                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_SHIFT                 _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_RANGE                 2:2
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_DEFAULT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_DISABLE                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_ENABLE                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_SHIFT                 _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_RANGE                 1:1
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_DEFAULT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_DISABLE                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_ENABLE                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_RANGE                 0:0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_DEFAULT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_DISABLE                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_ENABLE                        _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0                     _MK_ADDR_CONST(0x334)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_SECURE                      0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_DUAL                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_SCR                         EC_SCR_0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_READ_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_SHIFT                  _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_RANGE                  5:5
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_NOFORCE                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_FORCE                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_SHIFT                  _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_RANGE                  4:4
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_NOFORCE                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_FORCE                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_SHIFT                  _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_RANGE                  3:3
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_NOFORCE                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_FORCE                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_SHIFT                  _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_RANGE                  2:2
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_NOFORCE                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_FORCE                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_SHIFT                  _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_RANGE                  1:1
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_NOFORCE                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_FORCE                  _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_RANGE                  0:0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_NOFORCE                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_FORCE                  _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0                    _MK_ADDR_CONST(0x338)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_SECURE                     0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_DUAL                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_SCR                        EC_SCR_0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_SHIFT                 _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_RANGE                 5:5
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_SHIFT                 _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_RANGE                 4:4
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_SHIFT                 _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_RANGE                 3:3
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_SHIFT                 _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_RANGE                 2:2
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_SHIFT                 _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_RANGE                 1:1
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_RANGE                 0:0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0                    _MK_ADDR_CONST(0x33c)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_SECURE                     0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_DUAL                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_SCR                        EC_SCR_0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_WORD_COUNT                         0x1
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_SHIFT                 _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_RANGE                 5:5
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_DISABLE                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_ENABLE                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_SHIFT                 _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_RANGE                 4:4
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_DISABLE                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_ENABLE                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_SHIFT                 _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_RANGE                 3:3
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_DISABLE                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_ENABLE                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_SHIFT                 _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_RANGE                 2:2
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_DISABLE                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_ENABLE                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_SHIFT                 _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_RANGE                 1:1
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_DISABLE                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_ENABLE                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_FIELD                 _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_RANGE                 0:0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_WOFFSET                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_DISABLE                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_ENABLE                        _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0                     _MK_ADDR_CONST(0x340)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_SECURE                      0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_DUAL                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_SCR                         EC_SCR_0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_RESET_VAL                   _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_SHIFT                  _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_RANGE                  5:5
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_DISABLE                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_ENABLE                 _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_SHIFT                  _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_RANGE                  4:4
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_DISABLE                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_ENABLE                 _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_SHIFT                  _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_RANGE                  3:3
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_DISABLE                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_ENABLE                 _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_SHIFT                  _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_RANGE                  2:2
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_DISABLE                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_ENABLE                 _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_SHIFT                  _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_RANGE                  1:1
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_DISABLE                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_ENABLE                 _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_RANGE                  0:0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_DEFAULT                        _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_DISABLE                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_ENABLE                 _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0                      _MK_ADDR_CONST(0x344)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_SECURE                       0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_DUAL                         0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_SCR                  EC_SCR_0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_READ_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_SHIFT                   _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_RANGE                   5:5
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_WOFFSET                 0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_NOFORCE                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_FORCE                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_SHIFT                   _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_RANGE                   4:4
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_WOFFSET                 0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_NOFORCE                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_FORCE                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_SHIFT                   _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_RANGE                   3:3
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_WOFFSET                 0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_NOFORCE                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_FORCE                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_SHIFT                   _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_RANGE                   2:2
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_WOFFSET                 0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_NOFORCE                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_FORCE                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_SHIFT                   _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_RANGE                   1:1
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_WOFFSET                 0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_NOFORCE                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_FORCE                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_FIELD                   _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_RANGE                   0:0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_WOFFSET                 0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_NOFORCE                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_FORCE                   _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0                     _MK_ADDR_CONST(0x348)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_SECURE                      0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_DUAL                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_SCR                         EC_SCR_0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_WORD_COUNT                  0x1
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_SHIFT                  _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_RANGE                  5:5
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_SHIFT                  _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_RANGE                  4:4
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_SHIFT                  _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_RANGE                  3:3
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_SHIFT                  _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_RANGE                  2:2
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_SHIFT                  _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_RANGE                  1:1
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_SHIFT                  _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_FIELD                  _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_RANGE                  0:0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_WOFFSET                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Reserved address 0x34c

// Register MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0                       _MK_ADDR_CONST(0x350)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_SECURE                        0x0
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_DUAL                  0x0
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_SCR                   EC_SCR_0
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_WORD_COUNT                    0x1
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_RESET_MASK                    _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_READ_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_WRITE_MASK                    _MK_MASK_CONST(0x3f)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_SHIFT                    _MK_SHIFT_CONST(5)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_RANGE                    5:5
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_WOFFSET                  0x0
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_NORELOAD                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_RELOAD                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_SHIFT                    _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_RANGE                    4:4
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_WOFFSET                  0x0
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_NORELOAD                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_RELOAD                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_SHIFT                    _MK_SHIFT_CONST(3)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_RANGE                    3:3
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_WOFFSET                  0x0
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_NORELOAD                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_RELOAD                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_RANGE                    2:2
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_WOFFSET                  0x0
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_NORELOAD                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_RELOAD                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_SHIFT                    _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_RANGE                    1:1
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_WOFFSET                  0x0
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_NORELOAD                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_RELOAD                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_SHIFT)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_RANGE                    0:0
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_WOFFSET                  0x0
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_NORELOAD                 _MK_ENUM_CONST(0)
#define MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_RELOAD                   _MK_ENUM_CONST(1)


// Reserved address 0x354

// Reserved address 0x358

// Reserved address 0x35c

//
// REGISTER LIST
//
#define LIST_ARMSS_AON_CFG_REGS(_op_) \
_op_(MSS_AON_CFG_CLK_DIVIDER_0) \
_op_(MSS_AON_CFG_KEY_STATUS_0) \
_op_(MSS_AON_CFG_KEY_CPU_CONTROL_0) \
_op_(MSS_AON_CFG_KEY_CPU_WR_DATA_0) \
_op_(MSS_AON_CFG_KEY_CPU_RD_DATA_0) \
_op_(MSS_AON_CFG_KEY3_CONTROL_0) \
_op_(MSS_AON_CFG_KEY0_CONTROL_0) \
_op_(MSS_AON_CFG_KEY0_SCRATCH_0) \
_op_(MSS_AON_CFG_KEY1_CONTROL_0) \
_op_(MSS_AON_CFG_KEY2_CONTROL_0) \
_op_(MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0) \
_op_(MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_SET_0) \
_op_(MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0) \
_op_(MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0) \
_op_(MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_SET_0) \
_op_(MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0) \
_op_(MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0) \
_op_(MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_SET_0) \
_op_(MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0) \
_op_(MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0) \
_op_(MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_SET_0) \
_op_(MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0) \
_op_(MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0) \
_op_(MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_SET_0) \
_op_(MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0) \
_op_(MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0) \
_op_(MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_SET_0) \
_op_(MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0) \
_op_(MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0) \
_op_(MSS_AON_CFG_XM1_PAD_DPD_IO_CTRL_0) \
_op_(MSS_AON_CFG_XM0_PAD_CMD_CTRL_0) \
_op_(MSS_AON_CFG_XM1_PAD_CMD_CTRL_0) \
_op_(MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0) \
_op_(MSS_AON_CFG_XM1_PAD_WEAK_BIAS_CTRL_0) \
_op_(MSS_AON_CFG_XM0_PAD_VDDP_SEL_CTRL_0) \
_op_(MSS_AON_CFG_XM1_PAD_VDDP_SEL_CTRL_0) \
_op_(MSS_AON_CFG_XM0_PAD_MISC_CTRL_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ1_DATA_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ2_CTRL_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ2_DATA_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ3_CTRL_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ3_DATA_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ4_CTRL_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ4_DATA_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ5_CTRL_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ5_DATA_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ6_CTRL_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ7_DATA_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ8_CTRL_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ8_DATA_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ9_CTRL_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ9_DATA_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ10_CTRL_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ10_DATA_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ11_CTRL_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ11_DATA_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ12_CTRL_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_SEQ12_DATA_REG_0) \
_op_(MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_1) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_2) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_3) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_4) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_5) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_6) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_7) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_8) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_9) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_10) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_11) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_12) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_13) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_14) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_15) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_16) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_17) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_18) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_19) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_20) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_21) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_22) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_23) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_24) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_25) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_26) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_27) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_28) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_29) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_30) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_31) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_32) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_33) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_34) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_35) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_36) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_37) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_38) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_39) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_40) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_41) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_42) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_43) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_44) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_45) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_46) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_47) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_48) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_49) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_50) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_51) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_52) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_53) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_54) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_55) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_56) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_57) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_58) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_59) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_60) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_61) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_62) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_63) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_64) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_65) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_66) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_67) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_68) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_69) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_70) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_71) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_72) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_73) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_74) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_75) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_76) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_77) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_78) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_79) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_80) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_81) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_82) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_83) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_84) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_85) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_86) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_87) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_88) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_89) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_90) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_91) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_92) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_93) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_94) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_95) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_96) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_97) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_98) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_99) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_100) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_101) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_102) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_103) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_104) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_105) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_106) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_107) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_108) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_109) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_110) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_111) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_112) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_113) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_114) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_115) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_116) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_117) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_118) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_119) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_120) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_121) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_122) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_123) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_124) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_125) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_126) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_127) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_128) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_129) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_130) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_131) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_132) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_133) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_134) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_135) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_136) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_137) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_138) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_139) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_140) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_141) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_142) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_143) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_144) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_145) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_146) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_147) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_148) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_149) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_150) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_151) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_152) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_153) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_154) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_155) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_156) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_157) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_158) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_159) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_160) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_161) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_162) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_163) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_164) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_165) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_166) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_167) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_168) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_169) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_170) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_171) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_172) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_173) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_174) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_175) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_176) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_177) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_178) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_179) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_180) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_181) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_182) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_183) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_184) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_185) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_186) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_187) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_188) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_189) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_190) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_191) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_192) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_193) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_194) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_195) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_196) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_197) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_198) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_199) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_200) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_201) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_202) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_203) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_204) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_205) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_206) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_207) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_208) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_209) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_210) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_211) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_212) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_213) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_214) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_215) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_216) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_217) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_218) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_219) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_220) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_221) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_222) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_223) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_224) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_225) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_226) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_227) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_228) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_229) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_230) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_231) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_232) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_233) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_234) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_235) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_236) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_237) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_238) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_239) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_240) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_241) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_242) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_243) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_244) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_245) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_246) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_247) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_248) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_249) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_250) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_251) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_252) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_253) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_254) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_255) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_256) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_257) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_258) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_259) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_260) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_261) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_262) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_263) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_264) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_265) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_266) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_267) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_268) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_269) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_270) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_271) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_272) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_273) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_274) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_275) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_276) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_277) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_278) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_279) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_280) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_281) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_282) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_283) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_284) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_285) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_286) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_287) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_288) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_289) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_290) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_291) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_292) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_293) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_294) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_295) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_296) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_297) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_298) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_299) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_300) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_301) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_302) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_303) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_304) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_305) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_306) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_307) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_308) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_309) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_310) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_311) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_312) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_313) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_314) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_315) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_316) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_317) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_318) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_319) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_320) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_321) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_322) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_323) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_324) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_325) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_326) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_327) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_328) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_329) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_330) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_331) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_332) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_333) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_334) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_335) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_336) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_337) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_338) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_339) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_340) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_341) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_342) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_343) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_344) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_345) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_346) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_347) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_348) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_349) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_350) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_351) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_352) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_353) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_354) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_355) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_356) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_357) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_358) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_359) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_360) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_361) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_362) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_363) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_364) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_365) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_366) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_367) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_368) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_369) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_370) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_371) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_372) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_373) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_374) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_375) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_376) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_377) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_378) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_379) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_380) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_381) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_382) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_383) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_384) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_385) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_386) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_387) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_388) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_389) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_390) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_391) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_392) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_393) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_394) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_395) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_396) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_397) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_398) \
_op_(MSS_AON_CFG_NONSECURE_EMC_SCRATCH_399) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_0) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_1) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_2) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_3) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_4) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_5) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_6) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_7) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_8) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_9) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_10) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_11) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_12) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_13) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_14) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_15) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_16) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_17) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_18) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_19) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_20) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_21) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_22) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_23) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_24) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_25) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_26) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_27) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_28) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_29) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_30) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_31) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_32) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_33) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_34) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_35) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_36) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_37) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_38) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_39) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_40) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_41) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_42) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_43) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_44) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_45) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_46) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_47) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_48) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_49) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_50) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_51) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_52) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_53) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_54) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_55) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_56) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_57) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_58) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_59) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_60) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_61) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_62) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_63) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_64) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_65) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_66) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_67) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_68) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_69) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_70) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_71) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_72) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_73) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_74) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_75) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_76) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_77) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_78) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_79) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_80) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_81) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_82) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_83) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_84) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_85) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_86) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_87) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_88) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_89) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_90) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_91) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_92) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_93) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_94) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_95) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_96) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_97) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_98) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_99) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_100) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_101) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_102) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_103) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_104) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_105) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_106) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_107) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_108) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_109) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_110) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_111) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_112) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_113) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_114) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_115) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_116) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_117) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_118) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_119) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_120) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_121) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_122) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_123) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_124) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_125) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_126) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_127) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_128) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_129) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_130) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_131) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_132) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_133) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_134) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_135) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_136) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_137) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_138) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_139) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_140) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_141) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_142) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_143) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_144) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_145) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_146) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_147) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_148) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_149) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_150) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_151) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_152) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_153) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_154) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_155) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_156) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_157) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_158) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_159) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_160) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_161) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_162) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_163) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_164) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_165) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_166) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_167) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_168) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_169) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_170) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_171) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_172) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_173) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_174) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_175) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_176) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_177) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_178) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_179) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_180) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_181) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_182) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_183) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_184) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_185) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_186) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_187) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_188) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_189) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_190) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_191) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_192) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_193) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_194) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_195) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_196) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_197) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_198) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_199) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_200) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_201) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_202) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_203) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_204) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_205) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_206) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_207) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_208) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_209) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_210) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_211) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_212) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_213) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_214) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_215) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_216) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_217) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_218) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_219) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_220) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_221) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_222) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_223) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_224) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_225) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_226) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_227) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_228) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_229) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_230) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_231) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_232) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_233) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_234) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_235) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_236) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_237) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_238) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_239) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_240) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_241) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_242) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_243) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_244) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_245) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_246) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_247) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_248) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_249) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_250) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_251) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_252) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_253) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_254) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_255) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_256) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_257) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_258) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_259) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_260) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_261) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_262) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_263) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_264) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_265) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_266) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_267) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_268) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_269) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_270) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_271) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_272) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_273) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_274) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_275) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_276) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_277) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_278) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_279) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_280) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_281) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_282) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_283) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_284) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_285) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_286) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_287) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_288) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_289) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_290) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_291) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_292) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_293) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_294) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_295) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_296) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_297) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_298) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_299) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_300) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_301) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_302) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_303) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_304) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_305) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_306) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_307) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_308) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_309) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_310) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_311) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_312) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_313) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_314) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_315) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_316) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_317) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_318) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_319) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_320) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_321) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_322) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_323) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_324) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_325) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_326) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_327) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_328) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_329) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_330) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_331) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_332) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_333) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_334) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_335) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_336) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_337) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_338) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_339) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_340) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_341) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_342) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_343) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_344) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_345) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_346) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_347) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_348) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_349) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_350) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_351) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_352) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_353) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_354) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_355) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_356) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_357) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_358) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_359) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_360) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_361) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_362) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_363) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_364) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_365) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_366) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_367) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_368) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_369) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_370) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_371) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_372) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_373) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_374) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_375) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_376) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_377) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_378) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_379) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_380) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_381) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_382) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_383) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_384) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_385) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_386) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_387) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_388) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_389) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_390) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_391) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_392) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_393) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_394) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_395) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_396) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_397) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_398) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_399) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_400) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_401) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_402) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_403) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_404) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_405) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_406) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_407) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_408) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_409) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_410) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_411) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_412) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_413) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_414) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_415) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_416) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_417) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_418) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_419) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_420) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_421) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_422) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_423) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_424) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_425) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_426) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_427) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_428) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_429) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_430) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_431) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_432) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_433) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_434) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_435) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_436) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_437) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_438) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_439) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_440) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_441) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_442) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_443) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_444) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_445) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_446) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_447) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_448) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_449) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_450) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_451) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_452) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_453) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_454) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_455) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_456) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_457) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_458) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_459) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_460) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_461) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_462) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_463) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_464) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_465) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_466) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_467) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_468) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_469) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_470) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_471) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_472) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_473) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_474) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_475) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_476) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_477) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_478) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_479) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_480) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_481) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_482) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_483) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_484) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_485) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_486) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_487) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_488) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_489) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_490) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_491) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_492) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_493) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_494) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_495) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_496) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_497) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_498) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_499) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_500) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_501) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_502) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_503) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_504) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_505) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_506) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_507) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_508) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_509) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_510) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_511) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_512) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_513) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_514) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_515) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_516) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_517) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_518) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_519) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_520) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_521) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_522) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_523) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_524) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_525) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_526) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_527) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_528) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_529) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_530) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_531) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_532) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_533) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_534) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_535) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_536) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_537) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_538) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_539) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_540) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_541) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_542) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_543) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_544) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_545) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_546) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_547) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_548) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_549) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_550) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_551) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_552) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_553) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_554) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_555) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_556) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_557) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_558) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_559) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_560) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_561) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_562) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_563) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_564) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_565) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_566) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_567) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_568) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_569) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_570) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_571) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_572) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_573) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_574) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_575) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_576) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_577) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_578) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_579) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_580) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_581) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_582) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_583) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_584) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_585) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_586) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_587) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_588) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_589) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_590) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_591) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_592) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_593) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_594) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_595) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_596) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_597) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_598) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_599) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_600) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_601) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_602) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_603) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_604) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_605) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_606) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_607) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_608) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_609) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_610) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_611) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_612) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_613) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_614) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_615) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_616) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_617) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_618) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_619) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_620) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_621) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_622) \
_op_(MSS_AON_CFG_SECURE_EMC_SCRATCH_623) \
_op_(MSS_AON_CFG_SCRATCH_REG_0_0) \
_op_(MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0) \
_op_(MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_SET_0) \
_op_(MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_CLR_0) \
_op_(MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_0) \
_op_(MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_SET_0) \
_op_(MSS_AON_CFG_XM2_PAD_E_DPD_CTRL_CLR_0) \
_op_(MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_0) \
_op_(MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_SET_0) \
_op_(MSS_AON_CFG_XM2_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0) \
_op_(MSS_AON_CFG_XM2_PAD_DPD_IO_CTRL_0) \
_op_(MSS_AON_CFG_XM2_PAD_CMD_CTRL_0) \
_op_(MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0) \
_op_(MSS_AON_CFG_XM2_PAD_VDDP_SEL_CTRL_0) \
_op_(MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_0) \
_op_(MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_SET_0) \
_op_(MSS_AON_CFG_XM3_PAD_SEL_DPD_CTRL_CLR_0) \
_op_(MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_0) \
_op_(MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_SET_0) \
_op_(MSS_AON_CFG_XM3_PAD_E_DPD_CTRL_CLR_0) \
_op_(MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_0) \
_op_(MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_SET_0) \
_op_(MSS_AON_CFG_XM3_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0) \
_op_(MSS_AON_CFG_XM3_PAD_DPD_IO_CTRL_0) \
_op_(MSS_AON_CFG_XM3_PAD_CMD_CTRL_0) \
_op_(MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0) \
_op_(MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0) \
_op_(MSS_AON_CFG_EC_FEATURE_0) \
_op_(MSS_AON_CFG_EC_SWRESET_0) \
_op_(MSS_AON_CFG_EC_MISSIONERR_TYPE_0) \
_op_(MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0) \
_op_(MSS_AON_CFG_EC_MISSIONERR_INDEX_0) \
_op_(MSS_AON_CFG_EC_CORRECTABLE_THRESHOLD_0) \
_op_(MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0) \
_op_(MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0) \
_op_(MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_FORCE_0) \
_op_(MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_STATUS_0) \
_op_(MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_INJECT_0) \
_op_(MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_ENABLE_0) \
_op_(MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_FORCE_0) \
_op_(MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0) \
_op_(MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_MSS_AON_CFG        0x00000000
#define BASE_ADDRESS_MSS_AON_CFG_EC     0x00000300

//
// ARMSS_AON_CFG REGISTER BANKS
//

#define MSS_AON_CFG0_FIRST_REG 0x0008 // MSS_AON_CFG_CLK_DIVIDER_0
#define MSS_AON_CFG0_LAST_REG 0x000c // MSS_AON_CFG_KEY_STATUS_0
#define MSS_AON_CFG1_FIRST_REG 0x0014 // MSS_AON_CFG_KEY_CPU_CONTROL_0
#define MSS_AON_CFG1_LAST_REG 0x001c // MSS_AON_CFG_KEY_CPU_RD_DATA_0
#define MSS_AON_CFG2_FIRST_REG 0x0040 // MSS_AON_CFG_KEY3_CONTROL_0
#define MSS_AON_CFG2_LAST_REG 0x0040 // MSS_AON_CFG_KEY3_CONTROL_0
#define MSS_AON_CFG3_FIRST_REG 0x0050 // MSS_AON_CFG_KEY0_CONTROL_0
#define MSS_AON_CFG3_LAST_REG 0x0054 // MSS_AON_CFG_KEY0_SCRATCH_0
#define MSS_AON_CFG4_FIRST_REG 0x0060 // MSS_AON_CFG_KEY1_CONTROL_0
#define MSS_AON_CFG4_LAST_REG 0x0060 // MSS_AON_CFG_KEY1_CONTROL_0
#define MSS_AON_CFG5_FIRST_REG 0x0070 // MSS_AON_CFG_KEY2_CONTROL_0
#define MSS_AON_CFG5_LAST_REG 0x0070 // MSS_AON_CFG_KEY2_CONTROL_0
#define MSS_AON_CFG6_FIRST_REG 0x0080 // MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_0
#define MSS_AON_CFG6_LAST_REG 0x0088 // MSS_AON_CFG_XM0_PAD_SEL_DPD_CTRL_CLR_0
#define MSS_AON_CFG7_FIRST_REG 0x0090 // MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_0
#define MSS_AON_CFG7_LAST_REG 0x0098 // MSS_AON_CFG_XM0_PAD_E_DPD_CTRL_CLR_0
#define MSS_AON_CFG8_FIRST_REG 0x0100 // MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_0
#define MSS_AON_CFG8_LAST_REG 0x0108 // MSS_AON_CFG_XM0_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0
#define MSS_AON_CFG9_FIRST_REG 0x0110 // MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_0
#define MSS_AON_CFG9_LAST_REG 0x0118 // MSS_AON_CFG_XM1_PAD_SEL_DPD_CTRL_CLR_0
#define MSS_AON_CFG10_FIRST_REG 0x0120 // MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_0
#define MSS_AON_CFG10_LAST_REG 0x0128 // MSS_AON_CFG_XM1_PAD_E_DPD_CTRL_CLR_0
#define MSS_AON_CFG11_FIRST_REG 0x0130 // MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_0
#define MSS_AON_CFG11_LAST_REG 0x0138 // MSS_AON_CFG_XM1_PAD_EDPD_BG_VTTGEN_CTRL_CLR_0
#define MSS_AON_CFG12_FIRST_REG 0x0140 // MSS_AON_CFG_XM0_PAD_DPD_IO_CTRL_0
#define MSS_AON_CFG12_LAST_REG 0x014c // MSS_AON_CFG_XM1_PAD_CMD_CTRL_0
#define MSS_AON_CFG13_FIRST_REG 0x0158 // MSS_AON_CFG_XM0_PAD_WEAK_BIAS_CTRL_0
#define MSS_AON_CFG13_LAST_REG 0x0168 // MSS_AON_CFG_XM0_PAD_MISC_CTRL_0
#define MSS_AON_CFG14_FIRST_REG 0x0170 // MSS_AON_CFG_RAMDUMP_SEQ1_CTRL_REG_0
#define MSS_AON_CFG14_LAST_REG 0x019c // MSS_AON_CFG_RAMDUMP_SEQ6_DATA_REG_0
#define MSS_AON_CFG15_FIRST_REG 0x0210 // MSS_AON_CFG_RAMDUMP_SEQ7_CTRL_REG_0
#define MSS_AON_CFG15_LAST_REG 0x0240 // MSS_AON_CFG_RAMDUMP_ACCESS_CTRL_0
#define MSS_AON_CFG16_FIRST_REG 0x8000 // MSS_AON_CFG_NONSECURE_EMC_SCRATCH_0
#define MSS_AON_CFG16_LAST_REG 0x8ffc // MSS_AON_CFG_SECURE_EMC_SCRATCH_623
#define MSS_AON_CFG17_FIRST_REG 0x0244 // MSS_AON_CFG_SCRATCH_REG_0_0
#define MSS_AON_CFG17_LAST_REG 0x0244 // MSS_AON_CFG_SCRATCH_REG_0_0
#define MSS_AON_CFG18_FIRST_REG 0x01a0 // MSS_AON_CFG_XM2_PAD_SEL_DPD_CTRL_0
#define MSS_AON_CFG18_LAST_REG 0x01c8 // MSS_AON_CFG_XM2_PAD_CMD_CTRL_0
#define MSS_AON_CFG19_FIRST_REG 0x01d0 // MSS_AON_CFG_XM2_PAD_WEAK_BIAS_CTRL_0
#define MSS_AON_CFG19_LAST_REG 0x0200 // MSS_AON_CFG_XM3_PAD_CMD_CTRL_0
#define MSS_AON_CFG20_FIRST_REG 0x0208 // MSS_AON_CFG_XM3_PAD_WEAK_BIAS_CTRL_0
#define MSS_AON_CFG20_LAST_REG 0x020c // MSS_AON_CFG_XM3_PAD_VDDP_SEL_CTRL_0
#define MSS_AON_CFG_EC0_FIRST_REG 0x0300 // MSS_AON_CFG_EC_FEATURE_0
#define MSS_AON_CFG_EC0_LAST_REG 0x030c // MSS_AON_CFG_EC_CURRENT_COUNTER_VALUE_0
#define MSS_AON_CFG_EC1_FIRST_REG 0x0314 // MSS_AON_CFG_EC_MISSIONERR_INDEX_0
#define MSS_AON_CFG_EC1_LAST_REG 0x031c // MSS_AON_CFG_EC_MISSIONERR_INJECT_UNLOCK_0
#define MSS_AON_CFG_EC2_FIRST_REG 0x0330 // MSS_AON_CFG_EC_ERRSLICE0_MISSIONERR_ENABLE_0
#define MSS_AON_CFG_EC2_LAST_REG 0x0348 // MSS_AON_CFG_EC_ERRSLICE0_LATENTERR_STATUS_0
#define MSS_AON_CFG_EC3_FIRST_REG 0x0350 // MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0
#define MSS_AON_CFG_EC3_LAST_REG 0x0350 // MSS_AON_CFG_EC_ERRSLICE0_COUNTER_RELOAD_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARMSS_AON_CFG_H_INC_
