=== User constraints ===
=== Auto constraints ===

Clock transfer report:
  Worst  hold:   1.052, with clock Internal_generated_clock_Top|clk

Coverage report
  User constraints covered 0 connections out of 1432 total, coverage: 0.0%
  Auto constraints covered 1384 connections out of 1432 total, coverage: 96.6%


Hold from syn__820_ to syn__820_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    3.367
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
      Data Path:
        3.367    0.312   RF                            syn__820_|Clk =>                              syn__820_|Q D
        3.367    0.000   FF                              syn__820_|Q =>                            syn__820_|Qin E
    Required Time:   2.315
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
        2.323   -0.740   R                                      Hold
        2.315   -0.008                               Clock Variation

Hold from syn__821_ to syn__821_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    3.367
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
      Data Path:
        3.367    0.312   RF                            syn__821_|Clk =>                              syn__821_|Q D
        3.367    0.000   FF                              syn__821_|Q =>                            syn__821_|Qin E
    Required Time:   2.315
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
        2.323   -0.740   R                                      Hold
        2.315   -0.008                               Clock Variation

Hold from syn__817_ to syn__817_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    3.400
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.400    0.000   FF                              syn__817_|Q =>                            syn__817_|Qin E
    Required Time:   2.348
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
        2.356   -0.740   R                                      Hold
        2.348   -0.008                               Clock Variation

Hold from syn__818_ to syn__818_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    3.400
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__818_|Clk =>                              syn__818_|Q D
        3.400    0.000   FF                              syn__818_|Q =>                            syn__818_|Qin E
    Required Time:   2.348
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
        2.356   -0.740   R                                      Hold
        2.348   -0.008                               Clock Variation

Hold from syn__816_ to syn__816_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.815
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__816_|Clk 
      Data Path:
        2.815    0.312   RF                            syn__816_|Clk =>                              syn__816_|Q D
        2.815    0.000   FF                              syn__816_|Q =>                            syn__816_|Qin E
    Required Time:   1.763
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__816_|Clk 
        1.771   -0.740   R                                      Hold
        1.763   -0.008                               Clock Variation

Hold from syn__819_ to syn__819_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    3.400
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__819_|Clk =>                              syn__819_|Q D
        3.400    0.000   FF                              syn__819_|Q =>                            syn__819_|Qin E
    Required Time:   2.348
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
        2.356   -0.740   R                                      Hold
        2.348   -0.008                               Clock Variation

Hold from syn__815_ to syn__815_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.815
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__815_|Clk 
      Data Path:
        2.815    0.312   RF                            syn__815_|Clk =>                              syn__815_|Q D
        2.815    0.000   FF                              syn__815_|Q =>                            syn__815_|Qin E
    Required Time:   1.763
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__815_|Clk 
        1.771   -0.740   R                                      Hold
        1.763   -0.008                               Clock Variation

Hold from syn__810_ to syn__810_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.815
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__810_|Clk 
      Data Path:
        2.815    0.312   RF                            syn__810_|Clk =>                              syn__810_|Q D
        2.815    0.000   FF                              syn__810_|Q =>                            syn__810_|Qin E
    Required Time:   1.763
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__810_|Clk 
        1.771   -0.740   R                                      Hold
        1.763   -0.008                               Clock Variation

Hold from syn__813_ to syn__813_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.815
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__813_|Clk 
      Data Path:
        2.815    0.312   RF                            syn__813_|Clk =>                              syn__813_|Q D
        2.815    0.000   FF                              syn__813_|Q =>                            syn__813_|Qin E
    Required Time:   1.763
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__813_|Clk 
        1.771   -0.740   R                                      Hold
        1.763   -0.008                               Clock Variation

Hold from syn__811_ to syn__811_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.815
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__811_|Clk 
      Data Path:
        2.815    0.312   RF                            syn__811_|Clk =>                              syn__811_|Q D
        2.815    0.000   FF                              syn__811_|Q =>                            syn__811_|Qin E
    Required Time:   1.763
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__811_|Clk 
        1.771   -0.740   R                                      Hold
        1.763   -0.008                               Clock Variation

Hold from syn__814_ to syn__814_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.815
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__814_|Clk 
      Data Path:
        2.815    0.312   RF                            syn__814_|Clk =>                              syn__814_|Q D
        2.815    0.000   FF                              syn__814_|Q =>                            syn__814_|Qin E
    Required Time:   1.763
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__814_|Clk 
        1.771   -0.740   R                                      Hold
        1.763   -0.008                               Clock Variation

Hold from syn__809_ to syn__809_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.815
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__809_|Clk 
      Data Path:
        2.815    0.312   RF                            syn__809_|Clk =>                              syn__809_|Q D
        2.815    0.000   FF                              syn__809_|Q =>                            syn__809_|Qin E
    Required Time:   1.763
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__809_|Clk 
        1.771   -0.740   R                                      Hold
        1.763   -0.008                               Clock Variation

Hold from syn__812_ to syn__812_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    2.815
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.156    1.509   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.371    0.215   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.503    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__812_|Clk 
      Data Path:
        2.815    0.312   RF                            syn__812_|Clk =>                              syn__812_|Q D
        2.815    0.000   FF                              syn__812_|Q =>                            syn__812_|Qin E
    Required Time:   1.763
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__812_|Clk 
        1.771   -0.740   R                                      Hold
        1.763   -0.008                               Clock Variation

Hold from syn__817_ to syn__823_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.211
    Arrival Time:    4.805
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__641_|D 
        4.010    0.136   FF                              syn__641_|D =>                         syn__641_|LutOut 
        4.805    0.795   FF                         syn__641_|LutOut =>                              syn__823_|D E
    Required Time:   2.594
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__823_|Clk 
        2.594   -0.469   R                                      Hold

Hold from syn__820_ to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.253
    Arrival Time:    4.649
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
      Data Path:
        3.348    0.293   RR                            syn__820_|Clk =>                              syn__820_|Q D
        3.348    0.000   RR                              syn__820_|Q =>                            syn__820_|Qin E
        3.854    0.506   RF                            syn__820_|Qin =>                         syn__820_|LutOut 
        4.649    0.795   FF                         syn__820_|LutOut =>               tc.im.ram_inst|AddressB[3] E
    Required Time:   2.396
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
        2.396    0.200   R                                      Hold

Hold from syn__821_ to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.253
    Arrival Time:    4.649
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
      Data Path:
        3.348    0.293   RR                            syn__821_|Clk =>                              syn__821_|Q D
        3.348    0.000   RR                              syn__821_|Q =>                            syn__821_|Qin E
        3.854    0.506   RF                            syn__821_|Qin =>                         syn__821_|LutOut 
        4.649    0.795   FF                         syn__821_|LutOut =>               tc.im.ram_inst|AddressB[4] E
    Required Time:   2.396
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
        2.396    0.200   R                                      Hold

Hold from syn__817_ to syn__819_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.481
    Arrival Time:    4.775
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__631_|C 
        4.253    0.379   FR                              syn__631_|C =>                         syn__631_|LutOut 
        4.775    0.522   RR                         syn__631_|LutOut =>                              syn__819_|B E
    Required Time:   2.294
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
        2.302   -0.794   R                                      Hold
        2.294   -0.008                               Clock Variation

Hold from syn__817_ to syn__818_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.481
    Arrival Time:    4.775
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__629_|C 
        4.253    0.379   FR                              syn__629_|C =>                         syn__629_|LutOut 
        4.775    0.522   RR                         syn__629_|LutOut =>                              syn__818_|B E
    Required Time:   2.294
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
        2.302   -0.794   R                                      Hold
        2.294   -0.008                               Clock Variation

Hold from syn__817_ to syn__821_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.501
    Arrival Time:    5.104
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__635_|C 
        4.253    0.379   FR                              syn__635_|C =>                         syn__635_|LutOut 
        5.104    0.851   RR                         syn__635_|LutOut =>                              syn__821_|D E
    Required Time:   2.603
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
        2.603   -0.460   R                                      Hold

Hold from syn__817_ to syn__822_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.501
    Arrival Time:    5.104
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__638_|C 
        4.253    0.379   FR                              syn__638_|C =>                         syn__638_|LutOut 
        5.104    0.851   RR                         syn__638_|LutOut =>                              syn__822_|D E
    Required Time:   2.603
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__822_|Clk 
        2.603   -0.460   R                                      Hold

Hold from syn__819_ to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.725
    Arrival Time:    5.121
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
      Data Path:
        3.381    0.293   RR                            syn__819_|Clk =>                              syn__819_|Q D
        3.381    0.000   RR                              syn__819_|Q =>                            syn__819_|Qin E
        3.887    0.506   RF                            syn__819_|Qin =>                         syn__819_|LutOut 
        5.121    1.234   FF                         syn__819_|LutOut =>               tc.im.ram_inst|AddressB[2] E
    Required Time:   2.396
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
        2.396    0.200   R                                      Hold

Hold from syn__817_ to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.725
    Arrival Time:    5.121
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.381    0.293   RR                            syn__817_|Clk =>                              syn__817_|Q D
        3.381    0.000   RR                              syn__817_|Q =>                            syn__817_|Qin E
        3.887    0.506   RF                            syn__817_|Qin =>                         syn__817_|LutOut 
        5.121    1.234   FF                         syn__817_|LutOut =>               tc.im.ram_inst|AddressB[0] E
    Required Time:   2.396
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
        2.396    0.200   R                                      Hold

Hold from syn__818_ to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.725
    Arrival Time:    5.121
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
      Data Path:
        3.381    0.293   RR                            syn__818_|Clk =>                              syn__818_|Q D
        3.381    0.000   RR                              syn__818_|Q =>                            syn__818_|Qin E
        3.887    0.506   RF                            syn__818_|Qin =>                         syn__818_|LutOut 
        5.121    1.234   FF                         syn__818_|LutOut =>               tc.im.ram_inst|AddressB[1] E
    Required Time:   2.396
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
        2.396    0.200   R                                      Hold

Hold from syn__817_ to syn__820_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.835
    Arrival Time:    5.104
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__633_|C 
        4.253    0.379   FR                              syn__633_|C =>                         syn__633_|LutOut 
        5.104    0.851   RR                         syn__633_|LutOut =>                              syn__820_|B E
    Required Time:   2.269
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
        2.269   -0.794   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.859
    Arrival Time:    5.763
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[3] D
        5.763    1.430   FF              tc.rfA.ram_inst|DataOutB[3] =>                tc.im.ram_inst|DataInA[3] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.859
    Arrival Time:    5.763
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[17] D
        5.763    1.430   FF             tc.rfA.ram_inst|DataOutB[17] =>               tc.im.ram_inst|DataInA[17] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.859
    Arrival Time:    5.763
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[1] D
        5.763    1.430   FF              tc.rfA.ram_inst|DataOutB[1] =>                tc.im.ram_inst|DataInA[1] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.859
    Arrival Time:    5.763
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[8] D
        5.763    1.430   FF              tc.rfA.ram_inst|DataOutB[8] =>                tc.im.ram_inst|DataInA[8] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.862
    Arrival Time:    5.766
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[6] D
        5.766    1.433   FF              tc.rfA.ram_inst|DataOutB[6] =>                tc.im.ram_inst|DataInA[6] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.877
    Arrival Time:    5.800
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[15] D
        5.800    1.467   FF             tc.rfA.ram_inst|DataOutB[15] =>               tc.dm.ram_inst|DataInA[15] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.877
    Arrival Time:    5.800
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[13] D
        5.800    1.467   FF             tc.rfA.ram_inst|DataOutB[13] =>               tc.dm.ram_inst|DataInA[13] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.877
    Arrival Time:    5.800
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[10] D
        5.800    1.467   FF             tc.rfA.ram_inst|DataOutB[10] =>               tc.dm.ram_inst|DataInA[10] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.880
    Arrival Time:    5.803
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[3] D
        5.803    1.470   FF              tc.rfA.ram_inst|DataOutB[3] =>                tc.dm.ram_inst|DataInA[3] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.880
    Arrival Time:    5.803
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[17] D
        5.803    1.470   FF             tc.rfA.ram_inst|DataOutB[17] =>               tc.dm.ram_inst|DataInA[17] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.880
    Arrival Time:    5.803
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[1] D
        5.803    1.470   FF              tc.rfA.ram_inst|DataOutB[1] =>                tc.dm.ram_inst|DataInA[1] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.880
    Arrival Time:    5.803
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[8] D
        5.803    1.470   FF              tc.rfA.ram_inst|DataOutB[8] =>                tc.dm.ram_inst|DataInA[8] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.884
    Arrival Time:    5.807
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[6] D
        5.807    1.474   FF              tc.rfA.ram_inst|DataOutB[6] =>                tc.dm.ram_inst|DataInA[6] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.951
    Arrival Time:    5.855
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[4] D
        5.855    1.522   FF              tc.rfA.ram_inst|DataOutB[4] =>                tc.im.ram_inst|DataInA[4] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.951
    Arrival Time:    5.855
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[13] D
        5.855    1.522   FF             tc.rfA.ram_inst|DataOutB[13] =>               tc.im.ram_inst|DataInA[13] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.951
    Arrival Time:    5.855
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[15] D
        5.855    1.522   FF             tc.rfA.ram_inst|DataOutB[15] =>               tc.im.ram_inst|DataInA[15] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.951
    Arrival Time:    5.855
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[10] D
        5.855    1.522   FF             tc.rfA.ram_inst|DataOutB[10] =>               tc.im.ram_inst|DataInA[10] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.951
    Arrival Time:    5.855
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[7] D
        5.855    1.522   FF              tc.rfA.ram_inst|DataOutB[7] =>                tc.im.ram_inst|DataInA[7] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.955
    Arrival Time:    5.859
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[12] D
        5.859    1.526   FF             tc.rfA.ram_inst|DataOutB[12] =>               tc.im.ram_inst|DataInA[12] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.959
    Arrival Time:    5.863
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[5] D
        5.863    1.530   FF              tc.rfA.ram_inst|DataOutB[5] =>                tc.im.ram_inst|DataInA[5] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from syn__817_ to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   2.969
    Arrival Time:    5.365
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__641_|D 
        4.010    0.136   FF                              syn__641_|D =>                         syn__641_|LutOut 
        4.805    0.795   FF                         syn__641_|LutOut =>                              syn__823_|D E
        4.941    0.136   FF                              syn__823_|D =>                         syn__823_|LutOut 
        5.365    0.424   FF                         syn__823_|LutOut =>               tc.im.ram_inst|AddressB[6] E
    Required Time:   2.396
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
        2.396    0.200   R                                      Hold

Hold from syn__817_ to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.260
    Arrival Time:    5.656
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__638_|C 
        4.301    0.427   FF                              syn__638_|C =>                         syn__638_|LutOut 
        5.096    0.795   FF                         syn__638_|LutOut =>                              syn__822_|D E
        5.232    0.136   FF                              syn__822_|D =>                         syn__822_|LutOut 
        5.656    0.424   FF                         syn__822_|LutOut =>               tc.im.ram_inst|AddressB[5] E
    Required Time:   2.396
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
        2.396    0.200   R                                      Hold

Hold from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.319
    Arrival Time:    5.723
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[4] D
        5.723    1.474   FF              tc.rfB.ram_inst|DataOutB[4] =>               tc.im.ram_inst|AddressA[4] E
    Required Time:   2.404
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.404    0.200   R                                      Hold

Hold from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.335
    Arrival Time:    5.758
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        5.758    1.509   FF              tc.rfB.ram_inst|DataOutB[0] =>               tc.dm.ram_inst|AddressA[0] E
    Required Time:   2.423
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.423    0.200   R                                      Hold

Hold from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.340
    Arrival Time:    5.763
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[4] D
        5.763    1.514   FF              tc.rfB.ram_inst|DataOutB[4] =>               tc.dm.ram_inst|AddressA[4] E
    Required Time:   2.423
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.423    0.200   R                                      Hold

Hold from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.358
    Arrival Time:    5.781
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[5] D
        5.781    1.532   FF              tc.rfB.ram_inst|DataOutB[5] =>               tc.dm.ram_inst|AddressA[5] E
    Required Time:   2.423
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.423    0.200   R                                      Hold

Hold from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.360
    Arrival Time:    5.764
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[5] D
        5.764    1.515   FF              tc.rfB.ram_inst|DataOutB[5] =>               tc.im.ram_inst|AddressA[5] E
    Required Time:   2.404
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.404    0.200   R                                      Hold

Hold from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.360
    Arrival Time:  505.755
      500.000  500.000   F                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
      504.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[6] D
      505.755    1.506   FF              tc.rfB.ram_inst|DataOutB[6] =>               tc.dm.ram_inst|AddressB[6] E
    Required Time: 502.395
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.195    1.491   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      502.395    0.200   F                                      Hold

Hold from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.360
    Arrival Time:  505.755
      500.000  500.000   F                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
      504.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[2] D
      505.755    1.506   FF              tc.rfB.ram_inst|DataOutB[2] =>               tc.dm.ram_inst|AddressB[2] E
    Required Time: 502.395
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.195    1.491   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      502.395    0.200   F                                      Hold

Hold from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.363
    Arrival Time:  505.758
      500.000  500.000   F                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
      504.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
      505.758    1.509   FF              tc.rfB.ram_inst|DataOutB[0] =>               tc.dm.ram_inst|AddressB[0] E
    Required Time: 502.395
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.195    1.491   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      502.395    0.200   F                                      Hold

Hold from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.368
    Arrival Time:  505.763
      500.000  500.000   F                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
      504.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[4] D
      505.763    1.514   FF              tc.rfB.ram_inst|DataOutB[4] =>               tc.dm.ram_inst|AddressB[4] E
    Required Time: 502.395
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.195    1.491   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      502.395    0.200   F                                      Hold

Hold from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.386
    Arrival Time:  505.781
      500.000  500.000   F                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
      504.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[5] D
      505.781    1.532   FF              tc.rfB.ram_inst|DataOutB[5] =>               tc.dm.ram_inst|AddressB[5] E
    Required Time: 502.395
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.195    1.491   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      502.395    0.200   F                                      Hold

Hold from syn__820_ to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.392
    Arrival Time:    6.251
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
      Data Path:
        3.367    0.312   RF                            syn__820_|Clk =>                              syn__820_|Q D
        3.831    0.464   FF                              syn__820_|Q =>                              syn__700_|D 
        3.967    0.136   FF                              syn__700_|D =>                         syn__700_|LutOut 
        4.430    0.463   FF                         syn__700_|LutOut =>                              syn__699_|A 
        4.929    0.499   FF                              syn__699_|A =>                         syn__699_|LutOut 
        6.251    1.322   FF                         syn__699_|LutOut =>               tc.rfA.ram_inst|DataInA[3] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.425
    Arrival Time:    6.329
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[9] D
        6.329    1.996   FF              tc.rfA.ram_inst|DataOutB[9] =>                tc.im.ram_inst|DataInA[9] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.425
    Arrival Time:    6.329
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[11] D
        6.329    1.996   FF             tc.rfA.ram_inst|DataOutB[11] =>               tc.im.ram_inst|DataInA[11] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.442
    Arrival Time:    6.365
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[4] D
        6.365    2.032   FF              tc.rfA.ram_inst|DataOutB[4] =>                tc.dm.ram_inst|DataInA[4] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.445
    Arrival Time:    6.368
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[9] D
        6.368    2.035   FF              tc.rfA.ram_inst|DataOutB[9] =>                tc.dm.ram_inst|DataInA[9] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.445
    Arrival Time:    6.368
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[11] D
        6.368    2.035   FF             tc.rfA.ram_inst|DataOutB[11] =>               tc.dm.ram_inst|DataInA[11] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.445
    Arrival Time:    6.368
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[7] D
        6.368    2.035   FF              tc.rfA.ram_inst|DataOutB[7] =>                tc.dm.ram_inst|DataInA[7] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.449
    Arrival Time:    6.372
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[5] D
        6.372    2.039   FF              tc.rfA.ram_inst|DataOutB[5] =>                tc.dm.ram_inst|DataInA[5] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.459
    Arrival Time:    6.382
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[12] D
        6.382    2.049   FF             tc.rfA.ram_inst|DataOutB[12] =>               tc.dm.ram_inst|DataInA[12] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.459
    Arrival Time:    6.382
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[0] D
        6.382    2.049   FF              tc.rfA.ram_inst|DataOutB[0] =>                tc.dm.ram_inst|DataInA[0] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.462
    Arrival Time:    6.385
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[16] D
        6.385    2.052   FF             tc.rfA.ram_inst|DataOutB[16] =>               tc.dm.ram_inst|DataInA[16] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.464
    Arrival Time:    6.368
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[16] D
        6.368    2.035   FF             tc.rfA.ram_inst|DataOutB[16] =>               tc.im.ram_inst|DataInA[16] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.476
    Arrival Time:  505.809
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[17] D
      505.809    1.429   FF              tc.im.ram_inst|DataOutB[17] =>              tc.rfA.ram_inst|AddressB[0] E
    Required Time: 502.333
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      502.333    0.200   F                                      Hold

Hold from syn__820_ to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.500
    Arrival Time:    6.291
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
      Data Path:
        3.367    0.312   RF                            syn__820_|Clk =>                              syn__820_|Q D
        3.831    0.464   FF                              syn__820_|Q =>                              syn__700_|D 
        3.967    0.136   FF                              syn__700_|D =>                         syn__700_|LutOut 
        4.430    0.463   FF                         syn__700_|LutOut =>                              syn__699_|A 
        4.929    0.499   FF                              syn__699_|A =>                         syn__699_|LutOut 
        6.291    1.362   FF                         syn__699_|LutOut =>               tc.rfB.ram_inst|DataInA[3] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.557
    Arrival Time:    6.461
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[0] D
        6.461    2.128   FF              tc.rfA.ram_inst|DataOutB[0] =>                tc.im.ram_inst|DataInA[0] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.571
    Arrival Time:  505.847
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[16] D
      505.847    1.467   FF              tc.im.ram_inst|DataOutB[16] =>              tc.rfB.ram_inst|AddressB[6] E
    Required Time: 502.276
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      502.276    0.200   F                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.571
    Arrival Time:  505.847
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[10] D
      505.847    1.467   FF              tc.im.ram_inst|DataOutB[10] =>              tc.rfB.ram_inst|AddressB[0] E
    Required Time: 502.276
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      502.276    0.200   F                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.571
    Arrival Time:  505.847
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[11] D
      505.847    1.467   FF              tc.im.ram_inst|DataOutB[11] =>              tc.rfB.ram_inst|AddressB[1] E
    Required Time: 502.276
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      502.276    0.200   F                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.574
    Arrival Time:  505.850
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[15] D
      505.850    1.470   FF              tc.im.ram_inst|DataOutB[15] =>              tc.rfB.ram_inst|AddressB[5] E
    Required Time: 502.276
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      502.276    0.200   F                                      Hold

Hold from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.765
    Arrival Time:    6.169
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[1] D
        6.169    1.920   FF              tc.rfB.ram_inst|DataOutB[1] =>               tc.im.ram_inst|AddressA[1] E
    Required Time:   2.404
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.404    0.200   R                                      Hold

Hold from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.787
    Arrival Time:    6.210
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[1] D
        6.210    1.961   FF              tc.rfB.ram_inst|DataOutB[1] =>               tc.dm.ram_inst|AddressA[1] E
    Required Time:   2.423
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.423    0.200   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.836
    Arrival Time:    6.740
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[2] D
        6.740    2.407   FF              tc.rfA.ram_inst|DataOutB[2] =>                tc.im.ram_inst|DataInA[2] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.im.ram_inst to syn__823_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.878
    Arrival Time:    6.230
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[0] D
        5.291    0.911   FF               tc.im.ram_inst|DataOutB[0] =>                              syn__627_|B 
        5.762    0.471   FF                              syn__627_|B =>                         syn__627_|LutOut 
        6.230    0.468   FF                         syn__627_|LutOut =>                              syn__823_|C E
    Required Time:   2.352
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__823_|Clk 
        2.352   -0.711   R                                      Hold

Hold from tc.im.ram_inst to syn__822_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.878
    Arrival Time:    6.230
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[0] D
        5.291    0.911   FF               tc.im.ram_inst|DataOutB[0] =>                              syn__627_|B 
        5.762    0.471   FF                              syn__627_|B =>                         syn__627_|LutOut 
        6.230    0.468   FF                         syn__627_|LutOut =>                              syn__822_|C E
    Required Time:   2.352
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__822_|Clk 
        2.352   -0.711   R                                      Hold

Hold from tc.im.ram_inst to syn__820_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   3.972
    Arrival Time:    6.566
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[0] D
        5.291    0.911   FF               tc.im.ram_inst|DataOutB[0] =>                              syn__627_|B 
        5.762    0.471   FF                              syn__627_|B =>                         syn__627_|LutOut 
        6.566    0.804   FF                         syn__627_|LutOut =>                              syn__820_|D E
    Required Time:   2.594
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
        2.594   -0.469   R                                      Hold

Hold from tc.im.ram_inst to syn__821_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.092
    Arrival Time:    6.321
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[5] D
        5.721    1.341   FF               tc.im.ram_inst|DataOutB[5] =>                              syn__757_|D 
        5.857    0.136   FF                              syn__757_|D =>                         syn__757_|LutOut 
        6.321    0.464   FF                         syn__757_|LutOut =>                              syn__821_|A E
    Required Time:   2.229
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
        2.229   -0.834   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.137
    Arrival Time:  506.413
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[12] D
      506.413    2.033   FF              tc.im.ram_inst|DataOutB[12] =>              tc.rfB.ram_inst|AddressB[2] E
    Required Time: 502.276
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      502.276    0.200   F                                      Hold

Hold from syn__817_ to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.176
    Arrival Time:    7.035
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__703_|C 
        4.253    0.379   FR                              syn__703_|C =>                         syn__703_|LutOut 
        6.091    1.838   RR                         syn__703_|LutOut =>                              syn__702_|D 
        6.227    0.136   RF                              syn__702_|D =>                         syn__702_|LutOut 
        7.035    0.808   FF                         syn__702_|LutOut =>               tc.rfA.ram_inst|DataInA[2] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to syn__809_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.202
    Arrival Time:    6.244
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[0] D
        6.244    1.911   FF              tc.rfA.ram_inst|DataOutB[0] =>                              syn__809_|D E
    Required Time:   2.042
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__809_|Clk 
        2.042   -0.469   R                                      Hold

Hold from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.209
    Arrival Time:    6.632
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[3] D
        6.632    2.383   FF              tc.rfB.ram_inst|DataOutB[3] =>               tc.dm.ram_inst|AddressA[3] E
    Required Time:   2.423
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.423    0.200   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.211
    Arrival Time:    7.115
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[14] D
        7.115    2.782   FF             tc.rfA.ram_inst|DataOutB[14] =>               tc.im.ram_inst|DataInA[14] E
    Required Time:   2.904
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.904    0.700   R                                      Hold

Hold from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.234
    Arrival Time:    6.638
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[3] D
        6.638    2.389   FF              tc.rfB.ram_inst|DataOutB[3] =>               tc.im.ram_inst|AddressA[3] E
    Required Time:   2.404
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.404    0.200   R                                      Hold

Hold from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.245
    Arrival Time:    6.649
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[2] D
        6.649    2.400   FF              tc.rfB.ram_inst|DataOutB[2] =>               tc.im.ram_inst|AddressA[2] E
    Required Time:   2.404
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.404    0.200   R                                      Hold

Hold from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.246
    Arrival Time:  506.641
      500.000  500.000   F                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
      504.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[1] D
      506.641    2.392   FF              tc.rfB.ram_inst|DataOutB[1] =>               tc.dm.ram_inst|AddressB[1] E
    Required Time: 502.395
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.195    1.491   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      502.395    0.200   F                                      Hold

Hold from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.260
    Arrival Time:  506.655
      500.000  500.000   F                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
      504.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[3] D
      506.655    2.406   FF              tc.rfB.ram_inst|DataOutB[3] =>               tc.dm.ram_inst|AddressB[3] E
    Required Time: 502.395
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.195    1.491   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      502.395    0.200   F                                      Hold

Hold from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.266
    Arrival Time:    6.689
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[2] D
        6.689    2.440   FF              tc.rfB.ram_inst|DataOutB[2] =>               tc.dm.ram_inst|AddressA[2] E
    Required Time:   2.423
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.423    0.200   R                                      Hold

Hold from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.275
    Arrival Time:    6.679
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[6] D
        6.679    2.430   FF              tc.rfB.ram_inst|DataOutB[6] =>               tc.im.ram_inst|AddressA[6] E
    Required Time:   2.404
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.404    0.200   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.324
    Arrival Time:    7.247
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[2] D
        7.247    2.914   FF              tc.rfA.ram_inst|DataOutB[2] =>                tc.dm.ram_inst|DataInA[2] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.im.ram_inst to syn__819_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.416
    Arrival Time:    7.043
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[0] D
        5.291    0.911   FF               tc.im.ram_inst|DataOutB[0] =>                              syn__627_|B 
        5.762    0.471   FF                              syn__627_|B =>                         syn__627_|LutOut 
        7.043    1.281   FF                         syn__627_|LutOut =>                              syn__819_|D E
    Required Time:   2.627
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
        2.627   -0.469   R                                      Hold

Hold from tc.im.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.416
    Arrival Time:    7.043
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[0] D
        5.291    0.911   FF               tc.im.ram_inst|DataOutB[0] =>                              syn__627_|B 
        5.762    0.471   FF                              syn__627_|B =>                         syn__627_|LutOut 
        7.043    1.281   FF                         syn__627_|LutOut =>                              syn__817_|D E
    Required Time:   2.627
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
        2.627   -0.469   R                                      Hold

Hold from tc.im.ram_inst to syn__818_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.416
    Arrival Time:    7.043
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[0] D
        5.291    0.911   FF               tc.im.ram_inst|DataOutB[0] =>                              syn__627_|B 
        5.762    0.471   FF                              syn__627_|B =>                         syn__627_|LutOut 
        7.043    1.281   FF                         syn__627_|LutOut =>                              syn__818_|D E
    Required Time:   2.627
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
        2.627   -0.469   R                                      Hold

Hold from tc.rfA.ram_inst to syn__815_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.551
    Arrival Time:    6.245
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[6] D
        6.245    1.912   FF              tc.rfA.ram_inst|DataOutB[6] =>                              syn__815_|B E
    Required Time:   1.694
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__815_|Clk 
        1.694   -0.817   R                                      Hold

Hold from tc.rfA.ram_inst to syn__810_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.633
    Arrival Time:    6.675
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[1] D
        6.675    2.342   FF              tc.rfA.ram_inst|DataOutB[1] =>                              syn__810_|D E
    Required Time:   2.042
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__810_|Clk 
        2.042   -0.469   R                                      Hold

Hold from tc.rfA.ram_inst to syn__811_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.638
    Arrival Time:    6.680
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[2] D
        6.680    2.347   FF              tc.rfA.ram_inst|DataOutB[2] =>                              syn__811_|D E
    Required Time:   2.042
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__811_|Clk 
        2.042   -0.469   R                                      Hold

Hold from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.679
    Arrival Time:    7.083
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[0] D
        7.083    2.834   FF              tc.rfB.ram_inst|DataOutB[0] =>               tc.im.ram_inst|AddressA[0] E
    Required Time:   2.404
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.404    0.200   R                                      Hold

Hold from tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.718
    Arrival Time:    7.641
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[14] D
        7.641    3.308   FF             tc.rfA.ram_inst|DataOutB[14] =>               tc.dm.ram_inst|DataInA[14] E
    Required Time:   2.923
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.923    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to syn__816_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.723
    Arrival Time:    6.765
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[7] D
        6.765    2.432   FF              tc.rfA.ram_inst|DataOutB[7] =>                              syn__816_|D E
    Required Time:   2.042
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__816_|Clk 
        2.042   -0.469   R                                      Hold

Hold from tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.726
    Arrival Time:    7.149
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[6] D
        7.149    2.900   FF              tc.rfB.ram_inst|DataOutB[6] =>               tc.dm.ram_inst|AddressA[6] E
    Required Time:   2.423
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.423    0.200   R                                      Hold

Hold from tc.im.ram_inst to syn__821_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.750
    Arrival Time:    6.996
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[0] D
        5.291    0.911   FF               tc.im.ram_inst|DataOutB[0] =>                              syn__627_|B 
        5.762    0.471   FF                              syn__627_|B =>                         syn__627_|LutOut 
        6.996    1.234   FF                         syn__627_|LutOut =>                              syn__821_|B E
    Required Time:   2.246
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
        2.246   -0.817   R                                      Hold

Hold from tc.rfA.ram_inst to syn__813_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.980
    Arrival Time:    6.674
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[4] D
        6.674    2.341   FF              tc.rfA.ram_inst|DataOutB[4] =>                              syn__813_|B E
    Required Time:   1.694
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__813_|Clk 
        1.694   -0.817   R                                      Hold

Hold from syn__817_ to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   4.992
    Arrival Time:    7.851
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__693_|C 
        4.301    0.427   FF                              syn__693_|C =>                         syn__693_|LutOut 
        5.096    0.795   FF                         syn__693_|LutOut =>                              syn__692_|A 
        5.595    0.499   FF                              syn__692_|A =>                         syn__692_|LutOut 
        6.058    0.463   FF                         syn__692_|LutOut =>                              syn__691_|B 
        6.529    0.471   FF                              syn__691_|B =>                         syn__691_|LutOut 
        7.851    1.322   FF                         syn__691_|LutOut =>               tc.rfA.ram_inst|DataInA[5] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from syn__820_ to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.011
    Arrival Time:    7.870
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
      Data Path:
        3.367    0.312   RF                            syn__820_|Clk =>                              syn__820_|Q D
        3.831    0.464   FF                              syn__820_|Q =>                              syn__696_|B 
        4.302    0.471   FF                              syn__696_|B =>                         syn__696_|LutOut 
        5.575    1.273   FF                         syn__696_|LutOut =>                              syn__695_|A 
        6.074    0.499   FF                              syn__695_|A =>                         syn__695_|LutOut 
        7.870    1.796   FF                         syn__695_|LutOut =>               tc.rfA.ram_inst|DataInA[4] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.056
    Arrival Time:  507.332
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[13] D
      507.332    2.952   FF              tc.im.ram_inst|DataOutB[13] =>              tc.rfB.ram_inst|AddressB[3] E
    Required Time: 502.276
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      502.276    0.200   F                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.072
    Arrival Time:  507.348
      500.000  500.000   R                         Launch Clock Edge
      Launch Clock Path:
      500.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
      500.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
      502.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
      504.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[14] D
      507.348    2.968   FF              tc.im.ram_inst|DataOutB[14] =>              tc.rfB.ram_inst|AddressB[4] E
    Required Time: 502.276
      500.000  500.000   F                          Latch Clock Edge
      Latch Clock Path:
      500.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
      500.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
      502.076    1.372   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      502.276    0.200   F                                      Hold

Hold from syn__817_ to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.078
    Arrival Time:    7.937
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__689_|A 
        4.373    0.499   FF                              syn__689_|A =>                         syn__689_|LutOut 
        5.642    1.269   FF                         syn__689_|LutOut =>                              syn__688_|A 
        6.141    0.499   FF                              syn__688_|A =>                         syn__688_|LutOut 
        7.937    1.796   FF                         syn__688_|LutOut =>               tc.rfA.ram_inst|DataInA[6] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to syn__814_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.080
    Arrival Time:    7.122
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[5] D
        7.122    2.789   FF              tc.rfA.ram_inst|DataOutB[5] =>                              syn__814_|D E
    Required Time:   2.042
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__814_|Clk 
        2.042   -0.469   R                                      Hold

Hold from syn__817_ to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.100
    Arrival Time:    7.891
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__693_|C 
        4.301    0.427   FF                              syn__693_|C =>                         syn__693_|LutOut 
        5.096    0.795   FF                         syn__693_|LutOut =>                              syn__692_|A 
        5.595    0.499   FF                              syn__692_|A =>                         syn__692_|LutOut 
        6.058    0.463   FF                         syn__692_|LutOut =>                              syn__691_|B 
        6.529    0.471   FF                              syn__691_|B =>                         syn__691_|LutOut 
        7.891    1.362   FF                         syn__691_|LutOut =>               tc.rfB.ram_inst|DataInA[5] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from syn__820_ to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.119
    Arrival Time:    7.910
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.708    2.061   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.923    0.215   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.055    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
      Data Path:
        3.367    0.312   RF                            syn__820_|Clk =>                              syn__820_|Q D
        3.831    0.464   FF                              syn__820_|Q =>                              syn__696_|B 
        4.302    0.471   FF                              syn__696_|B =>                         syn__696_|LutOut 
        5.575    1.273   FF                         syn__696_|LutOut =>                              syn__695_|A 
        6.074    0.499   FF                              syn__695_|A =>                         syn__695_|LutOut 
        7.910    1.836   FF                         syn__695_|LutOut =>               tc.rfB.ram_inst|DataInA[4] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from syn__817_ to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.186
    Arrival Time:    7.977
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__689_|A 
        4.373    0.499   FF                              syn__689_|A =>                         syn__689_|LutOut 
        5.642    1.269   FF                         syn__689_|LutOut =>                              syn__688_|A 
        6.141    0.499   FF                              syn__688_|A =>                         syn__688_|LutOut 
        7.977    1.836   FF                         syn__688_|LutOut =>               tc.rfB.ram_inst|DataInA[6] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from syn__817_ to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.201
    Arrival Time:    7.992
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__703_|C 
        4.253    0.379   FR                              syn__703_|C =>                         syn__703_|LutOut 
        6.091    1.838   RR                         syn__703_|LutOut =>                              syn__702_|D 
        6.227    0.136   RF                              syn__702_|D =>                         syn__702_|LutOut 
        7.992    1.765   FF                         syn__702_|LutOut =>               tc.rfB.ram_inst|DataInA[2] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.293
    Arrival Time:    8.152
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[2] D
        6.274    1.906   FF               tc.dm.ram_inst|DataOutB[2] =>                              syn__704_|D 
        6.410    0.136   FF                              syn__704_|D =>                         syn__704_|LutOut 
        6.873    0.463   FF                         syn__704_|LutOut =>                              syn__702_|B 
        7.344    0.471   FF                              syn__702_|B =>                         syn__702_|LutOut 
        8.152    0.808   FF                         syn__702_|LutOut =>               tc.rfA.ram_inst|DataInA[2] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.rfA.ram_inst to syn__812_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.373
    Arrival Time:    7.050
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>              tc.rfA.ram_inst|DataOutB[3] D
        7.050    2.717   FF              tc.rfA.ram_inst|DataOutB[3] =>                              syn__812_|A E
    Required Time:   1.677
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__812_|Clk 
        1.677   -0.834   R                                      Hold

Hold from tc.rfB.ram_inst to syn__813_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.424
    Arrival Time:    7.466
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[8] D
        5.633    1.384   FF              tc.rfB.ram_inst|DataOutB[8] =>                              syn__376_|C 
        6.060    0.427   FF                              syn__376_|C =>                         syn__376_|LutOut 
        6.523    0.463   FF                         syn__376_|LutOut =>                              syn__366_|D 
        6.659    0.136   FF                              syn__366_|D =>                         syn__366_|LutOut 
        7.466    0.807   FF                         syn__366_|LutOut =>                              syn__813_|D E
    Required Time:   2.042
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__813_|Clk 
        2.042   -0.469   R                                      Hold

Hold from tc.rfB.ram_inst to syn__815_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.424
    Arrival Time:    7.466
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[8] D
        5.633    1.384   FF              tc.rfB.ram_inst|DataOutB[8] =>                              syn__376_|C 
        6.060    0.427   FF                              syn__376_|C =>                         syn__376_|LutOut 
        6.523    0.463   FF                         syn__376_|LutOut =>                              syn__366_|D 
        6.659    0.136   FF                              syn__366_|D =>                         syn__366_|LutOut 
        7.466    0.807   FF                         syn__366_|LutOut =>                              syn__815_|D E
    Required Time:   2.042
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__815_|Clk 
        2.042   -0.469   R                                      Hold

Hold from tc.rfB.ram_inst to syn__812_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.424
    Arrival Time:    7.466
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[8] D
        5.633    1.384   FF              tc.rfB.ram_inst|DataOutB[8] =>                              syn__376_|C 
        6.060    0.427   FF                              syn__376_|C =>                         syn__376_|LutOut 
        6.523    0.463   FF                         syn__376_|LutOut =>                              syn__366_|D 
        6.659    0.136   FF                              syn__366_|D =>                         syn__366_|LutOut 
        7.466    0.807   FF                         syn__366_|LutOut =>                              syn__812_|D E
    Required Time:   2.042
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__812_|Clk 
        2.042   -0.469   R                                      Hold

Hold from tc.rfB.ram_inst to syn__809_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.447
    Arrival Time:    7.124
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[8] D
        5.633    1.384   FF              tc.rfB.ram_inst|DataOutB[8] =>                              syn__376_|C 
        6.060    0.427   FF                              syn__376_|C =>                         syn__376_|LutOut 
        6.523    0.463   FF                         syn__376_|LutOut =>                              syn__366_|D 
        6.659    0.136   FF                              syn__366_|D =>                         syn__366_|LutOut 
        7.124    0.465   FF                         syn__366_|LutOut =>                              syn__809_|A E
    Required Time:   1.677
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__809_|Clk 
        1.677   -0.834   R                                      Hold

Hold from tc.rfB.ram_inst to syn__811_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.447
    Arrival Time:    7.124
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[8] D
        5.633    1.384   FF              tc.rfB.ram_inst|DataOutB[8] =>                              syn__376_|C 
        6.060    0.427   FF                              syn__376_|C =>                         syn__376_|LutOut 
        6.523    0.463   FF                         syn__376_|LutOut =>                              syn__366_|D 
        6.659    0.136   FF                              syn__366_|D =>                         syn__366_|LutOut 
        7.124    0.465   FF                         syn__366_|LutOut =>                              syn__811_|A E
    Required Time:   1.677
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__811_|Clk 
        1.677   -0.834   R                                      Hold

Hold from tc.rfB.ram_inst to syn__810_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.447
    Arrival Time:    7.124
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[8] D
        5.633    1.384   FF              tc.rfB.ram_inst|DataOutB[8] =>                              syn__376_|C 
        6.060    0.427   FF                              syn__376_|C =>                         syn__376_|LutOut 
        6.523    0.463   FF                         syn__376_|LutOut =>                              syn__366_|D 
        6.659    0.136   FF                              syn__366_|D =>                         syn__366_|LutOut 
        7.124    0.465   FF                         syn__366_|LutOut =>                              syn__810_|A E
    Required Time:   1.677
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__810_|Clk 
        1.677   -0.834   R                                      Hold

Hold from tc.rfB.ram_inst to syn__814_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.772
    Arrival Time:    7.466
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[8] D
        5.633    1.384   FF              tc.rfB.ram_inst|DataOutB[8] =>                              syn__376_|C 
        6.060    0.427   FF                              syn__376_|C =>                         syn__376_|LutOut 
        6.523    0.463   FF                         syn__376_|LutOut =>                              syn__366_|D 
        6.659    0.136   FF                              syn__366_|D =>                         syn__366_|LutOut 
        7.466    0.807   FF                         syn__366_|LutOut =>                              syn__814_|B E
    Required Time:   1.694
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__814_|Clk 
        1.694   -0.817   R                                      Hold

Hold from tc.rfB.ram_inst to syn__816_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.772
    Arrival Time:    7.466
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[8] D
        5.633    1.384   FF              tc.rfB.ram_inst|DataOutB[8] =>                              syn__376_|C 
        6.060    0.427   FF                              syn__376_|C =>                         syn__376_|LutOut 
        6.523    0.463   FF                         syn__376_|LutOut =>                              syn__366_|D 
        6.659    0.136   FF                              syn__366_|D =>                         syn__366_|LutOut 
        7.466    0.807   FF                         syn__366_|LutOut =>                              syn__816_|B E
    Required Time:   1.694
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__816_|Clk 
        1.694   -0.817   R                                      Hold

Hold from tc.im.ram_inst to syn__822_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.865
    Arrival Time:    8.094
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[9] D
        5.784    1.404   FF               tc.im.ram_inst|DataOutB[9] =>                              syn__755_|D 
        5.920    0.136   FF                              syn__755_|D =>                         syn__755_|LutOut 
        7.202    1.282   FF                         syn__755_|LutOut =>                              syn__565_|C 
        7.629    0.427   FF                              syn__565_|C =>                         syn__565_|LutOut 
        8.094    0.465   FF                         syn__565_|LutOut =>                              syn__822_|A E
    Required Time:   2.229
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__822_|Clk 
        2.229   -0.834   R                                      Hold

Hold from syn__817_ to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.909
    Arrival Time:    8.768
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__711_|C 
        4.301    0.427   FF                              syn__711_|C =>                         syn__711_|LutOut 
        5.583    1.282   FF                         syn__711_|LutOut =>                              syn__710_|C 
        6.010    0.427   FF                              syn__710_|C =>                         syn__710_|LutOut 
        6.473    0.463   FF                         syn__710_|LutOut =>                              syn__709_|A 
        6.972    0.499   FF                              syn__709_|A =>                         syn__709_|LutOut 
        8.768    1.796   FF                         syn__709_|LutOut =>               tc.rfA.ram_inst|DataInA[0] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   5.914
    Arrival Time:    8.773
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[12] D
        6.317    1.949   FF              tc.dm.ram_inst|DataOutB[12] =>                              syn__677_|D 
        6.453    0.136   FF                              syn__677_|D =>                         syn__677_|LutOut 
        6.916    0.463   FF                         syn__677_|LutOut =>                              syn__676_|C 
        7.343    0.427   FF                              syn__676_|C =>                         syn__676_|LutOut 
        8.773    1.430   FF                         syn__676_|LutOut =>              tc.rfA.ram_inst|DataInA[12] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from syn__817_ to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.017
    Arrival Time:    8.808
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.741    2.094   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.956    0.215   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.088    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
      Data Path:
        3.400    0.312   RF                            syn__817_|Clk =>                              syn__817_|Q D
        3.874    0.474   FF                              syn__817_|Q =>                              syn__711_|C 
        4.301    0.427   FF                              syn__711_|C =>                         syn__711_|LutOut 
        5.583    1.282   FF                         syn__711_|LutOut =>                              syn__710_|C 
        6.010    0.427   FF                              syn__710_|C =>                         syn__710_|LutOut 
        6.473    0.463   FF                         syn__710_|LutOut =>                              syn__709_|A 
        6.972    0.499   FF                              syn__709_|A =>                         syn__709_|LutOut 
        8.808    1.836   FF                         syn__709_|LutOut =>               tc.rfB.ram_inst|DataInA[0] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.017
    Arrival Time:    8.876
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[11] D
        5.722    1.342   FF              tc.im.ram_inst|DataOutB[11] =>                              syn__679_|C 
        6.149    0.427   FF                              syn__679_|C =>                         syn__679_|LutOut 
        6.612    0.463   FF                         syn__679_|LutOut =>                              syn__678_|A 
        7.111    0.499   FF                              syn__678_|A =>                         syn__678_|LutOut 
        8.876    1.765   FF                         syn__678_|LutOut =>              tc.rfA.ram_inst|DataInA[11] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.032
    Arrival Time:    8.455
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[1] D
        6.251    1.871   FF               tc.im.ram_inst|DataOutB[1] =>                              syn__712_|B 
        6.722    0.471   FF                              syn__712_|B =>                         syn__712_|LutOut 
        8.455    1.733   FF                         syn__712_|LutOut =>                    tc.dm.ram_inst|WeRenA E
    Required Time:   2.423
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.223    1.576   RR                        syn__808_|combout =>                      tc.dm.ram_inst|Clk0 
        2.423    0.200   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.098
    Arrival Time:    8.889
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[9] D
        5.731    1.351   FF               tc.im.ram_inst|DataOutB[9] =>                              syn__683_|C 
        6.158    0.427   FF                              syn__683_|C =>                         syn__683_|LutOut 
        6.621    0.463   FF                         syn__683_|LutOut =>                              syn__682_|C 
        7.000    0.379   FR                              syn__682_|C =>                         syn__682_|LutOut 
        8.889    1.889   RR                         syn__682_|LutOut =>               tc.rfB.ram_inst|DataInA[9] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.125
    Arrival Time:    8.916
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[11] D
        5.722    1.342   FF              tc.im.ram_inst|DataOutB[11] =>                              syn__679_|C 
        6.149    0.427   FF                              syn__679_|C =>                         syn__679_|LutOut 
        6.612    0.463   FF                         syn__679_|LutOut =>                              syn__678_|A 
        7.111    0.499   FF                              syn__678_|A =>                         syn__678_|LutOut 
        8.916    1.805   FF                         syn__678_|LutOut =>              tc.rfB.ram_inst|DataInA[11] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.260
    Arrival Time:    9.119
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[12] D
        6.328    1.948   FF              tc.im.ram_inst|DataOutB[12] =>                              syn__677_|B 
        6.799    0.471   FF                              syn__677_|B =>                         syn__677_|LutOut 
        7.262    0.463   FF                         syn__677_|LutOut =>                              syn__676_|C 
        7.689    0.427   FF                              syn__676_|C =>                         syn__676_|LutOut 
        9.119    1.430   FF                         syn__676_|LutOut =>              tc.rfA.ram_inst|DataInA[12] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.318
    Arrival Time:    9.109
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[2] D
        6.274    1.906   FF               tc.dm.ram_inst|DataOutB[2] =>                              syn__704_|D 
        6.410    0.136   FF                              syn__704_|D =>                         syn__704_|LutOut 
        6.873    0.463   FF                         syn__704_|LutOut =>                              syn__702_|B 
        7.344    0.471   FF                              syn__702_|B =>                         syn__702_|LutOut 
        9.109    1.765   FF                         syn__702_|LutOut =>               tc.rfB.ram_inst|DataInA[2] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.417
    Arrival Time:    9.276
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[9] D
        5.731    1.351   FF               tc.im.ram_inst|DataOutB[9] =>                              syn__683_|C 
        6.158    0.427   FF                              syn__683_|C =>                         syn__683_|LutOut 
        6.621    0.463   FF                         syn__683_|LutOut =>                              syn__682_|C 
        7.000    0.379   FR                              syn__682_|C =>                         syn__682_|LutOut 
        9.276    2.276   RR                         syn__682_|LutOut =>               tc.rfA.ram_inst|DataInA[9] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.429
    Arrival Time:    8.833
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[1] D
        6.282    1.902   FF               tc.im.ram_inst|DataOutB[1] =>                              syn__713_|C 
        6.661    0.379   FR                              syn__713_|C =>                         syn__713_|LutOut 
        8.833    2.172   RR                         syn__713_|LutOut =>                    tc.im.ram_inst|WeRenA E
    Required Time:   2.404
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.204    1.557   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk0 
        2.404    0.200   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.496
    Arrival Time:    9.287
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[12] D
        6.317    1.949   FF              tc.dm.ram_inst|DataOutB[12] =>                              syn__677_|D 
        6.453    0.136   FF                              syn__677_|D =>                         syn__677_|LutOut 
        6.916    0.463   FF                         syn__677_|LutOut =>                              syn__676_|C 
        7.295    0.379   FR                              syn__676_|C =>                         syn__676_|LutOut 
        9.287    1.992   RR                         syn__676_|LutOut =>              tc.rfB.ram_inst|DataInA[12] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.520
    Arrival Time:    9.379
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[14] D
        5.753    1.385   FF              tc.dm.ram_inst|DataOutB[14] =>                              syn__673_|C 
        6.132    0.379   FR                              syn__673_|C =>                         syn__673_|LutOut 
        7.495    1.363   RR                         syn__673_|LutOut =>                              syn__672_|B 
        7.966    0.471   RF                              syn__672_|B =>                         syn__672_|LutOut 
        9.379    1.413   FF                         syn__672_|LutOut =>              tc.rfA.ram_inst|DataInA[14] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.575
    Arrival Time:    9.434
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[11] D
        6.236    1.868   FF              tc.dm.ram_inst|DataOutB[11] =>                              syn__679_|B 
        6.707    0.471   FF                              syn__679_|B =>                         syn__679_|LutOut 
        7.170    0.463   FF                         syn__679_|LutOut =>                              syn__678_|A 
        7.669    0.499   FF                              syn__678_|A =>                         syn__678_|LutOut 
        9.434    1.765   FF                         syn__678_|LutOut =>              tc.rfA.ram_inst|DataInA[11] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.578
    Arrival Time:    9.437
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[6] D
        6.236    1.868   FF               tc.dm.ram_inst|DataOutB[6] =>                              syn__690_|B 
        6.707    0.471   FF                              syn__690_|B =>                         syn__690_|LutOut 
        7.170    0.463   FF                         syn__690_|LutOut =>                              syn__688_|B 
        7.641    0.471   FF                              syn__688_|B =>                         syn__688_|LutOut 
        9.437    1.796   FF                         syn__688_|LutOut =>               tc.rfA.ram_inst|DataInA[6] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.598
    Arrival Time:    8.877
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[3] D
        6.371    1.991   FF               tc.im.ram_inst|DataOutB[3] =>                              syn__387_|D 
        6.507    0.136   FF                              syn__387_|D =>                         syn__387_|LutOut 
        8.877    2.370   FF                         syn__387_|LutOut =>                              syn__817_|B E
    Required Time:   2.279
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
        2.279   -0.817   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.605
    Arrival Time:    9.396
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[14] D
        5.753    1.385   FF              tc.dm.ram_inst|DataOutB[14] =>                              syn__673_|C 
        6.132    0.379   FR                              syn__673_|C =>                         syn__673_|LutOut 
        7.495    1.363   RR                         syn__673_|LutOut =>                              syn__672_|B 
        7.966    0.471   RF                              syn__672_|B =>                         syn__672_|LutOut 
        9.396    1.430   FF                         syn__672_|LutOut =>              tc.rfB.ram_inst|DataInA[14] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.683
    Arrival Time:    9.474
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[11] D
        6.236    1.868   FF              tc.dm.ram_inst|DataOutB[11] =>                              syn__679_|B 
        6.707    0.471   FF                              syn__679_|B =>                         syn__679_|LutOut 
        7.170    0.463   FF                         syn__679_|LutOut =>                              syn__678_|A 
        7.669    0.499   FF                              syn__678_|A =>                         syn__678_|LutOut 
        9.474    1.805   FF                         syn__678_|LutOut =>              tc.rfB.ram_inst|DataInA[11] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.686
    Arrival Time:    9.477
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[6] D
        6.236    1.868   FF               tc.dm.ram_inst|DataOutB[6] =>                              syn__690_|B 
        6.707    0.471   FF                              syn__690_|B =>                         syn__690_|LutOut 
        7.170    0.463   FF                         syn__690_|LutOut =>                              syn__688_|B 
        7.641    0.471   FF                              syn__688_|B =>                         syn__688_|LutOut 
        9.477    1.836   FF                         syn__688_|LutOut =>               tc.rfB.ram_inst|DataInA[6] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to syn__820_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.766
    Arrival Time:    8.995
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[6] D
        6.364    1.984   FF               tc.im.ram_inst|DataOutB[6] =>                              syn__527_|D 
        6.500    0.136   FF                              syn__527_|D =>                         syn__527_|LutOut 
        8.394    1.894   FF                         syn__527_|LutOut =>                              syn__573_|D 
        8.530    0.136   FF                              syn__573_|D =>                         syn__573_|LutOut 
        8.995    0.465   FF                         syn__573_|LutOut =>                              syn__820_|A E
    Required Time:   2.229
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
        2.229   -0.834   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.768
    Arrival Time:    9.627
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[4] D
        6.761    2.393   FF               tc.dm.ram_inst|DataOutB[4] =>                              syn__698_|D 
        6.897    0.136   FF                              syn__698_|D =>                         syn__698_|LutOut 
        7.360    0.463   FF                         syn__698_|LutOut =>                              syn__695_|B 
        7.831    0.471   FF                              syn__695_|B =>                         syn__695_|LutOut 
        9.627    1.796   FF                         syn__695_|LutOut =>               tc.rfA.ram_inst|DataInA[4] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.842
    Arrival Time:    9.633
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[12] D
        6.328    1.948   FF              tc.im.ram_inst|DataOutB[12] =>                              syn__677_|B 
        6.799    0.471   FF                              syn__677_|B =>                         syn__677_|LutOut 
        7.262    0.463   FF                         syn__677_|LutOut =>                              syn__676_|C 
        7.641    0.379   FR                              syn__676_|C =>                         syn__676_|LutOut 
        9.633    1.992   RR                         syn__676_|LutOut =>              tc.rfB.ram_inst|DataInA[12] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.862
    Arrival Time:    9.721
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[15] D
        6.839    2.471   FF              tc.dm.ram_inst|DataOutB[15] =>                              syn__671_|D 
        6.975    0.136   FF                              syn__671_|D =>                         syn__671_|LutOut 
        7.438    0.463   FF                         syn__671_|LutOut =>                              syn__670_|C 
        7.817    0.379   FR                              syn__670_|C =>                         syn__670_|LutOut 
        9.721    1.904   RR                         syn__670_|LutOut =>              tc.rfA.ram_inst|DataInA[15] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.876
    Arrival Time:    9.667
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[4] D
        6.761    2.393   FF               tc.dm.ram_inst|DataOutB[4] =>                              syn__698_|D 
        6.897    0.136   FF                              syn__698_|D =>                         syn__698_|LutOut 
        7.360    0.463   FF                         syn__698_|LutOut =>                              syn__695_|B 
        7.831    0.471   FF                              syn__695_|B =>                         syn__695_|LutOut 
        9.667    1.836   FF                         syn__695_|LutOut =>               tc.rfB.ram_inst|DataInA[4] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.890
    Arrival Time:    9.749
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[10] D
        6.768    2.388   FF              tc.im.ram_inst|DataOutB[10] =>                              syn__681_|D 
        6.904    0.136   FF                              syn__681_|D =>                         syn__681_|LutOut 
        7.367    0.463   FF                         syn__681_|LutOut =>                              syn__680_|A 
        7.866    0.499   FF                              syn__680_|A =>                         syn__680_|LutOut 
        9.749    1.883   FF                         syn__680_|LutOut =>              tc.rfA.ram_inst|DataInA[10] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.900
    Arrival Time:    9.759
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[17] D
        6.799    2.419   FF              tc.im.ram_inst|DataOutB[17] =>                              syn__667_|D 
        6.935    0.136   FF                              syn__667_|D =>                         syn__667_|LutOut 
        7.398    0.463   FF                         syn__667_|LutOut =>                              syn__666_|A 
        7.897    0.499   FF                              syn__666_|A =>                         syn__666_|LutOut 
        9.759    1.862   FF                         syn__666_|LutOut =>              tc.rfA.ram_inst|DataInA[17] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.967
    Arrival Time:    9.826
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[16] D
        6.867    2.487   FF              tc.im.ram_inst|DataOutB[16] =>                              syn__669_|D 
        7.003    0.136   FF                              syn__669_|D =>                         syn__669_|LutOut 
        7.466    0.463   FF                         syn__669_|LutOut =>                              syn__668_|A 
        7.965    0.499   FF                              syn__668_|A =>                         syn__668_|LutOut 
        9.826    1.861   FF                         syn__668_|LutOut =>              tc.rfA.ram_inst|DataInA[16] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   6.975
    Arrival Time:    9.766
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[10] D
        6.768    2.388   FF              tc.im.ram_inst|DataOutB[10] =>                              syn__681_|D 
        6.904    0.136   FF                              syn__681_|D =>                         syn__681_|LutOut 
        7.367    0.463   FF                         syn__681_|LutOut =>                              syn__680_|A 
        7.866    0.499   FF                              syn__680_|A =>                         syn__680_|LutOut 
        9.766    1.900   FF                         syn__680_|LutOut =>              tc.rfB.ram_inst|DataInA[10] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to syn__818_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.018
    Arrival Time:    9.291
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[6] D
        6.364    1.984   FF               tc.im.ram_inst|DataOutB[6] =>                              syn__527_|D 
        6.500    0.136   FF                              syn__527_|D =>                         syn__527_|LutOut 
        6.974    0.474   FF                         syn__527_|LutOut =>                              syn__580_|C 
        7.353    0.379   FR                              syn__580_|C =>                         syn__580_|LutOut 
        9.291    1.938   RR                         syn__580_|LutOut =>                              syn__818_|A E
    Required Time:   2.273
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
        2.273   -0.823   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.062
    Arrival Time:    9.921
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[7] D
        5.710    1.342   FF               tc.dm.ram_inst|DataOutB[7] =>                              syn__687_|D 
        5.846    0.136   FF                              syn__687_|D =>                         syn__687_|LutOut 
        7.606    1.760   FF                         syn__687_|LutOut =>                              syn__686_|B 
        8.077    0.471   FF                              syn__686_|B =>                         syn__686_|LutOut 
        9.921    1.844   FF                         syn__686_|LutOut =>               tc.rfA.ram_inst|DataInA[7] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.104
    Arrival Time:    9.963
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[10] D
        6.647    2.279   FF              tc.dm.ram_inst|DataOutB[10] =>                              syn__681_|B 
        7.118    0.471   FF                              syn__681_|B =>                         syn__681_|LutOut 
        7.581    0.463   FF                         syn__681_|LutOut =>                              syn__680_|A 
        8.080    0.499   FF                              syn__680_|A =>                         syn__680_|LutOut 
        9.963    1.883   FF                         syn__680_|LutOut =>              tc.rfA.ram_inst|DataInA[10] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.120
    Arrival Time:    9.979
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[0] D
        6.750    2.382   FF               tc.dm.ram_inst|DataOutB[0] =>                              syn__710_|B 
        7.221    0.471   FF                              syn__710_|B =>                         syn__710_|LutOut 
        7.684    0.463   FF                         syn__710_|LutOut =>                              syn__709_|A 
        8.183    0.499   FF                              syn__709_|A =>                         syn__709_|LutOut 
        9.979    1.796   FF                         syn__709_|LutOut =>               tc.rfA.ram_inst|DataInA[0] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.147
    Arrival Time:    9.938
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[7] D
        5.710    1.342   FF               tc.dm.ram_inst|DataOutB[7] =>                              syn__687_|D 
        5.846    0.136   FF                              syn__687_|D =>                         syn__687_|LutOut 
        7.606    1.760   FF                         syn__687_|LutOut =>                              syn__686_|B 
        8.077    0.471   FF                              syn__686_|B =>                         syn__686_|LutOut 
        9.938    1.861   FF                         syn__686_|LutOut =>               tc.rfB.ram_inst|DataInA[7] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.149
    Arrival Time:    9.940
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[9] D
        6.710    2.342   FF               tc.dm.ram_inst|DataOutB[9] =>                              syn__683_|A 
        7.209    0.499   FF                              syn__683_|A =>                         syn__683_|LutOut 
        7.672    0.463   FF                         syn__683_|LutOut =>                              syn__682_|C 
        8.051    0.379   FR                              syn__682_|C =>                         syn__682_|LutOut 
        9.940    1.889   RR                         syn__682_|LutOut =>               tc.rfB.ram_inst|DataInA[9] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.189
    Arrival Time:    9.980
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[10] D
        6.647    2.279   FF              tc.dm.ram_inst|DataOutB[10] =>                              syn__681_|B 
        7.118    0.471   FF                              syn__681_|B =>                         syn__681_|LutOut 
        7.581    0.463   FF                         syn__681_|LutOut =>                              syn__680_|A 
        8.080    0.499   FF                              syn__680_|A =>                         syn__680_|LutOut 
        9.980    1.900   FF                         syn__680_|LutOut =>              tc.rfB.ram_inst|DataInA[10] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.190
    Arrival Time:   10.049
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[13] D
        5.710    1.342   FF              tc.dm.ram_inst|DataOutB[13] =>                              syn__675_|D 
        5.846    0.136   FF                              syn__675_|D =>                         syn__675_|LutOut 
        7.683    1.837   FF                         syn__675_|LutOut =>                              syn__674_|B 
        8.154    0.471   FF                              syn__674_|B =>                         syn__674_|LutOut 
       10.049    1.895   FF                         syn__674_|LutOut =>              tc.rfA.ram_inst|DataInA[13] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.211
    Arrival Time:   10.070
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[16] D
        6.748    2.380   FF              tc.dm.ram_inst|DataOutB[16] =>                              syn__669_|A 
        7.247    0.499   FF                              syn__669_|A =>                         syn__669_|LutOut 
        7.710    0.463   FF                         syn__669_|LutOut =>                              syn__668_|A 
        8.209    0.499   FF                              syn__668_|A =>                         syn__668_|LutOut 
       10.070    1.861   FF                         syn__668_|LutOut =>              tc.rfA.ram_inst|DataInA[16] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.223
    Arrival Time:   10.082
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[9] D
        6.869    2.489   FF               tc.im.ram_inst|DataOutB[9] =>                              syn__605_|C 
        7.296    0.427   FF                              syn__605_|C =>                         syn__605_|LutOut 
        7.760    0.464   FF                         syn__605_|LutOut =>                              syn__674_|C 
        8.139    0.379   FR                              syn__674_|C =>                         syn__674_|LutOut 
       10.082    1.943   RR                         syn__674_|LutOut =>              tc.rfA.ram_inst|DataInA[13] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.226
    Arrival Time:   10.085
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[15] D
        6.868    2.488   FF              tc.im.ram_inst|DataOutB[15] =>                              syn__671_|B 
        7.339    0.471   FF                              syn__671_|B =>                         syn__671_|LutOut 
        7.802    0.463   FF                         syn__671_|LutOut =>                              syn__670_|C 
        8.181    0.379   FR                              syn__670_|C =>                         syn__670_|LutOut 
       10.085    1.904   RR                         syn__670_|LutOut =>              tc.rfA.ram_inst|DataInA[15] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.228
    Arrival Time:   10.019
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[0] D
        6.750    2.382   FF               tc.dm.ram_inst|DataOutB[0] =>                              syn__710_|B 
        7.221    0.471   FF                              syn__710_|B =>                         syn__710_|LutOut 
        7.684    0.463   FF                         syn__710_|LutOut =>                              syn__709_|A 
        8.183    0.499   FF                              syn__709_|A =>                         syn__709_|LutOut 
       10.019    1.836   FF                         syn__709_|LutOut =>               tc.rfB.ram_inst|DataInA[0] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to syn__815_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.239
    Arrival Time:    9.281
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[1] D
        6.251    1.871   FF               tc.im.ram_inst|DataOutB[1] =>                              syn__378_|B 
        6.722    0.471   FF                              syn__378_|B =>                         syn__378_|LutOut 
        8.047    1.325   FF                         syn__378_|LutOut =>                              syn__366_|C 
        8.474    0.427   FF                              syn__366_|C =>                         syn__366_|LutOut 
        9.281    0.807   FF                         syn__366_|LutOut =>                              syn__815_|D E
    Required Time:   2.042
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__815_|Clk 
        2.042   -0.469   R                                      Hold

Hold from tc.im.ram_inst to syn__813_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.239
    Arrival Time:    9.281
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[1] D
        6.251    1.871   FF               tc.im.ram_inst|DataOutB[1] =>                              syn__378_|B 
        6.722    0.471   FF                              syn__378_|B =>                         syn__378_|LutOut 
        8.047    1.325   FF                         syn__378_|LutOut =>                              syn__366_|C 
        8.474    0.427   FF                              syn__366_|C =>                         syn__366_|LutOut 
        9.281    0.807   FF                         syn__366_|LutOut =>                              syn__813_|D E
    Required Time:   2.042
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__813_|Clk 
        2.042   -0.469   R                                      Hold

Hold from tc.im.ram_inst to syn__812_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.239
    Arrival Time:    9.281
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[1] D
        6.251    1.871   FF               tc.im.ram_inst|DataOutB[1] =>                              syn__378_|B 
        6.722    0.471   FF                              syn__378_|B =>                         syn__378_|LutOut 
        8.047    1.325   FF                         syn__378_|LutOut =>                              syn__366_|C 
        8.474    0.427   FF                              syn__366_|C =>                         syn__366_|LutOut 
        9.281    0.807   FF                         syn__366_|LutOut =>                              syn__812_|D E
    Required Time:   2.042
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__812_|Clk 
        2.042   -0.469   R                                      Hold

Hold from tc.im.ram_inst to syn__811_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.262
    Arrival Time:    8.939
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[1] D
        6.251    1.871   FF               tc.im.ram_inst|DataOutB[1] =>                              syn__378_|B 
        6.722    0.471   FF                              syn__378_|B =>                         syn__378_|LutOut 
        8.047    1.325   FF                         syn__378_|LutOut =>                              syn__366_|C 
        8.474    0.427   FF                              syn__366_|C =>                         syn__366_|LutOut 
        8.939    0.465   FF                         syn__366_|LutOut =>                              syn__811_|A E
    Required Time:   1.677
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__811_|Clk 
        1.677   -0.834   R                                      Hold

Hold from tc.im.ram_inst to syn__810_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.262
    Arrival Time:    8.939
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[1] D
        6.251    1.871   FF               tc.im.ram_inst|DataOutB[1] =>                              syn__378_|B 
        6.722    0.471   FF                              syn__378_|B =>                         syn__378_|LutOut 
        8.047    1.325   FF                         syn__378_|LutOut =>                              syn__366_|C 
        8.474    0.427   FF                              syn__366_|C =>                         syn__366_|LutOut 
        8.939    0.465   FF                         syn__366_|LutOut =>                              syn__810_|A E
    Required Time:   1.677
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__810_|Clk 
        1.677   -0.834   R                                      Hold

Hold from tc.im.ram_inst to syn__809_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.262
    Arrival Time:    8.939
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[1] D
        6.251    1.871   FF               tc.im.ram_inst|DataOutB[1] =>                              syn__378_|B 
        6.722    0.471   FF                              syn__378_|B =>                         syn__378_|LutOut 
        8.047    1.325   FF                         syn__378_|LutOut =>                              syn__366_|C 
        8.474    0.427   FF                              syn__366_|C =>                         syn__366_|LutOut 
        8.939    0.465   FF                         syn__366_|LutOut =>                              syn__809_|A E
    Required Time:   1.677
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__809_|Clk 
        1.677   -0.834   R                                      Hold

Hold from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.299
    Arrival Time:   10.158
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[14] D
        6.813    2.433   FF              tc.im.ram_inst|DataOutB[14] =>                              syn__673_|D 
        6.949    0.136   FF                              syn__673_|D =>                         syn__673_|LutOut 
        8.274    1.325   FF                         syn__673_|LutOut =>                              syn__672_|B 
        8.745    0.471   FF                              syn__672_|B =>                         syn__672_|LutOut 
       10.158    1.413   FF                         syn__672_|LutOut =>              tc.rfA.ram_inst|DataInA[14] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.309
    Arrival Time:   10.168
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[5] D
        7.297    2.917   FF               tc.im.ram_inst|DataOutB[5] =>                              syn__745_|D 
        7.433    0.136   FF                              syn__745_|D =>                         syn__745_|LutOut 
        7.897    0.464   FF                         syn__745_|LutOut =>                              syn__686_|C 
        8.324    0.427   FF                              syn__686_|C =>                         syn__686_|LutOut 
       10.168    1.844   FF                         syn__686_|LutOut =>               tc.rfA.ram_inst|DataInA[7] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.313
    Arrival Time:   10.172
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[17] D
        6.877    2.509   FF              tc.dm.ram_inst|DataOutB[17] =>                              syn__667_|B 
        7.348    0.471   FF                              syn__667_|B =>                         syn__667_|LutOut 
        7.811    0.463   FF                         syn__667_|LutOut =>                              syn__666_|A 
        8.310    0.499   FF                              syn__666_|A =>                         syn__666_|LutOut 
       10.172    1.862   FF                         syn__666_|LutOut =>              tc.rfA.ram_inst|DataInA[17] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.336
    Arrival Time:   10.195
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[8] D
        5.710    1.342   FF               tc.dm.ram_inst|DataOutB[8] =>                              syn__685_|C 
        6.089    0.379   FR                              syn__685_|C =>                         syn__685_|LutOut 
        7.880    1.791   RR                         syn__685_|LutOut =>                              syn__684_|B 
        8.351    0.471   RF                              syn__684_|B =>                         syn__684_|LutOut 
       10.195    1.844   FF                         syn__684_|LutOut =>               tc.rfA.ram_inst|DataInA[8] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.384
    Arrival Time:   10.175
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[14] D
        6.813    2.433   FF              tc.im.ram_inst|DataOutB[14] =>                              syn__673_|D 
        6.949    0.136   FF                              syn__673_|D =>                         syn__673_|LutOut 
        8.274    1.325   FF                         syn__673_|LutOut =>                              syn__672_|B 
        8.745    0.471   FF                              syn__672_|B =>                         syn__672_|LutOut 
       10.175    1.430   FF                         syn__672_|LutOut =>              tc.rfB.ram_inst|DataInA[14] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.394
    Arrival Time:   10.185
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[5] D
        7.297    2.917   FF               tc.im.ram_inst|DataOutB[5] =>                              syn__745_|D 
        7.433    0.136   FF                              syn__745_|D =>                         syn__745_|LutOut 
        7.897    0.464   FF                         syn__745_|LutOut =>                              syn__686_|C 
        8.324    0.427   FF                              syn__686_|C =>                         syn__686_|LutOut 
       10.185    1.861   FF                         syn__686_|LutOut =>               tc.rfB.ram_inst|DataInA[7] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.421
    Arrival Time:   10.212
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[8] D
        5.710    1.342   FF               tc.dm.ram_inst|DataOutB[8] =>                              syn__685_|C 
        6.089    0.379   FR                              syn__685_|C =>                         syn__685_|LutOut 
        7.880    1.791   RR                         syn__685_|LutOut =>                              syn__684_|B 
        8.351    0.471   RF                              syn__684_|B =>                         syn__684_|LutOut 
       10.212    1.861   FF                         syn__684_|LutOut =>               tc.rfB.ram_inst|DataInA[8] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.437
    Arrival Time:   10.228
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[15] D
        6.839    2.471   FF              tc.dm.ram_inst|DataOutB[15] =>                              syn__671_|D 
        6.975    0.136   FF                              syn__671_|D =>                         syn__671_|LutOut 
        7.438    0.463   FF                         syn__671_|LutOut =>                              syn__670_|C 
        7.817    0.379   FR                              syn__670_|C =>                         syn__670_|LutOut 
       10.228    2.411   RR                         syn__670_|LutOut =>              tc.rfB.ram_inst|DataInA[15] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.453
    Arrival Time:   10.312
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[5] D
        5.710    1.342   FF               tc.dm.ram_inst|DataOutB[5] =>                              syn__694_|C 
        6.089    0.379   FR                              syn__694_|C =>                         syn__694_|LutOut 
        7.920    1.831   RR                         syn__694_|LutOut =>                              syn__692_|D 
        8.056    0.136   RF                              syn__692_|D =>                         syn__692_|LutOut 
        8.519    0.463   FF                         syn__692_|LutOut =>                              syn__691_|B 
        8.990    0.471   FF                              syn__691_|B =>                         syn__691_|LutOut 
       10.312    1.322   FF                         syn__691_|LutOut =>               tc.rfA.ram_inst|DataInA[5] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.468
    Arrival Time:   10.327
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[9] D
        6.710    2.342   FF               tc.dm.ram_inst|DataOutB[9] =>                              syn__683_|A 
        7.209    0.499   FF                              syn__683_|A =>                         syn__683_|LutOut 
        7.672    0.463   FF                         syn__683_|LutOut =>                              syn__682_|C 
        8.051    0.379   FR                              syn__682_|C =>                         syn__682_|LutOut 
       10.327    2.276   RR                         syn__682_|LutOut =>               tc.rfA.ram_inst|DataInA[9] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to syn__819_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.477
    Arrival Time:    9.750
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[6] D
        6.364    1.984   FF               tc.im.ram_inst|DataOutB[6] =>                              syn__527_|D 
        6.500    0.136   FF                              syn__527_|D =>                         syn__527_|LutOut 
        6.974    0.474   FF                         syn__527_|LutOut =>                              syn__576_|C 
        7.353    0.379   FR                              syn__576_|C =>                         syn__576_|LutOut 
        9.750    2.397   RR                         syn__576_|LutOut =>                              syn__819_|A E
    Required Time:   2.273
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
        2.273   -0.823   R                                      Hold

Hold from tc.im.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.491
    Arrival Time:    9.764
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[6] D
        6.364    1.984   FF               tc.im.ram_inst|DataOutB[6] =>                              syn__527_|D 
        6.500    0.136   FF                              syn__527_|D =>                         syn__527_|LutOut 
        6.974    0.474   FF                         syn__527_|LutOut =>                              syn__584_|C 
        7.353    0.379   FR                              syn__584_|C =>                         syn__584_|LutOut 
        9.764    2.411   RR                         syn__584_|LutOut =>                              syn__817_|A E
    Required Time:   2.273
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
        2.273   -0.823   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.561
    Arrival Time:   10.352
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[5] D
        5.710    1.342   FF               tc.dm.ram_inst|DataOutB[5] =>                              syn__694_|C 
        6.089    0.379   FR                              syn__694_|C =>                         syn__694_|LutOut 
        7.920    1.831   RR                         syn__694_|LutOut =>                              syn__692_|D 
        8.056    0.136   RF                              syn__692_|D =>                         syn__692_|LutOut 
        8.519    0.463   FF                         syn__692_|LutOut =>                              syn__691_|B 
        8.990    0.471   FF                              syn__691_|B =>                         syn__691_|LutOut 
       10.352    1.362   FF                         syn__691_|LutOut =>               tc.rfB.ram_inst|DataInA[5] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.582
    Arrival Time:   10.373
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[16] D
        6.867    2.487   FF              tc.im.ram_inst|DataOutB[16] =>                              syn__669_|D 
        7.003    0.136   FF                              syn__669_|D =>                         syn__669_|LutOut 
        7.466    0.463   FF                         syn__669_|LutOut =>                              syn__668_|A 
        7.965    0.499   FF                              syn__668_|A =>                         syn__668_|LutOut 
       10.373    2.408   FF                         syn__668_|LutOut =>              tc.rfB.ram_inst|DataInA[16] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to syn__816_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.587
    Arrival Time:    9.281
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[1] D
        6.251    1.871   FF               tc.im.ram_inst|DataOutB[1] =>                              syn__378_|B 
        6.722    0.471   FF                              syn__378_|B =>                         syn__378_|LutOut 
        8.047    1.325   FF                         syn__378_|LutOut =>                              syn__366_|C 
        8.474    0.427   FF                              syn__366_|C =>                         syn__366_|LutOut 
        9.281    0.807   FF                         syn__366_|LutOut =>                              syn__816_|B E
    Required Time:   1.694
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__816_|Clk 
        1.694   -0.817   R                                      Hold

Hold from tc.im.ram_inst to syn__814_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.587
    Arrival Time:    9.281
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[1] D
        6.251    1.871   FF               tc.im.ram_inst|DataOutB[1] =>                              syn__378_|B 
        6.722    0.471   FF                              syn__378_|B =>                         syn__378_|LutOut 
        8.047    1.325   FF                         syn__378_|LutOut =>                              syn__366_|C 
        8.474    0.427   FF                              syn__366_|C =>                         syn__366_|LutOut 
        9.281    0.807   FF                         syn__366_|LutOut =>                              syn__814_|B E
    Required Time:   1.694
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.160    1.513   RR                        syn__808_|combout =>          clken_ctrl_X1009_Y1001_N0|ClkIn 
        2.379    0.219   RR          clken_ctrl_X1009_Y1001_N0|ClkIn =>         clken_ctrl_X1009_Y1001_N0|ClkOut 
        2.511    0.132   RR         clken_ctrl_X1009_Y1001_N0|ClkOut =>                            syn__814_|Clk 
        1.694   -0.817   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.614
    Arrival Time:   10.405
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[17] D
        6.799    2.419   FF              tc.im.ram_inst|DataOutB[17] =>                              syn__667_|D 
        6.935    0.136   FF                              syn__667_|D =>                         syn__667_|LutOut 
        7.398    0.463   FF                         syn__667_|LutOut =>                              syn__666_|A 
        7.897    0.499   FF                              syn__666_|A =>                         syn__666_|LutOut 
       10.405    2.508   FF                         syn__666_|LutOut =>              tc.rfB.ram_inst|DataInA[17] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.705
    Arrival Time:   10.564
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[1] D
        6.368    1.988   FF               tc.im.ram_inst|DataOutB[1] =>                              syn__706_|D 
        6.504    0.136   FF                              syn__706_|D =>                         syn__706_|LutOut 
        8.384    1.880   FF                         syn__706_|LutOut =>                              syn__705_|C 
        8.763    0.379   FR                              syn__705_|C =>                         syn__705_|LutOut 
       10.564    1.801   RR                         syn__705_|LutOut =>               tc.rfA.ram_inst|DataInA[1] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.801
    Arrival Time:   10.592
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>              tc.im.ram_inst|DataOutB[15] D
        6.868    2.488   FF              tc.im.ram_inst|DataOutB[15] =>                              syn__671_|B 
        7.339    0.471   FF                              syn__671_|B =>                         syn__671_|LutOut 
        7.802    0.463   FF                         syn__671_|LutOut =>                              syn__670_|C 
        8.181    0.379   FR                              syn__670_|C =>                         syn__670_|LutOut 
       10.592    2.411   RR                         syn__670_|LutOut =>              tc.rfB.ram_inst|DataInA[15] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.816
    Arrival Time:   10.675
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[3] D
        5.710    1.342   FF               tc.dm.ram_inst|DataOutB[3] =>                              syn__701_|C 
        6.089    0.379   FR                              syn__701_|C =>                         syn__701_|LutOut 
        7.920    1.831   RR                         syn__701_|LutOut =>                              syn__700_|B 
        8.391    0.471   RF                              syn__700_|B =>                         syn__700_|LutOut 
        8.854    0.463   FF                         syn__700_|LutOut =>                              syn__699_|A 
        9.353    0.499   FF                              syn__699_|A =>                         syn__699_|LutOut 
       10.675    1.322   FF                         syn__699_|LutOut =>               tc.rfA.ram_inst|DataInA[3] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.818
    Arrival Time:   10.609
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[1] D
        6.368    1.988   FF               tc.im.ram_inst|DataOutB[1] =>                              syn__706_|D 
        6.504    0.136   FF                              syn__706_|D =>                         syn__706_|LutOut 
        8.384    1.880   FF                         syn__706_|LutOut =>                              syn__705_|C 
        8.763    0.379   FR                              syn__705_|C =>                         syn__705_|LutOut 
       10.609    1.846   RR                         syn__705_|LutOut =>               tc.rfB.ram_inst|DataInA[1] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.826
    Arrival Time:   10.617
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[16] D
        6.748    2.380   FF              tc.dm.ram_inst|DataOutB[16] =>                              syn__669_|A 
        7.247    0.499   FF                              syn__669_|A =>                         syn__669_|LutOut 
        7.710    0.463   FF                         syn__669_|LutOut =>                              syn__668_|A 
        8.209    0.499   FF                              syn__668_|A =>                         syn__668_|LutOut 
       10.617    2.408   FF                         syn__668_|LutOut =>              tc.rfB.ram_inst|DataInA[16] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.877
    Arrival Time:   10.668
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[13] D
        5.710    1.342   FF              tc.dm.ram_inst|DataOutB[13] =>                              syn__675_|D 
        5.846    0.136   FF                              syn__675_|D =>                         syn__675_|LutOut 
        7.683    1.837   FF                         syn__675_|LutOut =>                              syn__674_|B 
        8.154    0.471   FF                              syn__674_|B =>                         syn__674_|LutOut 
       10.668    2.514   FF                         syn__674_|LutOut =>              tc.rfB.ram_inst|DataInA[13] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.901
    Arrival Time:   10.692
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[9] D
        6.869    2.489   FF               tc.im.ram_inst|DataOutB[9] =>                              syn__605_|C 
        7.296    0.427   FF                              syn__605_|C =>                         syn__605_|LutOut 
        7.760    0.464   FF                         syn__605_|LutOut =>                              syn__674_|C 
        8.139    0.379   FR                              syn__674_|C =>                         syn__674_|LutOut 
       10.692    2.553   RR                         syn__674_|LutOut =>              tc.rfB.ram_inst|DataInA[13] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   7.924
    Arrival Time:   10.715
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[3] D
        5.710    1.342   FF               tc.dm.ram_inst|DataOutB[3] =>                              syn__701_|C 
        6.089    0.379   FR                              syn__701_|C =>                         syn__701_|LutOut 
        7.920    1.831   RR                         syn__701_|LutOut =>                              syn__700_|B 
        8.391    0.471   RF                              syn__700_|B =>                         syn__700_|LutOut 
        8.854    0.463   FF                         syn__700_|LutOut =>                              syn__699_|A 
        9.353    0.499   FF                              syn__699_|A =>                         syn__699_|LutOut 
       10.715    1.362   FF                         syn__699_|LutOut =>               tc.rfB.ram_inst|DataInA[3] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   8.027
    Arrival Time:   10.818
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>              tc.dm.ram_inst|DataOutB[17] D
        6.877    2.509   FF              tc.dm.ram_inst|DataOutB[17] =>                              syn__667_|B 
        7.348    0.471   FF                              syn__667_|B =>                         syn__667_|LutOut 
        7.811    0.463   FF                         syn__667_|LutOut =>                              syn__666_|A 
        8.310    0.499   FF                              syn__666_|A =>                         syn__666_|LutOut 
       10.818    2.508   FF                         syn__666_|LutOut =>              tc.rfB.ram_inst|DataInA[17] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   8.109
    Arrival Time:   10.968
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        6.775    2.395   FF               tc.im.ram_inst|DataOutB[2] =>                              syn__370_|C 
        7.202    0.427   FF                              syn__370_|C =>                         syn__370_|LutOut 
        8.988    1.786   FF                         syn__370_|LutOut =>                              syn__684_|D 
        9.124    0.136   FF                              syn__684_|D =>                         syn__684_|LutOut 
       10.968    1.844   FF                         syn__684_|LutOut =>               tc.rfA.ram_inst|DataInA[8] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   8.194
    Arrival Time:   10.985
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[2] D
        6.775    2.395   FF               tc.im.ram_inst|DataOutB[2] =>                              syn__370_|C 
        7.202    0.427   FF                              syn__370_|C =>                         syn__370_|LutOut 
        8.988    1.786   FF                         syn__370_|LutOut =>                              syn__684_|D 
        9.124    0.136   FF                              syn__684_|D =>                         syn__684_|LutOut 
       10.985    1.861   FF                         syn__684_|LutOut =>               tc.rfB.ram_inst|DataInA[8] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.im.ram_inst to syn__823_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   8.306
    Arrival Time:   10.546
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.180    1.533   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
      Data Path:
        4.380    2.200   RF                      tc.im.ram_inst|Clk1 =>               tc.im.ram_inst|DataOutB[6] D
        6.364    1.984   FF               tc.im.ram_inst|DataOutB[6] =>                              syn__527_|D 
        6.500    0.136   FF                              syn__527_|D =>                         syn__527_|LutOut 
        8.272    1.772   FF                         syn__527_|LutOut =>                              syn__561_|C 
        8.651    0.379   FR                              syn__561_|C =>                         syn__561_|LutOut 
       10.546    1.895   RR                         syn__561_|LutOut =>                              syn__823_|A E
    Required Time:   2.240
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__823_|Clk 
        2.240   -0.823   R                                      Hold

Hold from tc.rfB.ram_inst to syn__821_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   8.466
    Arrival Time:   10.695
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[5] D
        6.685    2.436   FF              tc.rfB.ram_inst|DataOutB[5] =>                              syn__718_|C 
        7.112    0.427   FF                              syn__718_|C =>                         syn__718_|LutOut 
        7.575    0.463   FF                         syn__718_|LutOut =>                              syn__719_|A 
        8.074    0.499   FF                              syn__719_|A =>                         syn__719_|LutOut 
        9.804    1.730   FF                         syn__719_|LutOut =>                              syn__757_|C 
       10.231    0.427   FF                              syn__757_|C =>                         syn__757_|LutOut 
       10.695    0.464   FF                         syn__757_|LutOut =>                              syn__821_|A E
    Required Time:   2.229
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
        2.229   -0.834   R                                      Hold

Hold from tc.rfB.ram_inst to syn__820_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   9.279
    Arrival Time:   11.508
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>             tc.rfB.ram_inst|DataOutB[11] D
        5.640    1.391   FF             tc.rfB.ram_inst|DataOutB[11] =>                              syn__722_|A 
        6.139    0.499   FF                              syn__722_|A =>                         syn__722_|LutOut 
        6.602    0.463   FF                         syn__722_|LutOut =>                              syn__723_|C 
        7.029    0.427   FF                              syn__723_|C =>                         syn__723_|LutOut 
        8.391    1.362   FF                         syn__723_|LutOut =>                              syn__574_|C 
        8.770    0.379   FR                              syn__574_|C =>                         syn__574_|LutOut 
       10.572    1.802   RR                         syn__574_|LutOut =>                              syn__573_|B 
       11.043    0.471   RF                              syn__573_|B =>                         syn__573_|LutOut 
       11.508    0.465   FF                         syn__573_|LutOut =>                              syn__820_|A E
    Required Time:   2.229
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
        2.229   -0.834   R                                      Hold

Hold from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   9.593
    Arrival Time:   11.989
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>              tc.rfB.ram_inst|DataOutB[5] D
        6.685    2.436   FF              tc.rfB.ram_inst|DataOutB[5] =>                              syn__718_|C 
        7.112    0.427   FF                              syn__718_|C =>                         syn__718_|LutOut 
        7.575    0.463   FF                         syn__718_|LutOut =>                              syn__719_|A 
        8.074    0.499   FF                              syn__719_|A =>                         syn__719_|LutOut 
        9.804    1.730   FF                         syn__719_|LutOut =>                              syn__757_|C 
       10.231    0.427   FF                              syn__757_|C =>                         syn__757_|LutOut 
       10.695    0.464   FF                         syn__757_|LutOut =>                              syn__821_|A E
       11.194    0.499   FF                              syn__821_|A =>                         syn__821_|LutOut 
       11.989    0.795   FF                         syn__821_|LutOut =>               tc.im.ram_inst|AddressB[4] E
    Required Time:   2.396
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
        2.396    0.200   R                                      Hold

Hold from tc.rfA.ram_inst to syn__818_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:   9.624
    Arrival Time:   11.886
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[17] D
        5.674    1.341   FF             tc.rfA.ram_inst|DataOutB[17] =>                              syn__738_|D 
        5.810    0.136   FF                              syn__738_|D =>                         syn__738_|LutOut 
        7.084    1.274   FF                         syn__738_|LutOut =>                              syn__739_|C 
        7.511    0.427   FF                              syn__739_|C =>                         syn__739_|LutOut 
        9.860    2.349   FF                         syn__739_|LutOut =>                              syn__580_|D 
        9.996    0.136   FF                              syn__580_|D =>                         syn__580_|LutOut 
       11.886    1.890   FF                         syn__580_|LutOut =>                              syn__818_|A E
    Required Time:   2.262
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
        2.262   -0.834   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  10.078
    Arrival Time:   12.937
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[1] D
        6.274    1.906   FF               tc.dm.ram_inst|DataOutB[1] =>                              syn__707_|C 
        6.653    0.379   FR                              syn__707_|C =>                         syn__707_|LutOut 
        8.459    1.806   RR                         syn__707_|LutOut =>                              syn__706_|C 
        8.838    0.379   RR                              syn__706_|C =>                         syn__706_|LutOut 
       10.757    1.919   RR                         syn__706_|LutOut =>                              syn__705_|C 
       11.136    0.379   RR                              syn__705_|C =>                         syn__705_|LutOut 
       12.937    1.801   RR                         syn__705_|LutOut =>               tc.rfA.ram_inst|DataInA[1] E
    Required Time:   2.859
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.159    1.512   RR                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk0 
        2.859    0.700   R                                      Hold

Hold from tc.dm.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  10.191
    Arrival Time:   12.982
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.168    1.464   FF                        syn__808_|combout =>                      tc.dm.ram_inst|Clk1 
      Data Path:
        4.368    2.200   FF                      tc.dm.ram_inst|Clk1 =>               tc.dm.ram_inst|DataOutB[1] D
        6.274    1.906   FF               tc.dm.ram_inst|DataOutB[1] =>                              syn__707_|C 
        6.653    0.379   FR                              syn__707_|C =>                         syn__707_|LutOut 
        8.459    1.806   RR                         syn__707_|LutOut =>                              syn__706_|C 
        8.838    0.379   RR                              syn__706_|C =>                         syn__706_|LutOut 
       10.757    1.919   RR                         syn__706_|LutOut =>                              syn__705_|C 
       11.136    0.379   RR                              syn__705_|C =>                         syn__705_|LutOut 
       12.982    1.846   RR                         syn__705_|LutOut =>               tc.rfB.ram_inst|DataInA[1] E
    Required Time:   2.791
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.091    1.444   RR                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk0 
        2.791    0.700   R                                      Hold

Hold from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  10.406
    Arrival Time:   12.802
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>             tc.rfB.ram_inst|DataOutB[11] D
        5.640    1.391   FF             tc.rfB.ram_inst|DataOutB[11] =>                              syn__722_|A 
        6.139    0.499   FF                              syn__722_|A =>                         syn__722_|LutOut 
        6.602    0.463   FF                         syn__722_|LutOut =>                              syn__723_|C 
        7.029    0.427   FF                              syn__723_|C =>                         syn__723_|LutOut 
        8.391    1.362   FF                         syn__723_|LutOut =>                              syn__574_|C 
        8.770    0.379   FR                              syn__574_|C =>                         syn__574_|LutOut 
       10.572    1.802   RR                         syn__574_|LutOut =>                              syn__573_|B 
       11.043    0.471   RF                              syn__573_|B =>                         syn__573_|LutOut 
       11.508    0.465   FF                         syn__573_|LutOut =>                              syn__820_|A E
       12.007    0.499   FF                              syn__820_|A =>                         syn__820_|LutOut 
       12.802    0.795   FF                         syn__820_|LutOut =>               tc.im.ram_inst|AddressB[3] E
    Required Time:   2.396
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
        2.396    0.200   R                                      Hold

Hold from tc.rfA.ram_inst to syn__822_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  10.615
    Arrival Time:   12.844
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[13] D
        5.725    1.392   FF             tc.rfA.ram_inst|DataOutB[13] =>                              syn__437_|D 
        5.861    0.136   FF                              syn__437_|D =>                         syn__437_|LutOut 
        6.326    0.465   FF                         syn__437_|LutOut =>                              syn__497_|C 
        6.705    0.379   FR                              syn__497_|C =>                         syn__497_|LutOut 
        8.068    1.363   RR                         syn__497_|LutOut =>                              syn__717_|C 
        8.495    0.427   RF                              syn__717_|C =>                         syn__717_|LutOut 
        9.730    1.235   FF                         syn__717_|LutOut =>                              syn__568_|C 
       10.109    0.379   FR                              syn__568_|C =>                         syn__568_|LutOut 
       11.908    1.799   RR                         syn__568_|LutOut =>                              syn__565_|B 
       12.379    0.471   RF                              syn__565_|B =>                         syn__565_|LutOut 
       12.844    0.465   FF                         syn__565_|LutOut =>                              syn__822_|A E
    Required Time:   2.229
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__822_|Clk 
        2.229   -0.834   R                                      Hold

Hold from tc.rfA.ram_inst to syn__819_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  10.829
    Arrival Time:   13.091
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[17] D
        6.719    2.386   FF             tc.rfA.ram_inst|DataOutB[17] =>                              syn__447_|B 
        7.190    0.471   FF                              syn__447_|B =>                         syn__447_|LutOut 
        7.654    0.464   FF                         syn__447_|LutOut =>                              syn__523_|D 
        7.790    0.136   FF                              syn__523_|D =>                         syn__523_|LutOut 
        8.253    0.463   FF                         syn__523_|LutOut =>                              syn__522_|A 
        8.752    0.499   FF                              syn__522_|A =>                         syn__522_|LutOut 
       10.592    1.840   FF                         syn__522_|LutOut =>                              syn__576_|D 
       10.728    0.136   FF                              syn__576_|D =>                         syn__576_|LutOut 
       13.091    2.363   FF                         syn__576_|LutOut =>                              syn__819_|A E
    Required Time:   2.262
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
        2.262   -0.834   R                                      Hold

Hold from tc.rfB.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  11.061
    Arrival Time:   13.323
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>             tc.rfB.ram_inst|DataOutB[16] D
        6.605    2.356   FF             tc.rfB.ram_inst|DataOutB[16] =>                              syn__742_|B 
        7.076    0.471   FF                              syn__742_|B =>                         syn__742_|LutOut 
        7.539    0.463   FF                         syn__742_|LutOut =>                              syn__743_|A 
        8.038    0.499   FF                              syn__743_|A =>                         syn__743_|LutOut 
       10.449    2.411   FF                         syn__743_|LutOut =>                              syn__584_|A 
       10.948    0.499   FF                              syn__584_|A =>                         syn__584_|LutOut 
       13.323    2.375   FF                         syn__584_|LutOut =>                              syn__817_|A E
    Required Time:   2.262
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
        2.262   -0.834   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  11.223
    Arrival Time:   13.619
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[17] D
        5.674    1.341   FF             tc.rfA.ram_inst|DataOutB[17] =>                              syn__738_|D 
        5.810    0.136   FF                              syn__738_|D =>                         syn__738_|LutOut 
        7.084    1.274   FF                         syn__738_|LutOut =>                              syn__739_|C 
        7.511    0.427   FF                              syn__739_|C =>                         syn__739_|LutOut 
        9.860    2.349   FF                         syn__739_|LutOut =>                              syn__580_|D 
        9.996    0.136   FF                              syn__580_|D =>                         syn__580_|LutOut 
       11.886    1.890   FF                         syn__580_|LutOut =>                              syn__818_|A E
       12.385    0.499   FF                              syn__818_|A =>                         syn__818_|LutOut 
       13.619    1.234   FF                         syn__818_|LutOut =>               tc.im.ram_inst|AddressB[1] E
    Required Time:   2.396
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
        2.396    0.200   R                                      Hold

Hold from tc.rfA.ram_inst to syn__823_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  11.324
    Arrival Time:   13.553
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[14] D
        5.721    1.388   FF             tc.rfA.ram_inst|DataOutB[14] =>                              syn__436_|B 
        6.192    0.471   FF                              syn__436_|B =>                         syn__436_|LutOut 
        6.656    0.464   FF                         syn__436_|LutOut =>                              syn__483_|C 
        7.035    0.379   FR                              syn__483_|C =>                         syn__483_|LutOut 
        9.313    2.278   RR                         syn__483_|LutOut =>                              syn__563_|C 
        9.692    0.379   RR                              syn__563_|C =>                         syn__563_|LutOut 
       11.575    1.883   RR                         syn__563_|LutOut =>                              syn__561_|D 
       11.711    0.136   RF                              syn__561_|D =>                         syn__561_|LutOut 
       13.553    1.842   FF                         syn__561_|LutOut =>                              syn__823_|A E
    Required Time:   2.229
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__823_|Clk 
        2.229   -0.834   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  11.371
    Arrival Time:   13.767
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[13] D
        5.725    1.392   FF             tc.rfA.ram_inst|DataOutB[13] =>                              syn__437_|D 
        5.861    0.136   FF                              syn__437_|D =>                         syn__437_|LutOut 
        6.326    0.465   FF                         syn__437_|LutOut =>                              syn__497_|C 
        6.705    0.379   FR                              syn__497_|C =>                         syn__497_|LutOut 
        8.068    1.363   RR                         syn__497_|LutOut =>                              syn__717_|C 
        8.495    0.427   RF                              syn__717_|C =>                         syn__717_|LutOut 
        9.730    1.235   FF                         syn__717_|LutOut =>                              syn__568_|C 
       10.109    0.379   FR                              syn__568_|C =>                         syn__568_|LutOut 
       11.908    1.799   RR                         syn__568_|LutOut =>                              syn__565_|B 
       12.379    0.471   RF                              syn__565_|B =>                         syn__565_|LutOut 
       12.844    0.465   FF                         syn__565_|LutOut =>                              syn__822_|A E
       13.343    0.499   FF                              syn__822_|A =>                         syn__822_|LutOut 
       13.767    0.424   FF                         syn__822_|LutOut =>               tc.im.ram_inst|AddressB[5] E
    Required Time:   2.396
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
        2.396    0.200   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  12.080
    Arrival Time:   14.476
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[14] D
        5.721    1.388   FF             tc.rfA.ram_inst|DataOutB[14] =>                              syn__436_|B 
        6.192    0.471   FF                              syn__436_|B =>                         syn__436_|LutOut 
        6.656    0.464   FF                         syn__436_|LutOut =>                              syn__483_|C 
        7.035    0.379   FR                              syn__483_|C =>                         syn__483_|LutOut 
        9.313    2.278   RR                         syn__483_|LutOut =>                              syn__563_|C 
        9.692    0.379   RR                              syn__563_|C =>                         syn__563_|LutOut 
       11.575    1.883   RR                         syn__563_|LutOut =>                              syn__561_|D 
       11.711    0.136   RF                              syn__561_|D =>                         syn__561_|LutOut 
       13.553    1.842   FF                         syn__561_|LutOut =>                              syn__823_|A E
       14.052    0.499   FF                              syn__823_|A =>                         syn__823_|LutOut 
       14.476    0.424   FF                         syn__823_|LutOut =>               tc.im.ram_inst|AddressB[6] E
    Required Time:   2.396
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
        2.396    0.200   R                                      Hold

Hold from tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  12.428
    Arrival Time:   14.824
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[17] D
        6.719    2.386   FF             tc.rfA.ram_inst|DataOutB[17] =>                              syn__447_|B 
        7.190    0.471   FF                              syn__447_|B =>                         syn__447_|LutOut 
        7.654    0.464   FF                         syn__447_|LutOut =>                              syn__523_|D 
        7.790    0.136   FF                              syn__523_|D =>                         syn__523_|LutOut 
        8.253    0.463   FF                         syn__523_|LutOut =>                              syn__522_|A 
        8.752    0.499   FF                              syn__522_|A =>                         syn__522_|LutOut 
       10.592    1.840   FF                         syn__522_|LutOut =>                              syn__576_|D 
       10.728    0.136   FF                              syn__576_|D =>                         syn__576_|LutOut 
       13.091    2.363   FF                         syn__576_|LutOut =>                              syn__819_|A E
       13.590    0.499   FF                              syn__819_|A =>                         syn__819_|LutOut 
       14.824    1.234   FF                         syn__819_|LutOut =>               tc.im.ram_inst|AddressB[2] E
    Required Time:   2.396
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
        2.396    0.200   R                                      Hold

Hold from tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  12.660
    Arrival Time:   15.056
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.049    1.345   FF                        syn__808_|combout =>                     tc.rfB.ram_inst|Clk1 
      Data Path:
        4.249    2.200   FF                     tc.rfB.ram_inst|Clk1 =>             tc.rfB.ram_inst|DataOutB[16] D
        6.605    2.356   FF             tc.rfB.ram_inst|DataOutB[16] =>                              syn__742_|B 
        7.076    0.471   FF                              syn__742_|B =>                         syn__742_|LutOut 
        7.539    0.463   FF                         syn__742_|LutOut =>                              syn__743_|A 
        8.038    0.499   FF                              syn__743_|A =>                         syn__743_|LutOut 
       10.449    2.411   FF                         syn__743_|LutOut =>                              syn__584_|A 
       10.948    0.499   FF                              syn__584_|A =>                         syn__584_|LutOut 
       13.323    2.375   FF                         syn__584_|LutOut =>                              syn__817_|A E
       13.822    0.499   FF                              syn__817_|A =>                         syn__817_|LutOut 
       15.056    1.234   FF                         syn__817_|LutOut =>               tc.im.ram_inst|AddressB[0] E
    Required Time:   2.396
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.196    1.549   RR                        syn__808_|combout =>                      tc.im.ram_inst|Clk1 
        2.396    0.200   R                                      Hold

Hold from tc.rfA.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  13.467
    Arrival Time:   15.746
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[14] D
        5.721    1.388   FF             tc.rfA.ram_inst|DataOutB[14] =>                              syn__436_|B 
        6.192    0.471   FF                              syn__436_|B =>                         syn__436_|LutOut 
        6.656    0.464   FF                         syn__436_|LutOut =>                              syn__483_|C 
        7.083    0.427   FF                              syn__483_|C =>                         syn__483_|LutOut 
        8.410    1.327   FF                         syn__483_|LutOut =>                              syn__482_|B 
        8.881    0.471   FF                              syn__482_|B =>                         syn__482_|LutOut 
        9.344    0.463   FF                         syn__482_|LutOut =>                              syn__389_|B 
        9.815    0.471   FF                              syn__389_|B =>                         syn__389_|LutOut 
       11.655    1.840   FF                         syn__389_|LutOut =>                              syn__388_|C 
       12.082    0.427   FF                              syn__388_|C =>                         syn__388_|LutOut 
       12.877    0.795   FF                         syn__388_|LutOut =>                              syn__387_|A 
       13.376    0.499   FF                              syn__387_|A =>                         syn__387_|LutOut 
       15.746    2.370   FF                         syn__387_|LutOut =>                              syn__817_|B E
    Required Time:   2.279
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__817_|Clk 
        2.279   -0.817   R                                      Hold

Hold from tc.rfA.ram_inst to syn__818_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  14.066
    Arrival Time:   16.345
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[14] D
        5.721    1.388   FF             tc.rfA.ram_inst|DataOutB[14] =>                              syn__436_|B 
        6.192    0.471   FF                              syn__436_|B =>                         syn__436_|LutOut 
        6.656    0.464   FF                         syn__436_|LutOut =>                              syn__483_|C 
        7.083    0.427   FF                              syn__483_|C =>                         syn__483_|LutOut 
        8.410    1.327   FF                         syn__483_|LutOut =>                              syn__482_|B 
        8.881    0.471   FF                              syn__482_|B =>                         syn__482_|LutOut 
        9.344    0.463   FF                         syn__482_|LutOut =>                              syn__389_|B 
        9.815    0.471   FF                              syn__389_|B =>                         syn__389_|LutOut 
       11.655    1.840   FF                         syn__389_|LutOut =>                              syn__388_|C 
       12.082    0.427   FF                              syn__388_|C =>                         syn__388_|LutOut 
       12.877    0.795   FF                         syn__388_|LutOut =>                              syn__387_|A 
       13.376    0.499   FF                              syn__387_|A =>                         syn__387_|LutOut 
       15.746    2.370   FF                         syn__387_|LutOut =>                              syn__629_|D 
       15.882    0.136   FF                              syn__629_|D =>                         syn__629_|LutOut 
       16.345    0.463   FF                         syn__629_|LutOut =>                              syn__818_|B E
    Required Time:   2.279
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__818_|Clk 
        2.279   -0.817   R                                      Hold

Hold from tc.rfA.ram_inst to syn__819_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  14.066
    Arrival Time:   16.345
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[14] D
        5.721    1.388   FF             tc.rfA.ram_inst|DataOutB[14] =>                              syn__436_|B 
        6.192    0.471   FF                              syn__436_|B =>                         syn__436_|LutOut 
        6.656    0.464   FF                         syn__436_|LutOut =>                              syn__483_|C 
        7.083    0.427   FF                              syn__483_|C =>                         syn__483_|LutOut 
        8.410    1.327   FF                         syn__483_|LutOut =>                              syn__482_|B 
        8.881    0.471   FF                              syn__482_|B =>                         syn__482_|LutOut 
        9.344    0.463   FF                         syn__482_|LutOut =>                              syn__389_|B 
        9.815    0.471   FF                              syn__389_|B =>                         syn__389_|LutOut 
       11.655    1.840   FF                         syn__389_|LutOut =>                              syn__388_|C 
       12.082    0.427   FF                              syn__388_|C =>                         syn__388_|LutOut 
       12.877    0.795   FF                         syn__388_|LutOut =>                              syn__387_|A 
       13.376    0.499   FF                              syn__387_|A =>                         syn__387_|LutOut 
       15.746    2.370   FF                         syn__387_|LutOut =>                              syn__631_|D 
       15.882    0.136   FF                              syn__631_|D =>                         syn__631_|LutOut 
       16.345    0.463   FF                         syn__631_|LutOut =>                              syn__819_|B E
    Required Time:   2.279
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.745    2.098   RR                        syn__808_|combout =>          clken_ctrl_X1011_Y1001_N0|ClkIn 
        2.964    0.219   RR          clken_ctrl_X1011_Y1001_N0|ClkIn =>         clken_ctrl_X1011_Y1001_N0|ClkOut 
        3.096    0.132   RR         clken_ctrl_X1011_Y1001_N0|ClkOut =>                            syn__819_|Clk 
        2.279   -0.817   R                                      Hold

Hold from tc.rfA.ram_inst to syn__821_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  14.083
    Arrival Time:   16.677
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[14] D
        5.721    1.388   FF             tc.rfA.ram_inst|DataOutB[14] =>                              syn__436_|B 
        6.192    0.471   FF                              syn__436_|B =>                         syn__436_|LutOut 
        6.656    0.464   FF                         syn__436_|LutOut =>                              syn__483_|C 
        7.083    0.427   FF                              syn__483_|C =>                         syn__483_|LutOut 
        8.410    1.327   FF                         syn__483_|LutOut =>                              syn__482_|B 
        8.881    0.471   FF                              syn__482_|B =>                         syn__482_|LutOut 
        9.344    0.463   FF                         syn__482_|LutOut =>                              syn__389_|B 
        9.815    0.471   FF                              syn__389_|B =>                         syn__389_|LutOut 
       11.655    1.840   FF                         syn__389_|LutOut =>                              syn__388_|C 
       12.082    0.427   FF                              syn__388_|C =>                         syn__388_|LutOut 
       12.877    0.795   FF                         syn__388_|LutOut =>                              syn__387_|A 
       13.376    0.499   FF                              syn__387_|A =>                         syn__387_|LutOut 
       15.746    2.370   FF                         syn__387_|LutOut =>                              syn__635_|D 
       15.882    0.136   FF                              syn__635_|D =>                         syn__635_|LutOut 
       16.677    0.795   FF                         syn__635_|LutOut =>                              syn__821_|D E
    Required Time:   2.594
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__821_|Clk 
        2.594   -0.469   R                                      Hold

Hold from tc.rfA.ram_inst to syn__822_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  14.083
    Arrival Time:   16.677
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[14] D
        5.721    1.388   FF             tc.rfA.ram_inst|DataOutB[14] =>                              syn__436_|B 
        6.192    0.471   FF                              syn__436_|B =>                         syn__436_|LutOut 
        6.656    0.464   FF                         syn__436_|LutOut =>                              syn__483_|C 
        7.083    0.427   FF                              syn__483_|C =>                         syn__483_|LutOut 
        8.410    1.327   FF                         syn__483_|LutOut =>                              syn__482_|B 
        8.881    0.471   FF                              syn__482_|B =>                         syn__482_|LutOut 
        9.344    0.463   FF                         syn__482_|LutOut =>                              syn__389_|B 
        9.815    0.471   FF                              syn__389_|B =>                         syn__389_|LutOut 
       11.655    1.840   FF                         syn__389_|LutOut =>                              syn__388_|C 
       12.082    0.427   FF                              syn__388_|C =>                         syn__388_|LutOut 
       12.877    0.795   FF                         syn__388_|LutOut =>                              syn__387_|A 
       13.376    0.499   FF                              syn__387_|A =>                         syn__387_|LutOut 
       15.746    2.370   FF                         syn__387_|LutOut =>                              syn__638_|D 
       15.882    0.136   FF                              syn__638_|D =>                         syn__638_|LutOut 
       16.677    0.795   FF                         syn__638_|LutOut =>                              syn__822_|D E
    Required Time:   2.594
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__822_|Clk 
        2.594   -0.469   R                                      Hold

Hold from tc.rfA.ram_inst to syn__823_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  14.418
    Arrival Time:   17.012
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[14] D
        5.721    1.388   FF             tc.rfA.ram_inst|DataOutB[14] =>                              syn__436_|B 
        6.192    0.471   FF                              syn__436_|B =>                         syn__436_|LutOut 
        6.656    0.464   FF                         syn__436_|LutOut =>                              syn__483_|C 
        7.083    0.427   FF                              syn__483_|C =>                         syn__483_|LutOut 
        8.410    1.327   FF                         syn__483_|LutOut =>                              syn__482_|B 
        8.881    0.471   FF                              syn__482_|B =>                         syn__482_|LutOut 
        9.344    0.463   FF                         syn__482_|LutOut =>                              syn__389_|B 
        9.815    0.471   FF                              syn__389_|B =>                         syn__389_|LutOut 
       11.655    1.840   FF                         syn__389_|LutOut =>                              syn__388_|C 
       12.082    0.427   FF                              syn__388_|C =>                         syn__388_|LutOut 
       12.877    0.795   FF                         syn__388_|LutOut =>                              syn__387_|A 
       13.376    0.499   FF                              syn__387_|A =>                         syn__387_|LutOut 
       15.746    2.370   FF                         syn__387_|LutOut =>                              syn__641_|B 
       16.217    0.471   FF                              syn__641_|B =>                         syn__641_|LutOut 
       17.012    0.795   FF                         syn__641_|LutOut =>                              syn__823_|D E
    Required Time:   2.594
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__823_|Clk 
        2.594   -0.469   R                                      Hold

Hold from tc.rfA.ram_inst to syn__820_, clock Internal_generated_clock_Top|clk, constraint 0.000
  Slack:  14.431
    Arrival Time:   16.677
        0.000    0.000   F                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   FF                                  Top|clk =>                          syn__808_|padio 
        0.704    0.704   FF                          syn__808_|padio =>                        syn__808_|combout 
        2.133    1.429   FF                        syn__808_|combout =>                     tc.rfA.ram_inst|Clk1 
      Data Path:
        4.333    2.200   FF                     tc.rfA.ram_inst|Clk1 =>             tc.rfA.ram_inst|DataOutB[14] D
        5.721    1.388   FF             tc.rfA.ram_inst|DataOutB[14] =>                              syn__436_|B 
        6.192    0.471   FF                              syn__436_|B =>                         syn__436_|LutOut 
        6.656    0.464   FF                         syn__436_|LutOut =>                              syn__483_|C 
        7.083    0.427   FF                              syn__483_|C =>                         syn__483_|LutOut 
        8.410    1.327   FF                         syn__483_|LutOut =>                              syn__482_|B 
        8.881    0.471   FF                              syn__482_|B =>                         syn__482_|LutOut 
        9.344    0.463   FF                         syn__482_|LutOut =>                              syn__389_|B 
        9.815    0.471   FF                              syn__389_|B =>                         syn__389_|LutOut 
       11.655    1.840   FF                         syn__389_|LutOut =>                              syn__388_|C 
       12.082    0.427   FF                              syn__388_|C =>                         syn__388_|LutOut 
       12.877    0.795   FF                         syn__388_|LutOut =>                              syn__387_|A 
       13.376    0.499   FF                              syn__387_|A =>                         syn__387_|LutOut 
       15.746    2.370   FF                         syn__387_|LutOut =>                              syn__633_|D 
       15.882    0.136   FF                              syn__633_|D =>                         syn__633_|LutOut 
       16.677    0.795   FF                         syn__633_|LutOut =>                              syn__820_|B E
    Required Time:   2.246
        0.000    0.000   R                          Latch Clock Edge
      Latch Clock Path:
        0.000    0.000   RR                                  Top|clk =>                          syn__808_|padio 
        0.647    0.647   RR                          syn__808_|padio =>                        syn__808_|combout 
        2.712    2.065   RR                        syn__808_|combout =>          clken_ctrl_X1012_Y1001_N0|ClkIn 
        2.931    0.219   RR          clken_ctrl_X1012_Y1001_N0|ClkIn =>         clken_ctrl_X1012_Y1001_N0|ClkOut 
        3.063    0.132   RR         clken_ctrl_X1012_Y1001_N0|ClkOut =>                            syn__820_|Clk 
        2.246   -0.817   R                                      Hold

