
Real-Time-Clock.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000d7c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  00000d7c  00000e10  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000005  0080007a  0080007a  00000e2a  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00000e2c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  000014f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00001580  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000fab  00000000  00000000  000016e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000511  00000000  00000000  0000268b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000008ab  00000000  00000000  00002b9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000300  00000000  00000000  00003448  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000369  00000000  00000000  00003748  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a85  00000000  00000000  00003ab1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 00 06 	jmp	0xc00	; 0xc00 <__vector_5>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 f1 05 	jmp	0xbe2	; 0xbe2 <__vector_10>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ec e7       	ldi	r30, 0x7C	; 124
  68:	fd e0       	ldi	r31, 0x0D	; 13
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	aa 37       	cpi	r26, 0x7A	; 122
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	aa e7       	ldi	r26, 0x7A	; 122
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	af 37       	cpi	r26, 0x7F	; 127
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 cc 05 	call	0xb98	; 0xb98 <main>
  8a:	0c 94 bc 06 	jmp	0xd78	; 0xd78 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <DIO_vSetPinDir>:
#include "std_macros.h"
#include <avr/io.h>

void DIO_vSetPinDir(unsigned char portname,unsigned char pinnumber,unsigned char direction)
{
	switch(portname)
  92:	84 34       	cpi	r24, 0x44	; 68
  94:	09 f4       	brne	.+2      	; 0x98 <DIO_vSetPinDir+0x6>
  96:	71 c0       	rjmp	.+226    	; 0x17a <DIO_vSetPinDir+0xe8>
  98:	85 34       	cpi	r24, 0x45	; 69
  9a:	48 f4       	brcc	.+18     	; 0xae <DIO_vSetPinDir+0x1c>
  9c:	82 34       	cpi	r24, 0x42	; 66
  9e:	99 f1       	breq	.+102    	; 0x106 <DIO_vSetPinDir+0x74>
  a0:	83 34       	cpi	r24, 0x43	; 67
  a2:	08 f0       	brcs	.+2      	; 0xa6 <DIO_vSetPinDir+0x14>
  a4:	4d c0       	rjmp	.+154    	; 0x140 <DIO_vSetPinDir+0xae>
  a6:	81 34       	cpi	r24, 0x41	; 65
  a8:	09 f0       	breq	.+2      	; 0xac <DIO_vSetPinDir+0x1a>
  aa:	83 c0       	rjmp	.+262    	; 0x1b2 <DIO_vSetPinDir+0x120>
  ac:	0f c0       	rjmp	.+30     	; 0xcc <DIO_vSetPinDir+0x3a>
  ae:	82 36       	cpi	r24, 0x62	; 98
  b0:	51 f1       	breq	.+84     	; 0x106 <DIO_vSetPinDir+0x74>
  b2:	83 36       	cpi	r24, 0x63	; 99
  b4:	20 f4       	brcc	.+8      	; 0xbe <DIO_vSetPinDir+0x2c>
  b6:	81 36       	cpi	r24, 0x61	; 97
  b8:	09 f0       	breq	.+2      	; 0xbc <DIO_vSetPinDir+0x2a>
  ba:	7b c0       	rjmp	.+246    	; 0x1b2 <DIO_vSetPinDir+0x120>
  bc:	07 c0       	rjmp	.+14     	; 0xcc <DIO_vSetPinDir+0x3a>
  be:	83 36       	cpi	r24, 0x63	; 99
  c0:	09 f4       	brne	.+2      	; 0xc4 <DIO_vSetPinDir+0x32>
  c2:	3e c0       	rjmp	.+124    	; 0x140 <DIO_vSetPinDir+0xae>
  c4:	84 36       	cpi	r24, 0x64	; 100
  c6:	09 f0       	breq	.+2      	; 0xca <DIO_vSetPinDir+0x38>
  c8:	74 c0       	rjmp	.+232    	; 0x1b2 <DIO_vSetPinDir+0x120>
  ca:	57 c0       	rjmp	.+174    	; 0x17a <DIO_vSetPinDir+0xe8>
	{
		case 'A':
		case 'a':
		{
			if(direction==1) SET_BIT(DDRA,pinnumber);
  cc:	41 30       	cpi	r20, 0x01	; 1
  ce:	69 f4       	brne	.+26     	; 0xea <DIO_vSetPinDir+0x58>
  d0:	2a b3       	in	r18, 0x1a	; 26
  d2:	81 e0       	ldi	r24, 0x01	; 1
  d4:	90 e0       	ldi	r25, 0x00	; 0
  d6:	ac 01       	movw	r20, r24
  d8:	02 c0       	rjmp	.+4      	; 0xde <DIO_vSetPinDir+0x4c>
  da:	44 0f       	add	r20, r20
  dc:	55 1f       	adc	r21, r21
  de:	6a 95       	dec	r22
  e0:	e2 f7       	brpl	.-8      	; 0xda <DIO_vSetPinDir+0x48>
  e2:	ba 01       	movw	r22, r20
  e4:	62 2b       	or	r22, r18
  e6:	6a bb       	out	0x1a, r22	; 26
  e8:	08 95       	ret
			else CLR_BIT(DDRA,pinnumber);
  ea:	2a b3       	in	r18, 0x1a	; 26
  ec:	81 e0       	ldi	r24, 0x01	; 1
  ee:	90 e0       	ldi	r25, 0x00	; 0
  f0:	ac 01       	movw	r20, r24
  f2:	02 c0       	rjmp	.+4      	; 0xf8 <DIO_vSetPinDir+0x66>
  f4:	44 0f       	add	r20, r20
  f6:	55 1f       	adc	r21, r21
  f8:	6a 95       	dec	r22
  fa:	e2 f7       	brpl	.-8      	; 0xf4 <DIO_vSetPinDir+0x62>
  fc:	ba 01       	movw	r22, r20
  fe:	60 95       	com	r22
 100:	62 23       	and	r22, r18
 102:	6a bb       	out	0x1a, r22	; 26
 104:	08 95       	ret
		break;
		
		case 'B':
		case 'b':
		{
			if(direction==1) SET_BIT(DDRB,pinnumber);
 106:	41 30       	cpi	r20, 0x01	; 1
 108:	69 f4       	brne	.+26     	; 0x124 <DIO_vSetPinDir+0x92>
 10a:	27 b3       	in	r18, 0x17	; 23
 10c:	81 e0       	ldi	r24, 0x01	; 1
 10e:	90 e0       	ldi	r25, 0x00	; 0
 110:	ac 01       	movw	r20, r24
 112:	02 c0       	rjmp	.+4      	; 0x118 <DIO_vSetPinDir+0x86>
 114:	44 0f       	add	r20, r20
 116:	55 1f       	adc	r21, r21
 118:	6a 95       	dec	r22
 11a:	e2 f7       	brpl	.-8      	; 0x114 <DIO_vSetPinDir+0x82>
 11c:	ba 01       	movw	r22, r20
 11e:	62 2b       	or	r22, r18
 120:	67 bb       	out	0x17, r22	; 23
 122:	08 95       	ret
			else CLR_BIT(DDRB,pinnumber);
 124:	27 b3       	in	r18, 0x17	; 23
 126:	81 e0       	ldi	r24, 0x01	; 1
 128:	90 e0       	ldi	r25, 0x00	; 0
 12a:	ac 01       	movw	r20, r24
 12c:	02 c0       	rjmp	.+4      	; 0x132 <DIO_vSetPinDir+0xa0>
 12e:	44 0f       	add	r20, r20
 130:	55 1f       	adc	r21, r21
 132:	6a 95       	dec	r22
 134:	e2 f7       	brpl	.-8      	; 0x12e <DIO_vSetPinDir+0x9c>
 136:	ba 01       	movw	r22, r20
 138:	60 95       	com	r22
 13a:	62 23       	and	r22, r18
 13c:	67 bb       	out	0x17, r22	; 23
 13e:	08 95       	ret
		break;
		
		case 'C':
		case 'c':
		{
			if(direction==1) SET_BIT(DDRC,pinnumber);
 140:	41 30       	cpi	r20, 0x01	; 1
 142:	69 f4       	brne	.+26     	; 0x15e <DIO_vSetPinDir+0xcc>
 144:	24 b3       	in	r18, 0x14	; 20
 146:	81 e0       	ldi	r24, 0x01	; 1
 148:	90 e0       	ldi	r25, 0x00	; 0
 14a:	ac 01       	movw	r20, r24
 14c:	02 c0       	rjmp	.+4      	; 0x152 <DIO_vSetPinDir+0xc0>
 14e:	44 0f       	add	r20, r20
 150:	55 1f       	adc	r21, r21
 152:	6a 95       	dec	r22
 154:	e2 f7       	brpl	.-8      	; 0x14e <DIO_vSetPinDir+0xbc>
 156:	ba 01       	movw	r22, r20
 158:	62 2b       	or	r22, r18
 15a:	64 bb       	out	0x14, r22	; 20
 15c:	08 95       	ret
			else CLR_BIT(DDRC,pinnumber);
 15e:	24 b3       	in	r18, 0x14	; 20
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	ac 01       	movw	r20, r24
 166:	02 c0       	rjmp	.+4      	; 0x16c <DIO_vSetPinDir+0xda>
 168:	44 0f       	add	r20, r20
 16a:	55 1f       	adc	r21, r21
 16c:	6a 95       	dec	r22
 16e:	e2 f7       	brpl	.-8      	; 0x168 <DIO_vSetPinDir+0xd6>
 170:	ba 01       	movw	r22, r20
 172:	60 95       	com	r22
 174:	62 23       	and	r22, r18
 176:	64 bb       	out	0x14, r22	; 20
 178:	08 95       	ret
		break;
		
		case 'D':
		case 'd':
		{
			if(direction==1) SET_BIT(DDRD,pinnumber);
 17a:	41 30       	cpi	r20, 0x01	; 1
 17c:	69 f4       	brne	.+26     	; 0x198 <DIO_vSetPinDir+0x106>
 17e:	21 b3       	in	r18, 0x11	; 17
 180:	81 e0       	ldi	r24, 0x01	; 1
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	ac 01       	movw	r20, r24
 186:	02 c0       	rjmp	.+4      	; 0x18c <DIO_vSetPinDir+0xfa>
 188:	44 0f       	add	r20, r20
 18a:	55 1f       	adc	r21, r21
 18c:	6a 95       	dec	r22
 18e:	e2 f7       	brpl	.-8      	; 0x188 <DIO_vSetPinDir+0xf6>
 190:	ba 01       	movw	r22, r20
 192:	62 2b       	or	r22, r18
 194:	61 bb       	out	0x11, r22	; 17
 196:	08 95       	ret
			else CLR_BIT(DDRD,pinnumber);
 198:	21 b3       	in	r18, 0x11	; 17
 19a:	81 e0       	ldi	r24, 0x01	; 1
 19c:	90 e0       	ldi	r25, 0x00	; 0
 19e:	ac 01       	movw	r20, r24
 1a0:	02 c0       	rjmp	.+4      	; 0x1a6 <DIO_vSetPinDir+0x114>
 1a2:	44 0f       	add	r20, r20
 1a4:	55 1f       	adc	r21, r21
 1a6:	6a 95       	dec	r22
 1a8:	e2 f7       	brpl	.-8      	; 0x1a2 <DIO_vSetPinDir+0x110>
 1aa:	ba 01       	movw	r22, r20
 1ac:	60 95       	com	r22
 1ae:	62 23       	and	r22, r18
 1b0:	61 bb       	out	0x11, r22	; 17
 1b2:	08 95       	ret

000001b4 <DIO_vWrite>:
	}
}

void DIO_vWrite(unsigned char portname, unsigned char pinnumber, unsigned char val)
{
	switch(portname)
 1b4:	84 34       	cpi	r24, 0x44	; 68
 1b6:	09 f4       	brne	.+2      	; 0x1ba <DIO_vWrite+0x6>
 1b8:	71 c0       	rjmp	.+226    	; 0x29c <DIO_vWrite+0xe8>
 1ba:	85 34       	cpi	r24, 0x45	; 69
 1bc:	48 f4       	brcc	.+18     	; 0x1d0 <DIO_vWrite+0x1c>
 1be:	82 34       	cpi	r24, 0x42	; 66
 1c0:	99 f1       	breq	.+102    	; 0x228 <DIO_vWrite+0x74>
 1c2:	83 34       	cpi	r24, 0x43	; 67
 1c4:	08 f0       	brcs	.+2      	; 0x1c8 <DIO_vWrite+0x14>
 1c6:	4d c0       	rjmp	.+154    	; 0x262 <DIO_vWrite+0xae>
 1c8:	81 34       	cpi	r24, 0x41	; 65
 1ca:	09 f0       	breq	.+2      	; 0x1ce <DIO_vWrite+0x1a>
 1cc:	83 c0       	rjmp	.+262    	; 0x2d4 <DIO_vWrite+0x120>
 1ce:	0f c0       	rjmp	.+30     	; 0x1ee <DIO_vWrite+0x3a>
 1d0:	82 36       	cpi	r24, 0x62	; 98
 1d2:	51 f1       	breq	.+84     	; 0x228 <DIO_vWrite+0x74>
 1d4:	83 36       	cpi	r24, 0x63	; 99
 1d6:	20 f4       	brcc	.+8      	; 0x1e0 <DIO_vWrite+0x2c>
 1d8:	81 36       	cpi	r24, 0x61	; 97
 1da:	09 f0       	breq	.+2      	; 0x1de <DIO_vWrite+0x2a>
 1dc:	7b c0       	rjmp	.+246    	; 0x2d4 <DIO_vWrite+0x120>
 1de:	07 c0       	rjmp	.+14     	; 0x1ee <DIO_vWrite+0x3a>
 1e0:	83 36       	cpi	r24, 0x63	; 99
 1e2:	09 f4       	brne	.+2      	; 0x1e6 <DIO_vWrite+0x32>
 1e4:	3e c0       	rjmp	.+124    	; 0x262 <DIO_vWrite+0xae>
 1e6:	84 36       	cpi	r24, 0x64	; 100
 1e8:	09 f0       	breq	.+2      	; 0x1ec <DIO_vWrite+0x38>
 1ea:	74 c0       	rjmp	.+232    	; 0x2d4 <DIO_vWrite+0x120>
 1ec:	57 c0       	rjmp	.+174    	; 0x29c <DIO_vWrite+0xe8>
	{
		case 'A':
		case 'a':
		{
			if(val==1) SET_BIT(PORTA,pinnumber);
 1ee:	41 30       	cpi	r20, 0x01	; 1
 1f0:	69 f4       	brne	.+26     	; 0x20c <DIO_vWrite+0x58>
 1f2:	2b b3       	in	r18, 0x1b	; 27
 1f4:	81 e0       	ldi	r24, 0x01	; 1
 1f6:	90 e0       	ldi	r25, 0x00	; 0
 1f8:	ac 01       	movw	r20, r24
 1fa:	02 c0       	rjmp	.+4      	; 0x200 <DIO_vWrite+0x4c>
 1fc:	44 0f       	add	r20, r20
 1fe:	55 1f       	adc	r21, r21
 200:	6a 95       	dec	r22
 202:	e2 f7       	brpl	.-8      	; 0x1fc <DIO_vWrite+0x48>
 204:	ba 01       	movw	r22, r20
 206:	62 2b       	or	r22, r18
 208:	6b bb       	out	0x1b, r22	; 27
 20a:	08 95       	ret
			else CLR_BIT(PORTA,pinnumber);
 20c:	2b b3       	in	r18, 0x1b	; 27
 20e:	81 e0       	ldi	r24, 0x01	; 1
 210:	90 e0       	ldi	r25, 0x00	; 0
 212:	ac 01       	movw	r20, r24
 214:	02 c0       	rjmp	.+4      	; 0x21a <DIO_vWrite+0x66>
 216:	44 0f       	add	r20, r20
 218:	55 1f       	adc	r21, r21
 21a:	6a 95       	dec	r22
 21c:	e2 f7       	brpl	.-8      	; 0x216 <DIO_vWrite+0x62>
 21e:	ba 01       	movw	r22, r20
 220:	60 95       	com	r22
 222:	62 23       	and	r22, r18
 224:	6b bb       	out	0x1b, r22	; 27
 226:	08 95       	ret
		break;
		
		case 'B':
		case 'b':
		{
			if(val==1) SET_BIT(PORTB,pinnumber);
 228:	41 30       	cpi	r20, 0x01	; 1
 22a:	69 f4       	brne	.+26     	; 0x246 <DIO_vWrite+0x92>
 22c:	28 b3       	in	r18, 0x18	; 24
 22e:	81 e0       	ldi	r24, 0x01	; 1
 230:	90 e0       	ldi	r25, 0x00	; 0
 232:	ac 01       	movw	r20, r24
 234:	02 c0       	rjmp	.+4      	; 0x23a <DIO_vWrite+0x86>
 236:	44 0f       	add	r20, r20
 238:	55 1f       	adc	r21, r21
 23a:	6a 95       	dec	r22
 23c:	e2 f7       	brpl	.-8      	; 0x236 <DIO_vWrite+0x82>
 23e:	ba 01       	movw	r22, r20
 240:	62 2b       	or	r22, r18
 242:	68 bb       	out	0x18, r22	; 24
 244:	08 95       	ret
			else CLR_BIT(PORTB,pinnumber);
 246:	28 b3       	in	r18, 0x18	; 24
 248:	81 e0       	ldi	r24, 0x01	; 1
 24a:	90 e0       	ldi	r25, 0x00	; 0
 24c:	ac 01       	movw	r20, r24
 24e:	02 c0       	rjmp	.+4      	; 0x254 <DIO_vWrite+0xa0>
 250:	44 0f       	add	r20, r20
 252:	55 1f       	adc	r21, r21
 254:	6a 95       	dec	r22
 256:	e2 f7       	brpl	.-8      	; 0x250 <DIO_vWrite+0x9c>
 258:	ba 01       	movw	r22, r20
 25a:	60 95       	com	r22
 25c:	62 23       	and	r22, r18
 25e:	68 bb       	out	0x18, r22	; 24
 260:	08 95       	ret
		break;
		
		case 'C':
		case 'c':
		{
			if(val==1) SET_BIT(PORTC,pinnumber);
 262:	41 30       	cpi	r20, 0x01	; 1
 264:	69 f4       	brne	.+26     	; 0x280 <DIO_vWrite+0xcc>
 266:	25 b3       	in	r18, 0x15	; 21
 268:	81 e0       	ldi	r24, 0x01	; 1
 26a:	90 e0       	ldi	r25, 0x00	; 0
 26c:	ac 01       	movw	r20, r24
 26e:	02 c0       	rjmp	.+4      	; 0x274 <DIO_vWrite+0xc0>
 270:	44 0f       	add	r20, r20
 272:	55 1f       	adc	r21, r21
 274:	6a 95       	dec	r22
 276:	e2 f7       	brpl	.-8      	; 0x270 <DIO_vWrite+0xbc>
 278:	ba 01       	movw	r22, r20
 27a:	62 2b       	or	r22, r18
 27c:	65 bb       	out	0x15, r22	; 21
 27e:	08 95       	ret
			else CLR_BIT(PORTC,pinnumber);
 280:	25 b3       	in	r18, 0x15	; 21
 282:	81 e0       	ldi	r24, 0x01	; 1
 284:	90 e0       	ldi	r25, 0x00	; 0
 286:	ac 01       	movw	r20, r24
 288:	02 c0       	rjmp	.+4      	; 0x28e <DIO_vWrite+0xda>
 28a:	44 0f       	add	r20, r20
 28c:	55 1f       	adc	r21, r21
 28e:	6a 95       	dec	r22
 290:	e2 f7       	brpl	.-8      	; 0x28a <DIO_vWrite+0xd6>
 292:	ba 01       	movw	r22, r20
 294:	60 95       	com	r22
 296:	62 23       	and	r22, r18
 298:	65 bb       	out	0x15, r22	; 21
 29a:	08 95       	ret
		break;
		
		case 'D':
		case 'd':
		{
			if(val==1) SET_BIT(PORTD,pinnumber);
 29c:	41 30       	cpi	r20, 0x01	; 1
 29e:	69 f4       	brne	.+26     	; 0x2ba <DIO_vWrite+0x106>
 2a0:	22 b3       	in	r18, 0x12	; 18
 2a2:	81 e0       	ldi	r24, 0x01	; 1
 2a4:	90 e0       	ldi	r25, 0x00	; 0
 2a6:	ac 01       	movw	r20, r24
 2a8:	02 c0       	rjmp	.+4      	; 0x2ae <DIO_vWrite+0xfa>
 2aa:	44 0f       	add	r20, r20
 2ac:	55 1f       	adc	r21, r21
 2ae:	6a 95       	dec	r22
 2b0:	e2 f7       	brpl	.-8      	; 0x2aa <DIO_vWrite+0xf6>
 2b2:	ba 01       	movw	r22, r20
 2b4:	62 2b       	or	r22, r18
 2b6:	62 bb       	out	0x12, r22	; 18
 2b8:	08 95       	ret
			else CLR_BIT(PORTD,pinnumber);
 2ba:	22 b3       	in	r18, 0x12	; 18
 2bc:	81 e0       	ldi	r24, 0x01	; 1
 2be:	90 e0       	ldi	r25, 0x00	; 0
 2c0:	ac 01       	movw	r20, r24
 2c2:	02 c0       	rjmp	.+4      	; 0x2c8 <DIO_vWrite+0x114>
 2c4:	44 0f       	add	r20, r20
 2c6:	55 1f       	adc	r21, r21
 2c8:	6a 95       	dec	r22
 2ca:	e2 f7       	brpl	.-8      	; 0x2c4 <DIO_vWrite+0x110>
 2cc:	ba 01       	movw	r22, r20
 2ce:	60 95       	com	r22
 2d0:	62 23       	and	r22, r18
 2d2:	62 bb       	out	0x12, r22	; 18
 2d4:	08 95       	ret

000002d6 <DIO_vToggle>:
	}
}

void DIO_vToggle(unsigned char portname, unsigned char pinnumber)
{
	switch(portname)
 2d6:	84 34       	cpi	r24, 0x44	; 68
 2d8:	09 f4       	brne	.+2      	; 0x2dc <DIO_vToggle+0x6>
 2da:	3d c0       	rjmp	.+122    	; 0x356 <DIO_vToggle+0x80>
 2dc:	85 34       	cpi	r24, 0x45	; 69
 2de:	40 f4       	brcc	.+16     	; 0x2f0 <DIO_vToggle+0x1a>
 2e0:	82 34       	cpi	r24, 0x42	; 66
 2e2:	f9 f0       	breq	.+62     	; 0x322 <DIO_vToggle+0x4c>
 2e4:	83 34       	cpi	r24, 0x43	; 67
 2e6:	50 f5       	brcc	.+84     	; 0x33c <DIO_vToggle+0x66>
 2e8:	81 34       	cpi	r24, 0x41	; 65
 2ea:	09 f0       	breq	.+2      	; 0x2ee <DIO_vToggle+0x18>
 2ec:	40 c0       	rjmp	.+128    	; 0x36e <DIO_vToggle+0x98>
 2ee:	0c c0       	rjmp	.+24     	; 0x308 <DIO_vToggle+0x32>
 2f0:	82 36       	cpi	r24, 0x62	; 98
 2f2:	b9 f0       	breq	.+46     	; 0x322 <DIO_vToggle+0x4c>
 2f4:	83 36       	cpi	r24, 0x63	; 99
 2f6:	18 f4       	brcc	.+6      	; 0x2fe <DIO_vToggle+0x28>
 2f8:	81 36       	cpi	r24, 0x61	; 97
 2fa:	c9 f5       	brne	.+114    	; 0x36e <DIO_vToggle+0x98>
 2fc:	05 c0       	rjmp	.+10     	; 0x308 <DIO_vToggle+0x32>
 2fe:	83 36       	cpi	r24, 0x63	; 99
 300:	e9 f0       	breq	.+58     	; 0x33c <DIO_vToggle+0x66>
 302:	84 36       	cpi	r24, 0x64	; 100
 304:	a1 f5       	brne	.+104    	; 0x36e <DIO_vToggle+0x98>
 306:	27 c0       	rjmp	.+78     	; 0x356 <DIO_vToggle+0x80>
	{
		case 'A':
		case 'a':
		{
			TOG_BIT(PORTA,pinnumber);
 308:	2b b3       	in	r18, 0x1b	; 27
 30a:	81 e0       	ldi	r24, 0x01	; 1
 30c:	90 e0       	ldi	r25, 0x00	; 0
 30e:	ac 01       	movw	r20, r24
 310:	02 c0       	rjmp	.+4      	; 0x316 <DIO_vToggle+0x40>
 312:	44 0f       	add	r20, r20
 314:	55 1f       	adc	r21, r21
 316:	6a 95       	dec	r22
 318:	e2 f7       	brpl	.-8      	; 0x312 <DIO_vToggle+0x3c>
 31a:	ba 01       	movw	r22, r20
 31c:	62 27       	eor	r22, r18
 31e:	6b bb       	out	0x1b, r22	; 27
		}
		break;
 320:	08 95       	ret
		
		case 'B':
		case 'b':
		{
			TOG_BIT(PORTB,pinnumber);
 322:	28 b3       	in	r18, 0x18	; 24
 324:	81 e0       	ldi	r24, 0x01	; 1
 326:	90 e0       	ldi	r25, 0x00	; 0
 328:	ac 01       	movw	r20, r24
 32a:	02 c0       	rjmp	.+4      	; 0x330 <DIO_vToggle+0x5a>
 32c:	44 0f       	add	r20, r20
 32e:	55 1f       	adc	r21, r21
 330:	6a 95       	dec	r22
 332:	e2 f7       	brpl	.-8      	; 0x32c <DIO_vToggle+0x56>
 334:	ba 01       	movw	r22, r20
 336:	62 27       	eor	r22, r18
 338:	68 bb       	out	0x18, r22	; 24
		}
		break;
 33a:	08 95       	ret
		
		case 'C':
		case 'c':
		{
			TOG_BIT(PORTC,pinnumber);
 33c:	25 b3       	in	r18, 0x15	; 21
 33e:	81 e0       	ldi	r24, 0x01	; 1
 340:	90 e0       	ldi	r25, 0x00	; 0
 342:	ac 01       	movw	r20, r24
 344:	02 c0       	rjmp	.+4      	; 0x34a <DIO_vToggle+0x74>
 346:	44 0f       	add	r20, r20
 348:	55 1f       	adc	r21, r21
 34a:	6a 95       	dec	r22
 34c:	e2 f7       	brpl	.-8      	; 0x346 <DIO_vToggle+0x70>
 34e:	ba 01       	movw	r22, r20
 350:	62 27       	eor	r22, r18
 352:	65 bb       	out	0x15, r22	; 21
		}
		break;
 354:	08 95       	ret
		
		case 'D':
		case 'd':
		{
			TOG_BIT(PORTD,pinnumber);
 356:	22 b3       	in	r18, 0x12	; 18
 358:	81 e0       	ldi	r24, 0x01	; 1
 35a:	90 e0       	ldi	r25, 0x00	; 0
 35c:	ac 01       	movw	r20, r24
 35e:	02 c0       	rjmp	.+4      	; 0x364 <DIO_vToggle+0x8e>
 360:	44 0f       	add	r20, r20
 362:	55 1f       	adc	r21, r21
 364:	6a 95       	dec	r22
 366:	e2 f7       	brpl	.-8      	; 0x360 <DIO_vToggle+0x8a>
 368:	ba 01       	movw	r22, r20
 36a:	62 27       	eor	r22, r18
 36c:	62 bb       	out	0x12, r22	; 18
 36e:	08 95       	ret

00000370 <DIO_u8read>:
	}
}

unsigned char DIO_u8read(unsigned char portname, unsigned char pinnumber)
{
	switch(portname)
 370:	84 34       	cpi	r24, 0x44	; 68
 372:	09 f4       	brne	.+2      	; 0x376 <DIO_u8read+0x6>
 374:	4e c0       	rjmp	.+156    	; 0x412 <DIO_u8read+0xa2>
 376:	85 34       	cpi	r24, 0x45	; 69
 378:	40 f4       	brcc	.+16     	; 0x38a <DIO_u8read+0x1a>
 37a:	82 34       	cpi	r24, 0x42	; 66
 37c:	31 f1       	breq	.+76     	; 0x3ca <DIO_u8read+0x5a>
 37e:	83 34       	cpi	r24, 0x43	; 67
 380:	b0 f5       	brcc	.+108    	; 0x3ee <DIO_u8read+0x7e>
 382:	81 34       	cpi	r24, 0x41	; 65
 384:	09 f0       	breq	.+2      	; 0x388 <DIO_u8read+0x18>
 386:	57 c0       	rjmp	.+174    	; 0x436 <DIO_u8read+0xc6>
 388:	0e c0       	rjmp	.+28     	; 0x3a6 <DIO_u8read+0x36>
 38a:	82 36       	cpi	r24, 0x62	; 98
 38c:	f1 f0       	breq	.+60     	; 0x3ca <DIO_u8read+0x5a>
 38e:	83 36       	cpi	r24, 0x63	; 99
 390:	20 f4       	brcc	.+8      	; 0x39a <DIO_u8read+0x2a>
 392:	81 36       	cpi	r24, 0x61	; 97
 394:	09 f0       	breq	.+2      	; 0x398 <DIO_u8read+0x28>
 396:	4f c0       	rjmp	.+158    	; 0x436 <DIO_u8read+0xc6>
 398:	06 c0       	rjmp	.+12     	; 0x3a6 <DIO_u8read+0x36>
 39a:	83 36       	cpi	r24, 0x63	; 99
 39c:	41 f1       	breq	.+80     	; 0x3ee <DIO_u8read+0x7e>
 39e:	84 36       	cpi	r24, 0x64	; 100
 3a0:	09 f0       	breq	.+2      	; 0x3a4 <DIO_u8read+0x34>
 3a2:	49 c0       	rjmp	.+146    	; 0x436 <DIO_u8read+0xc6>
 3a4:	36 c0       	rjmp	.+108    	; 0x412 <DIO_u8read+0xa2>
	{
		case 'A':
		case 'a':
		{
			return READ_BIT(PINA,pinnumber);
 3a6:	29 b3       	in	r18, 0x19	; 25
 3a8:	81 e0       	ldi	r24, 0x01	; 1
 3aa:	90 e0       	ldi	r25, 0x00	; 0
 3ac:	06 2e       	mov	r0, r22
 3ae:	02 c0       	rjmp	.+4      	; 0x3b4 <DIO_u8read+0x44>
 3b0:	88 0f       	add	r24, r24
 3b2:	99 1f       	adc	r25, r25
 3b4:	0a 94       	dec	r0
 3b6:	e2 f7       	brpl	.-8      	; 0x3b0 <DIO_u8read+0x40>
 3b8:	30 e0       	ldi	r19, 0x00	; 0
 3ba:	82 23       	and	r24, r18
 3bc:	93 23       	and	r25, r19
 3be:	02 c0       	rjmp	.+4      	; 0x3c4 <DIO_u8read+0x54>
 3c0:	95 95       	asr	r25
 3c2:	87 95       	ror	r24
 3c4:	6a 95       	dec	r22
 3c6:	e2 f7       	brpl	.-8      	; 0x3c0 <DIO_u8read+0x50>
 3c8:	08 95       	ret
		break;
		
		case 'B':
		case 'b':
		{
			return READ_BIT(PINB,pinnumber);
 3ca:	26 b3       	in	r18, 0x16	; 22
 3cc:	81 e0       	ldi	r24, 0x01	; 1
 3ce:	90 e0       	ldi	r25, 0x00	; 0
 3d0:	06 2e       	mov	r0, r22
 3d2:	02 c0       	rjmp	.+4      	; 0x3d8 <DIO_u8read+0x68>
 3d4:	88 0f       	add	r24, r24
 3d6:	99 1f       	adc	r25, r25
 3d8:	0a 94       	dec	r0
 3da:	e2 f7       	brpl	.-8      	; 0x3d4 <DIO_u8read+0x64>
 3dc:	30 e0       	ldi	r19, 0x00	; 0
 3de:	82 23       	and	r24, r18
 3e0:	93 23       	and	r25, r19
 3e2:	02 c0       	rjmp	.+4      	; 0x3e8 <DIO_u8read+0x78>
 3e4:	95 95       	asr	r25
 3e6:	87 95       	ror	r24
 3e8:	6a 95       	dec	r22
 3ea:	e2 f7       	brpl	.-8      	; 0x3e4 <DIO_u8read+0x74>
 3ec:	08 95       	ret
		break;
		
		case 'C':
		case 'c':
		{
			return READ_BIT(PINC,pinnumber);
 3ee:	23 b3       	in	r18, 0x13	; 19
 3f0:	81 e0       	ldi	r24, 0x01	; 1
 3f2:	90 e0       	ldi	r25, 0x00	; 0
 3f4:	06 2e       	mov	r0, r22
 3f6:	02 c0       	rjmp	.+4      	; 0x3fc <DIO_u8read+0x8c>
 3f8:	88 0f       	add	r24, r24
 3fa:	99 1f       	adc	r25, r25
 3fc:	0a 94       	dec	r0
 3fe:	e2 f7       	brpl	.-8      	; 0x3f8 <DIO_u8read+0x88>
 400:	30 e0       	ldi	r19, 0x00	; 0
 402:	82 23       	and	r24, r18
 404:	93 23       	and	r25, r19
 406:	02 c0       	rjmp	.+4      	; 0x40c <DIO_u8read+0x9c>
 408:	95 95       	asr	r25
 40a:	87 95       	ror	r24
 40c:	6a 95       	dec	r22
 40e:	e2 f7       	brpl	.-8      	; 0x408 <DIO_u8read+0x98>
 410:	08 95       	ret
		break;
		
		case 'D':
		case 'd':
		{
			return READ_BIT(PIND,pinnumber);
 412:	20 b3       	in	r18, 0x10	; 16
 414:	81 e0       	ldi	r24, 0x01	; 1
 416:	90 e0       	ldi	r25, 0x00	; 0
 418:	06 2e       	mov	r0, r22
 41a:	02 c0       	rjmp	.+4      	; 0x420 <DIO_u8read+0xb0>
 41c:	88 0f       	add	r24, r24
 41e:	99 1f       	adc	r25, r25
 420:	0a 94       	dec	r0
 422:	e2 f7       	brpl	.-8      	; 0x41c <DIO_u8read+0xac>
 424:	30 e0       	ldi	r19, 0x00	; 0
 426:	82 23       	and	r24, r18
 428:	93 23       	and	r25, r19
 42a:	02 c0       	rjmp	.+4      	; 0x430 <DIO_u8read+0xc0>
 42c:	95 95       	asr	r25
 42e:	87 95       	ror	r24
 430:	6a 95       	dec	r22
 432:	e2 f7       	brpl	.-8      	; 0x42c <DIO_u8read+0xbc>
 434:	08 95       	ret
		}
		break;
	}
}
 436:	08 95       	ret

00000438 <DIO_vSETPORTDir>:

void DIO_vSETPORTDir(unsigned char portname, unsigned char direction)
{
	switch(portname)
 438:	84 34       	cpi	r24, 0x44	; 68
 43a:	d9 f0       	breq	.+54     	; 0x472 <DIO_vSETPORTDir+0x3a>
 43c:	85 34       	cpi	r24, 0x45	; 69
 43e:	38 f4       	brcc	.+14     	; 0x44e <DIO_vSETPORTDir+0x16>
 440:	82 34       	cpi	r24, 0x42	; 66
 442:	99 f0       	breq	.+38     	; 0x46a <DIO_vSETPORTDir+0x32>
 444:	83 34       	cpi	r24, 0x43	; 67
 446:	98 f4       	brcc	.+38     	; 0x46e <DIO_vSETPORTDir+0x36>
 448:	81 34       	cpi	r24, 0x41	; 65
 44a:	a1 f4       	brne	.+40     	; 0x474 <DIO_vSETPORTDir+0x3c>
 44c:	0c c0       	rjmp	.+24     	; 0x466 <DIO_vSETPORTDir+0x2e>
 44e:	82 36       	cpi	r24, 0x62	; 98
 450:	61 f0       	breq	.+24     	; 0x46a <DIO_vSETPORTDir+0x32>
 452:	83 36       	cpi	r24, 0x63	; 99
 454:	18 f4       	brcc	.+6      	; 0x45c <DIO_vSETPORTDir+0x24>
 456:	81 36       	cpi	r24, 0x61	; 97
 458:	69 f4       	brne	.+26     	; 0x474 <DIO_vSETPORTDir+0x3c>
 45a:	05 c0       	rjmp	.+10     	; 0x466 <DIO_vSETPORTDir+0x2e>
 45c:	83 36       	cpi	r24, 0x63	; 99
 45e:	39 f0       	breq	.+14     	; 0x46e <DIO_vSETPORTDir+0x36>
 460:	84 36       	cpi	r24, 0x64	; 100
 462:	41 f4       	brne	.+16     	; 0x474 <DIO_vSETPORTDir+0x3c>
 464:	06 c0       	rjmp	.+12     	; 0x472 <DIO_vSETPORTDir+0x3a>
	{
		case 'A':
		case 'a':
		{
			DDRA = direction;
 466:	6a bb       	out	0x1a, r22	; 26
		}
		break;
 468:	08 95       	ret
		
		case 'B':
		case 'b':
		{
			DDRB = direction;
 46a:	67 bb       	out	0x17, r22	; 23
		}
		break;
 46c:	08 95       	ret
		
		case 'C':
		case 'c':
		{
			DDRC = direction;
 46e:	64 bb       	out	0x14, r22	; 20
		}
		break;
 470:	08 95       	ret
		
		case 'D':
		case 'd':
		{
			DDRD = direction;
 472:	61 bb       	out	0x11, r22	; 17
 474:	08 95       	ret

00000476 <DIO_vWritePORT>:
	}
}

void DIO_vWritePORT(unsigned char portname, unsigned char val)
{
	switch(portname)
 476:	84 34       	cpi	r24, 0x44	; 68
 478:	d9 f0       	breq	.+54     	; 0x4b0 <DIO_vWritePORT+0x3a>
 47a:	85 34       	cpi	r24, 0x45	; 69
 47c:	38 f4       	brcc	.+14     	; 0x48c <DIO_vWritePORT+0x16>
 47e:	82 34       	cpi	r24, 0x42	; 66
 480:	99 f0       	breq	.+38     	; 0x4a8 <DIO_vWritePORT+0x32>
 482:	83 34       	cpi	r24, 0x43	; 67
 484:	98 f4       	brcc	.+38     	; 0x4ac <DIO_vWritePORT+0x36>
 486:	81 34       	cpi	r24, 0x41	; 65
 488:	a1 f4       	brne	.+40     	; 0x4b2 <DIO_vWritePORT+0x3c>
 48a:	0c c0       	rjmp	.+24     	; 0x4a4 <DIO_vWritePORT+0x2e>
 48c:	82 36       	cpi	r24, 0x62	; 98
 48e:	61 f0       	breq	.+24     	; 0x4a8 <DIO_vWritePORT+0x32>
 490:	83 36       	cpi	r24, 0x63	; 99
 492:	18 f4       	brcc	.+6      	; 0x49a <DIO_vWritePORT+0x24>
 494:	81 36       	cpi	r24, 0x61	; 97
 496:	69 f4       	brne	.+26     	; 0x4b2 <DIO_vWritePORT+0x3c>
 498:	05 c0       	rjmp	.+10     	; 0x4a4 <DIO_vWritePORT+0x2e>
 49a:	83 36       	cpi	r24, 0x63	; 99
 49c:	39 f0       	breq	.+14     	; 0x4ac <DIO_vWritePORT+0x36>
 49e:	84 36       	cpi	r24, 0x64	; 100
 4a0:	41 f4       	brne	.+16     	; 0x4b2 <DIO_vWritePORT+0x3c>
 4a2:	06 c0       	rjmp	.+12     	; 0x4b0 <DIO_vWritePORT+0x3a>
	{
		case 'A':
		case 'a':
		{
			PORTA=val;
 4a4:	6b bb       	out	0x1b, r22	; 27
		}
		break;
 4a6:	08 95       	ret
		
		case 'B':
		case 'b':
		{
			PORTB=val;
 4a8:	68 bb       	out	0x18, r22	; 24
		}
		break;
 4aa:	08 95       	ret
		
		case 'C':
		case 'c':
		{
			PORTC=val;
 4ac:	65 bb       	out	0x15, r22	; 21
		}
		break;
 4ae:	08 95       	ret
		
		case 'D':
		case 'd':
		{
			PORTD=val;
 4b0:	62 bb       	out	0x12, r22	; 18
 4b2:	08 95       	ret

000004b4 <DIO_vTOGPORT>:
	}
}

void DIO_vTOGPORT(unsigned char portname)
{
	switch(portname)
 4b4:	84 34       	cpi	r24, 0x44	; 68
 4b6:	09 f1       	breq	.+66     	; 0x4fa <DIO_vTOGPORT+0x46>
 4b8:	85 34       	cpi	r24, 0x45	; 69
 4ba:	38 f4       	brcc	.+14     	; 0x4ca <DIO_vTOGPORT+0x16>
 4bc:	82 34       	cpi	r24, 0x42	; 66
 4be:	a9 f0       	breq	.+42     	; 0x4ea <DIO_vTOGPORT+0x36>
 4c0:	83 34       	cpi	r24, 0x43	; 67
 4c2:	b8 f4       	brcc	.+46     	; 0x4f2 <DIO_vTOGPORT+0x3e>
 4c4:	81 34       	cpi	r24, 0x41	; 65
 4c6:	e1 f4       	brne	.+56     	; 0x500 <DIO_vTOGPORT+0x4c>
 4c8:	0c c0       	rjmp	.+24     	; 0x4e2 <DIO_vTOGPORT+0x2e>
 4ca:	82 36       	cpi	r24, 0x62	; 98
 4cc:	71 f0       	breq	.+28     	; 0x4ea <DIO_vTOGPORT+0x36>
 4ce:	83 36       	cpi	r24, 0x63	; 99
 4d0:	18 f4       	brcc	.+6      	; 0x4d8 <DIO_vTOGPORT+0x24>
 4d2:	81 36       	cpi	r24, 0x61	; 97
 4d4:	a9 f4       	brne	.+42     	; 0x500 <DIO_vTOGPORT+0x4c>
 4d6:	05 c0       	rjmp	.+10     	; 0x4e2 <DIO_vTOGPORT+0x2e>
 4d8:	83 36       	cpi	r24, 0x63	; 99
 4da:	59 f0       	breq	.+22     	; 0x4f2 <DIO_vTOGPORT+0x3e>
 4dc:	84 36       	cpi	r24, 0x64	; 100
 4de:	81 f4       	brne	.+32     	; 0x500 <DIO_vTOGPORT+0x4c>
 4e0:	0c c0       	rjmp	.+24     	; 0x4fa <DIO_vTOGPORT+0x46>
	{
		case 'A':
		case 'a':
		{
			PORTA^=0xFF;
 4e2:	8b b3       	in	r24, 0x1b	; 27
 4e4:	80 95       	com	r24
 4e6:	8b bb       	out	0x1b, r24	; 27
		}
		break;
 4e8:	08 95       	ret
		
		case 'B':
		case 'b':
		{
			PORTB^=0xFF;
 4ea:	88 b3       	in	r24, 0x18	; 24
 4ec:	80 95       	com	r24
 4ee:	88 bb       	out	0x18, r24	; 24
		}
		break;
 4f0:	08 95       	ret
		
		case 'C':
		case 'c':
		{
			PORTC^=0xFF;
 4f2:	85 b3       	in	r24, 0x15	; 21
 4f4:	80 95       	com	r24
 4f6:	85 bb       	out	0x15, r24	; 21
		}
		break;
 4f8:	08 95       	ret
		
		case 'D':
		case 'd':
		{
			PORTD^=0xFF;
 4fa:	82 b3       	in	r24, 0x12	; 18
 4fc:	80 95       	com	r24
 4fe:	82 bb       	out	0x12, r24	; 18
 500:	08 95       	ret

00000502 <DIO_u8ReadPort>:
		break;
	}
}
unsigned char DIO_u8ReadPort(unsigned char portname)
{
	switch(portname)
 502:	84 34       	cpi	r24, 0x44	; 68
 504:	d9 f0       	breq	.+54     	; 0x53c <DIO_u8ReadPort+0x3a>
 506:	85 34       	cpi	r24, 0x45	; 69
 508:	38 f4       	brcc	.+14     	; 0x518 <DIO_u8ReadPort+0x16>
 50a:	82 34       	cpi	r24, 0x42	; 66
 50c:	99 f0       	breq	.+38     	; 0x534 <DIO_u8ReadPort+0x32>
 50e:	83 34       	cpi	r24, 0x43	; 67
 510:	98 f4       	brcc	.+38     	; 0x538 <DIO_u8ReadPort+0x36>
 512:	81 34       	cpi	r24, 0x41	; 65
 514:	a9 f4       	brne	.+42     	; 0x540 <DIO_u8ReadPort+0x3e>
 516:	0c c0       	rjmp	.+24     	; 0x530 <DIO_u8ReadPort+0x2e>
 518:	82 36       	cpi	r24, 0x62	; 98
 51a:	61 f0       	breq	.+24     	; 0x534 <DIO_u8ReadPort+0x32>
 51c:	83 36       	cpi	r24, 0x63	; 99
 51e:	18 f4       	brcc	.+6      	; 0x526 <DIO_u8ReadPort+0x24>
 520:	81 36       	cpi	r24, 0x61	; 97
 522:	71 f4       	brne	.+28     	; 0x540 <DIO_u8ReadPort+0x3e>
 524:	05 c0       	rjmp	.+10     	; 0x530 <DIO_u8ReadPort+0x2e>
 526:	83 36       	cpi	r24, 0x63	; 99
 528:	39 f0       	breq	.+14     	; 0x538 <DIO_u8ReadPort+0x36>
 52a:	84 36       	cpi	r24, 0x64	; 100
 52c:	49 f4       	brne	.+18     	; 0x540 <DIO_u8ReadPort+0x3e>
 52e:	06 c0       	rjmp	.+12     	; 0x53c <DIO_u8ReadPort+0x3a>
	{
		case 'A':
		case 'a':
		{
			return PINA;
 530:	89 b3       	in	r24, 0x19	; 25
 532:	08 95       	ret
		break;
		
		case 'B':
		case 'b':
		{
			return PINB;
 534:	86 b3       	in	r24, 0x16	; 22
 536:	08 95       	ret
		break;
		
		case 'C':
		case 'c':
		{
			return PINC;
 538:	83 b3       	in	r24, 0x13	; 19
 53a:	08 95       	ret
		break;
		
		case 'D':
		case 'd':
		{
			return PIND;
 53c:	80 b3       	in	r24, 0x10	; 16
 53e:	08 95       	ret
		}
		break;
	}
}
 540:	08 95       	ret

00000542 <DIO_vWriteHighNibble>:

void DIO_vWriteHighNibble(unsigned char portname, unsigned char val)
{
	val<<=4;
 542:	62 95       	swap	r22
 544:	60 7f       	andi	r22, 0xF0	; 240
	switch (portname)
 546:	84 34       	cpi	r24, 0x44	; 68
 548:	51 f1       	breq	.+84     	; 0x59e <DIO_vWriteHighNibble+0x5c>
 54a:	85 34       	cpi	r24, 0x45	; 69
 54c:	38 f4       	brcc	.+14     	; 0x55c <DIO_vWriteHighNibble+0x1a>
 54e:	82 34       	cpi	r24, 0x42	; 66
 550:	c1 f0       	breq	.+48     	; 0x582 <DIO_vWriteHighNibble+0x40>
 552:	83 34       	cpi	r24, 0x43	; 67
 554:	e8 f4       	brcc	.+58     	; 0x590 <DIO_vWriteHighNibble+0x4e>
 556:	81 34       	cpi	r24, 0x41	; 65
 558:	41 f5       	brne	.+80     	; 0x5aa <DIO_vWriteHighNibble+0x68>
 55a:	0c c0       	rjmp	.+24     	; 0x574 <DIO_vWriteHighNibble+0x32>
 55c:	82 36       	cpi	r24, 0x62	; 98
 55e:	89 f0       	breq	.+34     	; 0x582 <DIO_vWriteHighNibble+0x40>
 560:	83 36       	cpi	r24, 0x63	; 99
 562:	18 f4       	brcc	.+6      	; 0x56a <DIO_vWriteHighNibble+0x28>
 564:	81 36       	cpi	r24, 0x61	; 97
 566:	09 f5       	brne	.+66     	; 0x5aa <DIO_vWriteHighNibble+0x68>
 568:	05 c0       	rjmp	.+10     	; 0x574 <DIO_vWriteHighNibble+0x32>
 56a:	83 36       	cpi	r24, 0x63	; 99
 56c:	89 f0       	breq	.+34     	; 0x590 <DIO_vWriteHighNibble+0x4e>
 56e:	84 36       	cpi	r24, 0x64	; 100
 570:	e1 f4       	brne	.+56     	; 0x5aa <DIO_vWriteHighNibble+0x68>
 572:	15 c0       	rjmp	.+42     	; 0x59e <DIO_vWriteHighNibble+0x5c>
	{
		case 'A':
		case 'a':
		{
			PORTA &= 0x0F; //We must ensure high nibble pins are is deasserted
 574:	8b b3       	in	r24, 0x1b	; 27
 576:	8f 70       	andi	r24, 0x0F	; 15
 578:	8b bb       	out	0x1b, r24	; 27
			PORTA|=val; //we then write the 4 least sig bits on the high nibbole of the port.
 57a:	8b b3       	in	r24, 0x1b	; 27
 57c:	68 2b       	or	r22, r24
 57e:	6b bb       	out	0x1b, r22	; 27
		}
		break;
 580:	08 95       	ret
		
		case 'B':
		case 'b':
		{
			PORTB &= 0x0F;
 582:	88 b3       	in	r24, 0x18	; 24
 584:	8f 70       	andi	r24, 0x0F	; 15
 586:	88 bb       	out	0x18, r24	; 24
			PORTB|=val;
 588:	88 b3       	in	r24, 0x18	; 24
 58a:	68 2b       	or	r22, r24
 58c:	68 bb       	out	0x18, r22	; 24
		}
		break;
 58e:	08 95       	ret
		
		case 'C':
		case 'c':
		{
			PORTC &= 0x0F;
 590:	85 b3       	in	r24, 0x15	; 21
 592:	8f 70       	andi	r24, 0x0F	; 15
 594:	85 bb       	out	0x15, r24	; 21
			PORTC|=val;
 596:	85 b3       	in	r24, 0x15	; 21
 598:	68 2b       	or	r22, r24
 59a:	65 bb       	out	0x15, r22	; 21
		}
		break;
 59c:	08 95       	ret
		
		case 'D':
		case 'd':
		{
			PORTD &= 0x0F;
 59e:	82 b3       	in	r24, 0x12	; 18
 5a0:	8f 70       	andi	r24, 0x0F	; 15
 5a2:	82 bb       	out	0x12, r24	; 18
			PORTD|=val;
 5a4:	82 b3       	in	r24, 0x12	; 18
 5a6:	68 2b       	or	r22, r24
 5a8:	62 bb       	out	0x12, r22	; 18
 5aa:	08 95       	ret

000005ac <DIO_vWriteLowNibble>:
	}
}

void DIO_vWriteLowNibble(unsigned char portname, unsigned char val)
{
	switch (portname)
 5ac:	84 34       	cpi	r24, 0x44	; 68
 5ae:	51 f1       	breq	.+84     	; 0x604 <DIO_vWriteLowNibble+0x58>
 5b0:	85 34       	cpi	r24, 0x45	; 69
 5b2:	38 f4       	brcc	.+14     	; 0x5c2 <DIO_vWriteLowNibble+0x16>
 5b4:	82 34       	cpi	r24, 0x42	; 66
 5b6:	c1 f0       	breq	.+48     	; 0x5e8 <DIO_vWriteLowNibble+0x3c>
 5b8:	83 34       	cpi	r24, 0x43	; 67
 5ba:	e8 f4       	brcc	.+58     	; 0x5f6 <DIO_vWriteLowNibble+0x4a>
 5bc:	81 34       	cpi	r24, 0x41	; 65
 5be:	41 f5       	brne	.+80     	; 0x610 <DIO_vWriteLowNibble+0x64>
 5c0:	0c c0       	rjmp	.+24     	; 0x5da <DIO_vWriteLowNibble+0x2e>
 5c2:	82 36       	cpi	r24, 0x62	; 98
 5c4:	89 f0       	breq	.+34     	; 0x5e8 <DIO_vWriteLowNibble+0x3c>
 5c6:	83 36       	cpi	r24, 0x63	; 99
 5c8:	18 f4       	brcc	.+6      	; 0x5d0 <DIO_vWriteLowNibble+0x24>
 5ca:	81 36       	cpi	r24, 0x61	; 97
 5cc:	09 f5       	brne	.+66     	; 0x610 <DIO_vWriteLowNibble+0x64>
 5ce:	05 c0       	rjmp	.+10     	; 0x5da <DIO_vWriteLowNibble+0x2e>
 5d0:	83 36       	cpi	r24, 0x63	; 99
 5d2:	89 f0       	breq	.+34     	; 0x5f6 <DIO_vWriteLowNibble+0x4a>
 5d4:	84 36       	cpi	r24, 0x64	; 100
 5d6:	e1 f4       	brne	.+56     	; 0x610 <DIO_vWriteLowNibble+0x64>
 5d8:	15 c0       	rjmp	.+42     	; 0x604 <DIO_vWriteLowNibble+0x58>
	{
		case 'A':
		case 'a':
		{
			PORTA &= 0xF0; //We must ensure low nibble pins are is deasserted because we will use or to write our data
 5da:	8b b3       	in	r24, 0x1b	; 27
 5dc:	80 7f       	andi	r24, 0xF0	; 240
 5de:	8b bb       	out	0x1b, r24	; 27
			PORTA|=val; //we then write the 4 least sig bits on the high nibble of the port.
 5e0:	8b b3       	in	r24, 0x1b	; 27
 5e2:	68 2b       	or	r22, r24
 5e4:	6b bb       	out	0x1b, r22	; 27
		}
		break;
 5e6:	08 95       	ret
		
		case 'B':
		case 'b':
		{
			PORTB &= 0xF0;
 5e8:	88 b3       	in	r24, 0x18	; 24
 5ea:	80 7f       	andi	r24, 0xF0	; 240
 5ec:	88 bb       	out	0x18, r24	; 24
			PORTB|=val;
 5ee:	88 b3       	in	r24, 0x18	; 24
 5f0:	68 2b       	or	r22, r24
 5f2:	68 bb       	out	0x18, r22	; 24
		}
		break;
 5f4:	08 95       	ret
		
		case 'C':
		case 'c':
		{
			PORTC &= 0xF0;
 5f6:	85 b3       	in	r24, 0x15	; 21
 5f8:	80 7f       	andi	r24, 0xF0	; 240
 5fa:	85 bb       	out	0x15, r24	; 21
			PORTC|=val;
 5fc:	85 b3       	in	r24, 0x15	; 21
 5fe:	68 2b       	or	r22, r24
 600:	65 bb       	out	0x15, r22	; 21
		}
		break;
 602:	08 95       	ret
		
		case 'D':
		case 'd':
		{
			PORTD &= 0xF0;
 604:	82 b3       	in	r24, 0x12	; 18
 606:	80 7f       	andi	r24, 0xF0	; 240
 608:	82 bb       	out	0x12, r24	; 18
			PORTD|=val;
 60a:	82 b3       	in	r24, 0x12	; 18
 60c:	68 2b       	or	r22, r24
 60e:	62 bb       	out	0x12, r22	; 18
 610:	08 95       	ret

00000612 <DIO_vEnablePullUp>:
	}
}

void DIO_vEnablePullUp(unsigned char portname, unsigned char pinnumber,unsigned char en)
{
	switch(portname)
 612:	84 34       	cpi	r24, 0x44	; 68
 614:	09 f4       	brne	.+2      	; 0x618 <DIO_vEnablePullUp+0x6>
 616:	71 c0       	rjmp	.+226    	; 0x6fa <DIO_vEnablePullUp+0xe8>
 618:	85 34       	cpi	r24, 0x45	; 69
 61a:	48 f4       	brcc	.+18     	; 0x62e <DIO_vEnablePullUp+0x1c>
 61c:	82 34       	cpi	r24, 0x42	; 66
 61e:	99 f1       	breq	.+102    	; 0x686 <DIO_vEnablePullUp+0x74>
 620:	83 34       	cpi	r24, 0x43	; 67
 622:	08 f0       	brcs	.+2      	; 0x626 <DIO_vEnablePullUp+0x14>
 624:	4d c0       	rjmp	.+154    	; 0x6c0 <DIO_vEnablePullUp+0xae>
 626:	81 34       	cpi	r24, 0x41	; 65
 628:	09 f0       	breq	.+2      	; 0x62c <DIO_vEnablePullUp+0x1a>
 62a:	83 c0       	rjmp	.+262    	; 0x732 <DIO_vEnablePullUp+0x120>
 62c:	0f c0       	rjmp	.+30     	; 0x64c <DIO_vEnablePullUp+0x3a>
 62e:	82 36       	cpi	r24, 0x62	; 98
 630:	51 f1       	breq	.+84     	; 0x686 <DIO_vEnablePullUp+0x74>
 632:	83 36       	cpi	r24, 0x63	; 99
 634:	20 f4       	brcc	.+8      	; 0x63e <DIO_vEnablePullUp+0x2c>
 636:	81 36       	cpi	r24, 0x61	; 97
 638:	09 f0       	breq	.+2      	; 0x63c <DIO_vEnablePullUp+0x2a>
 63a:	7b c0       	rjmp	.+246    	; 0x732 <DIO_vEnablePullUp+0x120>
 63c:	07 c0       	rjmp	.+14     	; 0x64c <DIO_vEnablePullUp+0x3a>
 63e:	83 36       	cpi	r24, 0x63	; 99
 640:	09 f4       	brne	.+2      	; 0x644 <DIO_vEnablePullUp+0x32>
 642:	3e c0       	rjmp	.+124    	; 0x6c0 <DIO_vEnablePullUp+0xae>
 644:	84 36       	cpi	r24, 0x64	; 100
 646:	09 f0       	breq	.+2      	; 0x64a <DIO_vEnablePullUp+0x38>
 648:	74 c0       	rjmp	.+232    	; 0x732 <DIO_vEnablePullUp+0x120>
 64a:	57 c0       	rjmp	.+174    	; 0x6fa <DIO_vEnablePullUp+0xe8>
	{
		case 'A':
		case 'a':
		{
			if(en==1) SET_BIT(PORTA,pinnumber);
 64c:	41 30       	cpi	r20, 0x01	; 1
 64e:	69 f4       	brne	.+26     	; 0x66a <DIO_vEnablePullUp+0x58>
 650:	2b b3       	in	r18, 0x1b	; 27
 652:	81 e0       	ldi	r24, 0x01	; 1
 654:	90 e0       	ldi	r25, 0x00	; 0
 656:	ac 01       	movw	r20, r24
 658:	02 c0       	rjmp	.+4      	; 0x65e <DIO_vEnablePullUp+0x4c>
 65a:	44 0f       	add	r20, r20
 65c:	55 1f       	adc	r21, r21
 65e:	6a 95       	dec	r22
 660:	e2 f7       	brpl	.-8      	; 0x65a <DIO_vEnablePullUp+0x48>
 662:	ba 01       	movw	r22, r20
 664:	62 2b       	or	r22, r18
 666:	6b bb       	out	0x1b, r22	; 27
 668:	08 95       	ret
			else CLR_BIT(PORTA,pinnumber);
 66a:	2b b3       	in	r18, 0x1b	; 27
 66c:	81 e0       	ldi	r24, 0x01	; 1
 66e:	90 e0       	ldi	r25, 0x00	; 0
 670:	ac 01       	movw	r20, r24
 672:	02 c0       	rjmp	.+4      	; 0x678 <DIO_vEnablePullUp+0x66>
 674:	44 0f       	add	r20, r20
 676:	55 1f       	adc	r21, r21
 678:	6a 95       	dec	r22
 67a:	e2 f7       	brpl	.-8      	; 0x674 <DIO_vEnablePullUp+0x62>
 67c:	ba 01       	movw	r22, r20
 67e:	60 95       	com	r22
 680:	62 23       	and	r22, r18
 682:	6b bb       	out	0x1b, r22	; 27
 684:	08 95       	ret
		}
		break;
		case 'B':
		case 'b':
		{
			if(en==1) SET_BIT(PORTB,pinnumber);
 686:	41 30       	cpi	r20, 0x01	; 1
 688:	69 f4       	brne	.+26     	; 0x6a4 <DIO_vEnablePullUp+0x92>
 68a:	28 b3       	in	r18, 0x18	; 24
 68c:	81 e0       	ldi	r24, 0x01	; 1
 68e:	90 e0       	ldi	r25, 0x00	; 0
 690:	ac 01       	movw	r20, r24
 692:	02 c0       	rjmp	.+4      	; 0x698 <DIO_vEnablePullUp+0x86>
 694:	44 0f       	add	r20, r20
 696:	55 1f       	adc	r21, r21
 698:	6a 95       	dec	r22
 69a:	e2 f7       	brpl	.-8      	; 0x694 <DIO_vEnablePullUp+0x82>
 69c:	ba 01       	movw	r22, r20
 69e:	62 2b       	or	r22, r18
 6a0:	68 bb       	out	0x18, r22	; 24
 6a2:	08 95       	ret
			else CLR_BIT(PORTB,pinnumber);
 6a4:	28 b3       	in	r18, 0x18	; 24
 6a6:	81 e0       	ldi	r24, 0x01	; 1
 6a8:	90 e0       	ldi	r25, 0x00	; 0
 6aa:	ac 01       	movw	r20, r24
 6ac:	02 c0       	rjmp	.+4      	; 0x6b2 <DIO_vEnablePullUp+0xa0>
 6ae:	44 0f       	add	r20, r20
 6b0:	55 1f       	adc	r21, r21
 6b2:	6a 95       	dec	r22
 6b4:	e2 f7       	brpl	.-8      	; 0x6ae <DIO_vEnablePullUp+0x9c>
 6b6:	ba 01       	movw	r22, r20
 6b8:	60 95       	com	r22
 6ba:	62 23       	and	r22, r18
 6bc:	68 bb       	out	0x18, r22	; 24
 6be:	08 95       	ret
		
		
		case 'C':
		case 'c':
		{
			if(en==1) SET_BIT(PORTC,pinnumber);
 6c0:	41 30       	cpi	r20, 0x01	; 1
 6c2:	69 f4       	brne	.+26     	; 0x6de <DIO_vEnablePullUp+0xcc>
 6c4:	25 b3       	in	r18, 0x15	; 21
 6c6:	81 e0       	ldi	r24, 0x01	; 1
 6c8:	90 e0       	ldi	r25, 0x00	; 0
 6ca:	ac 01       	movw	r20, r24
 6cc:	02 c0       	rjmp	.+4      	; 0x6d2 <DIO_vEnablePullUp+0xc0>
 6ce:	44 0f       	add	r20, r20
 6d0:	55 1f       	adc	r21, r21
 6d2:	6a 95       	dec	r22
 6d4:	e2 f7       	brpl	.-8      	; 0x6ce <DIO_vEnablePullUp+0xbc>
 6d6:	ba 01       	movw	r22, r20
 6d8:	62 2b       	or	r22, r18
 6da:	65 bb       	out	0x15, r22	; 21
 6dc:	08 95       	ret
			else CLR_BIT(PORTC,pinnumber);
 6de:	25 b3       	in	r18, 0x15	; 21
 6e0:	81 e0       	ldi	r24, 0x01	; 1
 6e2:	90 e0       	ldi	r25, 0x00	; 0
 6e4:	ac 01       	movw	r20, r24
 6e6:	02 c0       	rjmp	.+4      	; 0x6ec <DIO_vEnablePullUp+0xda>
 6e8:	44 0f       	add	r20, r20
 6ea:	55 1f       	adc	r21, r21
 6ec:	6a 95       	dec	r22
 6ee:	e2 f7       	brpl	.-8      	; 0x6e8 <DIO_vEnablePullUp+0xd6>
 6f0:	ba 01       	movw	r22, r20
 6f2:	60 95       	com	r22
 6f4:	62 23       	and	r22, r18
 6f6:	65 bb       	out	0x15, r22	; 21
 6f8:	08 95       	ret
		
		
		case 'D':
		case 'd':
		{
			if(en==1) SET_BIT(PORTD,pinnumber);
 6fa:	41 30       	cpi	r20, 0x01	; 1
 6fc:	69 f4       	brne	.+26     	; 0x718 <DIO_vEnablePullUp+0x106>
 6fe:	22 b3       	in	r18, 0x12	; 18
 700:	81 e0       	ldi	r24, 0x01	; 1
 702:	90 e0       	ldi	r25, 0x00	; 0
 704:	ac 01       	movw	r20, r24
 706:	02 c0       	rjmp	.+4      	; 0x70c <DIO_vEnablePullUp+0xfa>
 708:	44 0f       	add	r20, r20
 70a:	55 1f       	adc	r21, r21
 70c:	6a 95       	dec	r22
 70e:	e2 f7       	brpl	.-8      	; 0x708 <DIO_vEnablePullUp+0xf6>
 710:	ba 01       	movw	r22, r20
 712:	62 2b       	or	r22, r18
 714:	62 bb       	out	0x12, r22	; 18
 716:	08 95       	ret
			else CLR_BIT(PORTD,pinnumber);
 718:	22 b3       	in	r18, 0x12	; 18
 71a:	81 e0       	ldi	r24, 0x01	; 1
 71c:	90 e0       	ldi	r25, 0x00	; 0
 71e:	ac 01       	movw	r20, r24
 720:	02 c0       	rjmp	.+4      	; 0x726 <DIO_vEnablePullUp+0x114>
 722:	44 0f       	add	r20, r20
 724:	55 1f       	adc	r21, r21
 726:	6a 95       	dec	r22
 728:	e2 f7       	brpl	.-8      	; 0x722 <DIO_vEnablePullUp+0x110>
 72a:	ba 01       	movw	r22, r20
 72c:	60 95       	com	r22
 72e:	62 23       	and	r22, r18
 730:	62 bb       	out	0x12, r22	; 18
 732:	08 95       	ret

00000734 <keypad_vInit>:
#include "DIO.h"
#include "keypad_config.h"

void keypad_vInit(void)
{
	DIO_vSETPORTDir(KPORT,0x0F); //P7 to P4 are input
 734:	83 e4       	ldi	r24, 0x43	; 67
 736:	6f e0       	ldi	r22, 0x0F	; 15
 738:	0e 94 1c 02 	call	0x438	; 0x438 <DIO_vSETPORTDir>
	DIO_vEnablePullUp(KPORT,7,1);
 73c:	83 e4       	ldi	r24, 0x43	; 67
 73e:	67 e0       	ldi	r22, 0x07	; 7
 740:	41 e0       	ldi	r20, 0x01	; 1
 742:	0e 94 09 03 	call	0x612	; 0x612 <DIO_vEnablePullUp>
	DIO_vEnablePullUp(KPORT,6,1);
 746:	83 e4       	ldi	r24, 0x43	; 67
 748:	66 e0       	ldi	r22, 0x06	; 6
 74a:	41 e0       	ldi	r20, 0x01	; 1
 74c:	0e 94 09 03 	call	0x612	; 0x612 <DIO_vEnablePullUp>
	DIO_vEnablePullUp(KPORT,5,1);
 750:	83 e4       	ldi	r24, 0x43	; 67
 752:	65 e0       	ldi	r22, 0x05	; 5
 754:	41 e0       	ldi	r20, 0x01	; 1
 756:	0e 94 09 03 	call	0x612	; 0x612 <DIO_vEnablePullUp>
	DIO_vEnablePullUp(KPORT,4,1);
 75a:	83 e4       	ldi	r24, 0x43	; 67
 75c:	64 e0       	ldi	r22, 0x04	; 4
 75e:	41 e0       	ldi	r20, 0x01	; 1
 760:	0e 94 09 03 	call	0x612	; 0x612 <DIO_vEnablePullUp>
}
 764:	08 95       	ret

00000766 <keypad_u8read>:

unsigned char keypad_u8read(void)
{
 766:	0f 93       	push	r16
 768:	1f 93       	push	r17
 76a:	cf 93       	push	r28
 76c:	df 93       	push	r29
 76e:	cd b7       	in	r28, 0x3d	; 61
 770:	de b7       	in	r29, 0x3e	; 62
 772:	60 97       	sbiw	r28, 0x10	; 16
 774:	0f b6       	in	r0, 0x3f	; 63
 776:	f8 94       	cli
 778:	de bf       	out	0x3e, r29	; 62
 77a:	0f be       	out	0x3f, r0	; 63
 77c:	cd bf       	out	0x3d, r28	; 61
	unsigned char ascii[4][4] = {
 77e:	de 01       	movw	r26, r28
 780:	11 96       	adiw	r26, 0x01	; 1
 782:	e0 e6       	ldi	r30, 0x60	; 96
 784:	f0 e0       	ldi	r31, 0x00	; 0
 786:	80 e1       	ldi	r24, 0x10	; 16
 788:	01 90       	ld	r0, Z+
 78a:	0d 92       	st	X+, r0
 78c:	81 50       	subi	r24, 0x01	; 1
 78e:	e1 f7       	brne	.-8      	; 0x788 <keypad_u8read+0x22>
								{'A','0','=','+'}
												};
	char row,col,x;
	char return_value=0xFF;
	
	for(row=0;row<=3;row++)
 790:	00 e0       	ldi	r16, 0x00	; 0
	{
		DIO_vWriteLowNibble(KPORT,0xFF);
 792:	83 e4       	ldi	r24, 0x43	; 67
 794:	6f ef       	ldi	r22, 0xFF	; 255
 796:	0e 94 d6 02 	call	0x5ac	; 0x5ac <DIO_vWriteLowNibble>
		DIO_vWrite(KPORT,row,0); //this is output, so i write 0 on the row i want to start reading from pins(0,1,2,3)==>rows(0.,1,2,3)
 79a:	83 e4       	ldi	r24, 0x43	; 67
 79c:	60 2f       	mov	r22, r16
 79e:	40 e0       	ldi	r20, 0x00	; 0
 7a0:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vWrite>
		for(col=0;col<=3;col++)
 7a4:	10 e0       	ldi	r17, 0x00	; 0
	DIO_vEnablePullUp(KPORT,6,1);
	DIO_vEnablePullUp(KPORT,5,1);
	DIO_vEnablePullUp(KPORT,4,1);
}

unsigned char keypad_u8read(void)
 7a6:	61 2f       	mov	r22, r17
 7a8:	6c 5f       	subi	r22, 0xFC	; 252
	{
		DIO_vWriteLowNibble(KPORT,0xFF);
		DIO_vWrite(KPORT,row,0); //this is output, so i write 0 on the row i want to start reading from pins(0,1,2,3)==>rows(0.,1,2,3)
		for(col=0;col<=3;col++)
		{
			x=DIO_u8read(KPORT,col+4);//this is input so i iterate on pins(4,5,6,7)===>col(0,1,2,3) to see if one is pushed 
 7aa:	83 e4       	ldi	r24, 0x43	; 67
 7ac:	0e 94 b8 01 	call	0x370	; 0x370 <DIO_u8read>
			if(x==0)
 7b0:	88 23       	and	r24, r24
 7b2:	61 f4       	brne	.+24     	; 0x7cc <keypad_u8read+0x66>
			{
				return_value=ascii[row][col];
 7b4:	e0 2f       	mov	r30, r16
 7b6:	f0 e0       	ldi	r31, 0x00	; 0
 7b8:	ee 0f       	add	r30, r30
 7ba:	ff 1f       	adc	r31, r31
 7bc:	ee 0f       	add	r30, r30
 7be:	ff 1f       	adc	r31, r31
 7c0:	e1 0f       	add	r30, r17
 7c2:	f1 1d       	adc	r31, r1
 7c4:	ec 0f       	add	r30, r28
 7c6:	fd 1f       	adc	r31, r29
 7c8:	81 81       	ldd	r24, Z+1	; 0x01
 7ca:	04 c0       	rjmp	.+8      	; 0x7d4 <keypad_u8read+0x6e>
	
	for(row=0;row<=3;row++)
	{
		DIO_vWriteLowNibble(KPORT,0xFF);
		DIO_vWrite(KPORT,row,0); //this is output, so i write 0 on the row i want to start reading from pins(0,1,2,3)==>rows(0.,1,2,3)
		for(col=0;col<=3;col++)
 7cc:	1f 5f       	subi	r17, 0xFF	; 255
 7ce:	14 30       	cpi	r17, 0x04	; 4
 7d0:	51 f7       	brne	.-44     	; 0x7a6 <keypad_u8read+0x40>
 7d2:	0b c0       	rjmp	.+22     	; 0x7ea <keypad_u8read+0x84>
			}
		}
		if(x==0) break;
	}
	return return_value;
 7d4:	60 96       	adiw	r28, 0x10	; 16
 7d6:	0f b6       	in	r0, 0x3f	; 63
 7d8:	f8 94       	cli
 7da:	de bf       	out	0x3e, r29	; 62
 7dc:	0f be       	out	0x3f, r0	; 63
 7de:	cd bf       	out	0x3d, r28	; 61
 7e0:	df 91       	pop	r29
 7e2:	cf 91       	pop	r28
 7e4:	1f 91       	pop	r17
 7e6:	0f 91       	pop	r16
 7e8:	08 95       	ret
								{'A','0','=','+'}
												};
	char row,col,x;
	char return_value=0xFF;
	
	for(row=0;row<=3;row++)
 7ea:	0f 5f       	subi	r16, 0xFF	; 255
 7ec:	04 30       	cpi	r16, 0x04	; 4
 7ee:	89 f6       	brne	.-94     	; 0x792 <keypad_u8read+0x2c>
 7f0:	8f ef       	ldi	r24, 0xFF	; 255
 7f2:	f0 cf       	rjmp	.-32     	; 0x7d4 <keypad_u8read+0x6e>

000007f4 <peekaboo>:
}


static void peekaboo(void)
{
	DIO_vWrite(CTRL_PORT,EN,1);
 7f4:	82 e4       	ldi	r24, 0x42	; 66
 7f6:	90 e0       	ldi	r25, 0x00	; 0
 7f8:	60 e0       	ldi	r22, 0x00	; 0
 7fa:	70 e0       	ldi	r23, 0x00	; 0
 7fc:	41 e0       	ldi	r20, 0x01	; 1
 7fe:	50 e0       	ldi	r21, 0x00	; 0
 800:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vWrite>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 804:	83 ef       	ldi	r24, 0xF3	; 243
 806:	91 e0       	ldi	r25, 0x01	; 1
 808:	01 97       	sbiw	r24, 0x01	; 1
 80a:	f1 f7       	brne	.-4      	; 0x808 <peekaboo+0x14>
 80c:	00 c0       	rjmp	.+0      	; 0x80e <peekaboo+0x1a>
 80e:	00 00       	nop
	_delay_ms(2);
	DIO_vWrite(CTRL_PORT,EN,0);
 810:	82 e4       	ldi	r24, 0x42	; 66
 812:	90 e0       	ldi	r25, 0x00	; 0
 814:	60 e0       	ldi	r22, 0x00	; 0
 816:	70 e0       	ldi	r23, 0x00	; 0
 818:	40 e0       	ldi	r20, 0x00	; 0
 81a:	50 e0       	ldi	r21, 0x00	; 0
 81c:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vWrite>
 820:	83 ef       	ldi	r24, 0xF3	; 243
 822:	91 e0       	ldi	r25, 0x01	; 1
 824:	01 97       	sbiw	r24, 0x01	; 1
 826:	f1 f7       	brne	.-4      	; 0x824 <peekaboo+0x30>
 828:	00 c0       	rjmp	.+0      	; 0x82a <peekaboo+0x36>
 82a:	00 00       	nop
	_delay_ms(2);
}
 82c:	08 95       	ret

0000082e <LCD_vSend_cmd>:

void LCD_vSend_cmd(char cmd)
{
 82e:	cf 93       	push	r28
 830:	c8 2f       	mov	r28, r24
	DIO_vWritePORT(LCD_PORT,cmd);
	DIO_vWrite(CTRL_PORT,RS,0);
	peekaboo();
	_delay_ms(1);
	#elif defined FOUR_BITS_MODE
	DIO_vWriteHighNibble(LCD_PORT,(cmd>>4));
 832:	68 2f       	mov	r22, r24
 834:	62 95       	swap	r22
 836:	6f 70       	andi	r22, 0x0F	; 15
 838:	81 e4       	ldi	r24, 0x41	; 65
 83a:	90 e0       	ldi	r25, 0x00	; 0
 83c:	70 e0       	ldi	r23, 0x00	; 0
 83e:	0e 94 a1 02 	call	0x542	; 0x542 <DIO_vWriteHighNibble>
	DIO_vWrite(CTRL_PORT,RS,0);
 842:	82 e4       	ldi	r24, 0x42	; 66
 844:	90 e0       	ldi	r25, 0x00	; 0
 846:	62 e0       	ldi	r22, 0x02	; 2
 848:	70 e0       	ldi	r23, 0x00	; 0
 84a:	40 e0       	ldi	r20, 0x00	; 0
 84c:	50 e0       	ldi	r21, 0x00	; 0
 84e:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vWrite>
	peekaboo();
 852:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <peekaboo>
	DIO_vWriteHighNibble(LCD_PORT,cmd);
 856:	81 e4       	ldi	r24, 0x41	; 65
 858:	90 e0       	ldi	r25, 0x00	; 0
 85a:	6c 2f       	mov	r22, r28
 85c:	70 e0       	ldi	r23, 0x00	; 0
 85e:	0e 94 a1 02 	call	0x542	; 0x542 <DIO_vWriteHighNibble>
	DIO_vWrite(CTRL_PORT,RS,0);
 862:	82 e4       	ldi	r24, 0x42	; 66
 864:	90 e0       	ldi	r25, 0x00	; 0
 866:	62 e0       	ldi	r22, 0x02	; 2
 868:	70 e0       	ldi	r23, 0x00	; 0
 86a:	40 e0       	ldi	r20, 0x00	; 0
 86c:	50 e0       	ldi	r21, 0x00	; 0
 86e:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vWrite>
	peekaboo();
 872:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <peekaboo>
 876:	89 ef       	ldi	r24, 0xF9	; 249
 878:	90 e0       	ldi	r25, 0x00	; 0
 87a:	01 97       	sbiw	r24, 0x01	; 1
 87c:	f1 f7       	brne	.-4      	; 0x87a <__stack+0x1b>
 87e:	00 c0       	rjmp	.+0      	; 0x880 <__stack+0x21>
 880:	00 00       	nop
	#endif
	_delay_ms(1);
	
}
 882:	cf 91       	pop	r28
 884:	08 95       	ret

00000886 <LCD_vInit>:
	LCD_vSend_cmd(CLR_SCREEN);
	_delay_ms(10);
	LCD_vSend_cmd(ENTRY_MODE);
	_delay_ms(1);
	#elif defined FOUR_BITS_MODE
	DIO_vSetPinDir(LCD_PORT,4,1);
 886:	81 e4       	ldi	r24, 0x41	; 65
 888:	90 e0       	ldi	r25, 0x00	; 0
 88a:	64 e0       	ldi	r22, 0x04	; 4
 88c:	70 e0       	ldi	r23, 0x00	; 0
 88e:	41 e0       	ldi	r20, 0x01	; 1
 890:	50 e0       	ldi	r21, 0x00	; 0
 892:	0e 94 49 00 	call	0x92	; 0x92 <DIO_vSetPinDir>
	DIO_vSetPinDir(LCD_PORT,5,1);
 896:	81 e4       	ldi	r24, 0x41	; 65
 898:	90 e0       	ldi	r25, 0x00	; 0
 89a:	65 e0       	ldi	r22, 0x05	; 5
 89c:	70 e0       	ldi	r23, 0x00	; 0
 89e:	41 e0       	ldi	r20, 0x01	; 1
 8a0:	50 e0       	ldi	r21, 0x00	; 0
 8a2:	0e 94 49 00 	call	0x92	; 0x92 <DIO_vSetPinDir>
	DIO_vSetPinDir(LCD_PORT,6,1);
 8a6:	81 e4       	ldi	r24, 0x41	; 65
 8a8:	90 e0       	ldi	r25, 0x00	; 0
 8aa:	66 e0       	ldi	r22, 0x06	; 6
 8ac:	70 e0       	ldi	r23, 0x00	; 0
 8ae:	41 e0       	ldi	r20, 0x01	; 1
 8b0:	50 e0       	ldi	r21, 0x00	; 0
 8b2:	0e 94 49 00 	call	0x92	; 0x92 <DIO_vSetPinDir>
	DIO_vSetPinDir(LCD_PORT,7,1);
 8b6:	81 e4       	ldi	r24, 0x41	; 65
 8b8:	90 e0       	ldi	r25, 0x00	; 0
 8ba:	67 e0       	ldi	r22, 0x07	; 7
 8bc:	70 e0       	ldi	r23, 0x00	; 0
 8be:	41 e0       	ldi	r20, 0x01	; 1
 8c0:	50 e0       	ldi	r21, 0x00	; 0
 8c2:	0e 94 49 00 	call	0x92	; 0x92 <DIO_vSetPinDir>
	DIO_vSetPinDir(CTRL_PORT,EN,1);
 8c6:	82 e4       	ldi	r24, 0x42	; 66
 8c8:	90 e0       	ldi	r25, 0x00	; 0
 8ca:	60 e0       	ldi	r22, 0x00	; 0
 8cc:	70 e0       	ldi	r23, 0x00	; 0
 8ce:	41 e0       	ldi	r20, 0x01	; 1
 8d0:	50 e0       	ldi	r21, 0x00	; 0
 8d2:	0e 94 49 00 	call	0x92	; 0x92 <DIO_vSetPinDir>
	DIO_vSetPinDir(CTRL_PORT,RS,1);
 8d6:	82 e4       	ldi	r24, 0x42	; 66
 8d8:	90 e0       	ldi	r25, 0x00	; 0
 8da:	62 e0       	ldi	r22, 0x02	; 2
 8dc:	70 e0       	ldi	r23, 0x00	; 0
 8de:	41 e0       	ldi	r20, 0x01	; 1
 8e0:	50 e0       	ldi	r21, 0x00	; 0
 8e2:	0e 94 49 00 	call	0x92	; 0x92 <DIO_vSetPinDir>
	DIO_vSetPinDir(CTRL_PORT,RW,1);
 8e6:	82 e4       	ldi	r24, 0x42	; 66
 8e8:	90 e0       	ldi	r25, 0x00	; 0
 8ea:	61 e0       	ldi	r22, 0x01	; 1
 8ec:	70 e0       	ldi	r23, 0x00	; 0
 8ee:	41 e0       	ldi	r20, 0x01	; 1
 8f0:	50 e0       	ldi	r21, 0x00	; 0
 8f2:	0e 94 49 00 	call	0x92	; 0x92 <DIO_vSetPinDir>
	DIO_vWrite(CTRL_PORT,RW,0);
 8f6:	82 e4       	ldi	r24, 0x42	; 66
 8f8:	90 e0       	ldi	r25, 0x00	; 0
 8fa:	61 e0       	ldi	r22, 0x01	; 1
 8fc:	70 e0       	ldi	r23, 0x00	; 0
 8fe:	40 e0       	ldi	r20, 0x00	; 0
 900:	50 e0       	ldi	r21, 0x00	; 0
 902:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vWrite>
	LCD_vSend_cmd(RETURN_HOME);
 906:	82 e0       	ldi	r24, 0x02	; 2
 908:	0e 94 17 04 	call	0x82e	; 0x82e <LCD_vSend_cmd>
 90c:	83 ec       	ldi	r24, 0xC3	; 195
 90e:	99 e0       	ldi	r25, 0x09	; 9
 910:	01 97       	sbiw	r24, 0x01	; 1
 912:	f1 f7       	brne	.-4      	; 0x910 <LCD_vInit+0x8a>
 914:	00 c0       	rjmp	.+0      	; 0x916 <LCD_vInit+0x90>
 916:	00 00       	nop
	_delay_ms(10);
	LCD_vSend_cmd(FOUR_BITS);
 918:	88 e2       	ldi	r24, 0x28	; 40
 91a:	0e 94 17 04 	call	0x82e	; 0x82e <LCD_vSend_cmd>
 91e:	89 ef       	ldi	r24, 0xF9	; 249
 920:	90 e0       	ldi	r25, 0x00	; 0
 922:	01 97       	sbiw	r24, 0x01	; 1
 924:	f1 f7       	brne	.-4      	; 0x922 <LCD_vInit+0x9c>
 926:	00 c0       	rjmp	.+0      	; 0x928 <LCD_vInit+0xa2>
 928:	00 00       	nop
	_delay_ms(1);
	LCD_vSend_cmd(CURSOR_ON_DISPLAY_ON);
 92a:	8e e0       	ldi	r24, 0x0E	; 14
 92c:	0e 94 17 04 	call	0x82e	; 0x82e <LCD_vSend_cmd>
 930:	89 ef       	ldi	r24, 0xF9	; 249
 932:	90 e0       	ldi	r25, 0x00	; 0
 934:	01 97       	sbiw	r24, 0x01	; 1
 936:	f1 f7       	brne	.-4      	; 0x934 <LCD_vInit+0xae>
 938:	00 c0       	rjmp	.+0      	; 0x93a <LCD_vInit+0xb4>
 93a:	00 00       	nop
	_delay_ms(1);
	LCD_vSend_cmd(CLR_SCREEN);
 93c:	81 e0       	ldi	r24, 0x01	; 1
 93e:	0e 94 17 04 	call	0x82e	; 0x82e <LCD_vSend_cmd>
 942:	83 ec       	ldi	r24, 0xC3	; 195
 944:	99 e0       	ldi	r25, 0x09	; 9
 946:	01 97       	sbiw	r24, 0x01	; 1
 948:	f1 f7       	brne	.-4      	; 0x946 <LCD_vInit+0xc0>
 94a:	00 c0       	rjmp	.+0      	; 0x94c <LCD_vInit+0xc6>
 94c:	00 00       	nop
	_delay_ms(10);
	LCD_vSend_cmd(ENTRY_MODE);
 94e:	86 e0       	ldi	r24, 0x06	; 6
 950:	0e 94 17 04 	call	0x82e	; 0x82e <LCD_vSend_cmd>
 954:	89 ef       	ldi	r24, 0xF9	; 249
 956:	90 e0       	ldi	r25, 0x00	; 0
 958:	01 97       	sbiw	r24, 0x01	; 1
 95a:	f1 f7       	brne	.-4      	; 0x958 <LCD_vInit+0xd2>
 95c:	00 c0       	rjmp	.+0      	; 0x95e <LCD_vInit+0xd8>
 95e:	00 00       	nop
	_delay_ms(1);
	#endif
}
 960:	08 95       	ret

00000962 <LCD_vSend_char>:
	_delay_ms(1);
	
}

void LCD_vSend_char(char chr)
{
 962:	cf 93       	push	r28
 964:	c8 2f       	mov	r28, r24
	DIO_vWritePORT(LCD_PORT,chr);
	DIO_vWrite(CTRL_PORT,RS,1);
	peekaboo();
	_delay_ms(1);
	#elif defined FOUR_BITS_MODE
	DIO_vWriteHighNibble(LCD_PORT,(chr>>4));
 966:	68 2f       	mov	r22, r24
 968:	62 95       	swap	r22
 96a:	6f 70       	andi	r22, 0x0F	; 15
 96c:	81 e4       	ldi	r24, 0x41	; 65
 96e:	90 e0       	ldi	r25, 0x00	; 0
 970:	70 e0       	ldi	r23, 0x00	; 0
 972:	0e 94 a1 02 	call	0x542	; 0x542 <DIO_vWriteHighNibble>
	DIO_vWrite(CTRL_PORT,RS,1);
 976:	82 e4       	ldi	r24, 0x42	; 66
 978:	90 e0       	ldi	r25, 0x00	; 0
 97a:	62 e0       	ldi	r22, 0x02	; 2
 97c:	70 e0       	ldi	r23, 0x00	; 0
 97e:	41 e0       	ldi	r20, 0x01	; 1
 980:	50 e0       	ldi	r21, 0x00	; 0
 982:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vWrite>
	peekaboo();
 986:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <peekaboo>
	DIO_vWriteHighNibble(LCD_PORT,chr);
 98a:	81 e4       	ldi	r24, 0x41	; 65
 98c:	90 e0       	ldi	r25, 0x00	; 0
 98e:	6c 2f       	mov	r22, r28
 990:	70 e0       	ldi	r23, 0x00	; 0
 992:	0e 94 a1 02 	call	0x542	; 0x542 <DIO_vWriteHighNibble>
	DIO_vWrite(CTRL_PORT,RS,1);
 996:	82 e4       	ldi	r24, 0x42	; 66
 998:	90 e0       	ldi	r25, 0x00	; 0
 99a:	62 e0       	ldi	r22, 0x02	; 2
 99c:	70 e0       	ldi	r23, 0x00	; 0
 99e:	41 e0       	ldi	r20, 0x01	; 1
 9a0:	50 e0       	ldi	r21, 0x00	; 0
 9a2:	0e 94 da 00 	call	0x1b4	; 0x1b4 <DIO_vWrite>
	peekaboo();
 9a6:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <peekaboo>
	#endif
}
 9aa:	cf 91       	pop	r28
 9ac:	08 95       	ret

000009ae <LCD_vSend_string>:

void LCD_vSend_string(char *data)
{
 9ae:	cf 93       	push	r28
 9b0:	df 93       	push	r29
 9b2:	ec 01       	movw	r28, r24
	while((*data)!='\0')
 9b4:	88 81       	ld	r24, Y
 9b6:	88 23       	and	r24, r24
 9b8:	31 f0       	breq	.+12     	; 0x9c6 <LCD_vSend_string+0x18>
	DIO_vWrite(CTRL_PORT,RS,1);
	peekaboo();
	#endif
}

void LCD_vSend_string(char *data)
 9ba:	21 96       	adiw	r28, 0x01	; 1
{
	while((*data)!='\0')
	{
		LCD_vSend_char(*data);
 9bc:	0e 94 b1 04 	call	0x962	; 0x962 <LCD_vSend_char>
	#endif
}

void LCD_vSend_string(char *data)
{
	while((*data)!='\0')
 9c0:	89 91       	ld	r24, Y+
 9c2:	88 23       	and	r24, r24
 9c4:	d9 f7       	brne	.-10     	; 0x9bc <LCD_vSend_string+0xe>
	{
		LCD_vSend_char(*data);
		data++;
	}
}
 9c6:	df 91       	pop	r29
 9c8:	cf 91       	pop	r28
 9ca:	08 95       	ret

000009cc <LCD_clearscreen>:

void LCD_clearscreen(void)
{
	LCD_vSend_cmd(CLR_SCREEN);
 9cc:	81 e0       	ldi	r24, 0x01	; 1
 9ce:	0e 94 17 04 	call	0x82e	; 0x82e <LCD_vSend_cmd>
 9d2:	83 ec       	ldi	r24, 0xC3	; 195
 9d4:	99 e0       	ldi	r25, 0x09	; 9
 9d6:	01 97       	sbiw	r24, 0x01	; 1
 9d8:	f1 f7       	brne	.-4      	; 0x9d6 <LCD_clearscreen+0xa>
 9da:	00 c0       	rjmp	.+0      	; 0x9dc <LCD_clearscreen+0x10>
 9dc:	00 00       	nop
	_delay_ms(10);
}
 9de:	08 95       	ret

000009e0 <LCD_movecursor>:

void LCD_movecursor(char row, char column)
{
	char pos=0;
	if(row==1)
 9e0:	81 30       	cpi	r24, 0x01	; 1
 9e2:	19 f4       	brne	.+6      	; 0x9ea <LCD_movecursor+0xa>
	{
		pos=(0x80)+column-1;
 9e4:	86 2f       	mov	r24, r22
 9e6:	81 58       	subi	r24, 0x81	; 129
 9e8:	06 c0       	rjmp	.+12     	; 0x9f6 <LCD_movecursor+0x16>
	}
	else if(row==2)
 9ea:	82 30       	cpi	r24, 0x02	; 2
 9ec:	19 f4       	brne	.+6      	; 0x9f4 <LCD_movecursor+0x14>
	{
		pos=(0xC0)+column-1;
 9ee:	86 2f       	mov	r24, r22
 9f0:	81 54       	subi	r24, 0x41	; 65
 9f2:	01 c0       	rjmp	.+2      	; 0x9f6 <LCD_movecursor+0x16>
	}
	else
	{
		pos=0x80;
 9f4:	80 e8       	ldi	r24, 0x80	; 128
	}
	LCD_vSend_cmd(pos);
 9f6:	0e 94 17 04 	call	0x82e	; 0x82e <LCD_vSend_cmd>
 9fa:	89 ef       	ldi	r24, 0xF9	; 249
 9fc:	90 e0       	ldi	r25, 0x00	; 0
 9fe:	01 97       	sbiw	r24, 0x01	; 1
 a00:	f1 f7       	brne	.-4      	; 0x9fe <LCD_movecursor+0x1e>
 a02:	00 c0       	rjmp	.+0      	; 0xa04 <LCD_movecursor+0x24>
 a04:	00 00       	nop
	_delay_ms(1);
}
 a06:	08 95       	ret

00000a08 <DisplayTime>:

    }
}

void DisplayTime(char* time)
{
 a08:	cf 93       	push	r28
 a0a:	df 93       	push	r29
 a0c:	ec 01       	movw	r28, r24
	time = time+2;
	DIO_vWritePORT('C',0x1F);
 a0e:	83 e4       	ldi	r24, 0x43	; 67
 a10:	90 e0       	ldi	r25, 0x00	; 0
 a12:	6f e1       	ldi	r22, 0x1F	; 31
 a14:	70 e0       	ldi	r23, 0x00	; 0
 a16:	0e 94 3b 02 	call	0x476	; 0x476 <DIO_vWritePORT>
	Seven_Segment_vWrite('B',(*time)%10);
 a1a:	8a 81       	ldd	r24, Y+2	; 0x02
 a1c:	6a e0       	ldi	r22, 0x0A	; 10
 a1e:	0e 94 8e 06 	call	0xd1c	; 0xd1c <__udivmodqi4>
 a22:	82 e4       	ldi	r24, 0x42	; 66
 a24:	69 2f       	mov	r22, r25
 a26:	0e 94 50 06 	call	0xca0	; 0xca0 <Seven_Segment_vWrite>
	while(mux_flag==0);
 a2a:	80 91 7e 00 	lds	r24, 0x007E
 a2e:	88 23       	and	r24, r24
 a30:	e1 f3       	breq	.-8      	; 0xa2a <DisplayTime+0x22>
	mux_flag = 0;
 a32:	10 92 7e 00 	sts	0x007E, r1
	
	
	DIO_vWritePORT('C',0x2F);
 a36:	83 e4       	ldi	r24, 0x43	; 67
 a38:	90 e0       	ldi	r25, 0x00	; 0
 a3a:	6f e2       	ldi	r22, 0x2F	; 47
 a3c:	70 e0       	ldi	r23, 0x00	; 0
 a3e:	0e 94 3b 02 	call	0x476	; 0x476 <DIO_vWritePORT>
	Seven_Segment_vWrite('B',(*time)/10);
 a42:	8a 81       	ldd	r24, Y+2	; 0x02
 a44:	6a e0       	ldi	r22, 0x0A	; 10
 a46:	0e 94 8e 06 	call	0xd1c	; 0xd1c <__udivmodqi4>
 a4a:	68 2f       	mov	r22, r24
 a4c:	82 e4       	ldi	r24, 0x42	; 66
 a4e:	0e 94 50 06 	call	0xca0	; 0xca0 <Seven_Segment_vWrite>
	while(mux_flag==0);
 a52:	80 91 7e 00 	lds	r24, 0x007E
 a56:	88 23       	and	r24, r24
 a58:	e1 f3       	breq	.-8      	; 0xa52 <DisplayTime+0x4a>
	mux_flag = 0;
 a5a:	10 92 7e 00 	sts	0x007E, r1
	
	time--;
	
	DIO_vWritePORT('C',0x37);
 a5e:	83 e4       	ldi	r24, 0x43	; 67
 a60:	90 e0       	ldi	r25, 0x00	; 0
 a62:	67 e3       	ldi	r22, 0x37	; 55
 a64:	70 e0       	ldi	r23, 0x00	; 0
 a66:	0e 94 3b 02 	call	0x476	; 0x476 <DIO_vWritePORT>
	Seven_Segment_vWrite('B',(*time)%10);
 a6a:	89 81       	ldd	r24, Y+1	; 0x01
 a6c:	6a e0       	ldi	r22, 0x0A	; 10
 a6e:	0e 94 8e 06 	call	0xd1c	; 0xd1c <__udivmodqi4>
 a72:	82 e4       	ldi	r24, 0x42	; 66
 a74:	69 2f       	mov	r22, r25
 a76:	0e 94 50 06 	call	0xca0	; 0xca0 <Seven_Segment_vWrite>
	while(mux_flag==0);
 a7a:	80 91 7e 00 	lds	r24, 0x007E
 a7e:	88 23       	and	r24, r24
 a80:	e1 f3       	breq	.-8      	; 0xa7a <DisplayTime+0x72>
	mux_flag = 0;
 a82:	10 92 7e 00 	sts	0x007E, r1
	
	DIO_vWritePORT('C',0x3B);
 a86:	83 e4       	ldi	r24, 0x43	; 67
 a88:	90 e0       	ldi	r25, 0x00	; 0
 a8a:	6b e3       	ldi	r22, 0x3B	; 59
 a8c:	70 e0       	ldi	r23, 0x00	; 0
 a8e:	0e 94 3b 02 	call	0x476	; 0x476 <DIO_vWritePORT>
	Seven_Segment_vWrite('B',(*time)/10);
 a92:	89 81       	ldd	r24, Y+1	; 0x01
 a94:	6a e0       	ldi	r22, 0x0A	; 10
 a96:	0e 94 8e 06 	call	0xd1c	; 0xd1c <__udivmodqi4>
 a9a:	68 2f       	mov	r22, r24
 a9c:	82 e4       	ldi	r24, 0x42	; 66
 a9e:	0e 94 50 06 	call	0xca0	; 0xca0 <Seven_Segment_vWrite>
	while(mux_flag==0);
 aa2:	80 91 7e 00 	lds	r24, 0x007E
 aa6:	88 23       	and	r24, r24
 aa8:	e1 f3       	breq	.-8      	; 0xaa2 <DisplayTime+0x9a>
	mux_flag = 0;
 aaa:	10 92 7e 00 	sts	0x007E, r1
	
	time--;
	
	DIO_vWritePORT('C',0x3D);
 aae:	83 e4       	ldi	r24, 0x43	; 67
 ab0:	90 e0       	ldi	r25, 0x00	; 0
 ab2:	6d e3       	ldi	r22, 0x3D	; 61
 ab4:	70 e0       	ldi	r23, 0x00	; 0
 ab6:	0e 94 3b 02 	call	0x476	; 0x476 <DIO_vWritePORT>
	Seven_Segment_vWrite('B',(*time)%10);
 aba:	88 81       	ld	r24, Y
 abc:	6a e0       	ldi	r22, 0x0A	; 10
 abe:	0e 94 8e 06 	call	0xd1c	; 0xd1c <__udivmodqi4>
 ac2:	82 e4       	ldi	r24, 0x42	; 66
 ac4:	69 2f       	mov	r22, r25
 ac6:	0e 94 50 06 	call	0xca0	; 0xca0 <Seven_Segment_vWrite>
	while(mux_flag==0);
 aca:	80 91 7e 00 	lds	r24, 0x007E
 ace:	88 23       	and	r24, r24
 ad0:	e1 f3       	breq	.-8      	; 0xaca <DisplayTime+0xc2>
	mux_flag = 0;
 ad2:	10 92 7e 00 	sts	0x007E, r1
	
	DIO_vWritePORT('C',0x3E);
 ad6:	83 e4       	ldi	r24, 0x43	; 67
 ad8:	90 e0       	ldi	r25, 0x00	; 0
 ada:	6e e3       	ldi	r22, 0x3E	; 62
 adc:	70 e0       	ldi	r23, 0x00	; 0
 ade:	0e 94 3b 02 	call	0x476	; 0x476 <DIO_vWritePORT>
	Seven_Segment_vWrite('B',(*time)/10);
 ae2:	88 81       	ld	r24, Y
 ae4:	6a e0       	ldi	r22, 0x0A	; 10
 ae6:	0e 94 8e 06 	call	0xd1c	; 0xd1c <__udivmodqi4>
 aea:	68 2f       	mov	r22, r24
 aec:	82 e4       	ldi	r24, 0x42	; 66
 aee:	0e 94 50 06 	call	0xca0	; 0xca0 <Seven_Segment_vWrite>
	while(mux_flag==0);
 af2:	80 91 7e 00 	lds	r24, 0x007E
 af6:	88 23       	and	r24, r24
 af8:	e1 f3       	breq	.-8      	; 0xaf2 <DisplayTime+0xea>
	mux_flag = 0;
 afa:	10 92 7e 00 	sts	0x007E, r1
	
	time = time+2;
}
 afe:	df 91       	pop	r29
 b00:	cf 91       	pop	r28
 b02:	08 95       	ret

00000b04 <updateTime>:

void updateTime(unsigned long totalSeconds, char* time)
{
 b04:	8f 92       	push	r8
 b06:	9f 92       	push	r9
 b08:	af 92       	push	r10
 b0a:	bf 92       	push	r11
 b0c:	cf 92       	push	r12
 b0e:	df 92       	push	r13
 b10:	ef 92       	push	r14
 b12:	ff 92       	push	r15
 b14:	0f 93       	push	r16
 b16:	1f 93       	push	r17
 b18:	cf 93       	push	r28
 b1a:	6b 01       	movw	r12, r22
 b1c:	7c 01       	movw	r14, r24
 b1e:	8a 01       	movw	r16, r20
	(*time) = totalSeconds/3600; //hours
 b20:	20 e1       	ldi	r18, 0x10	; 16
 b22:	3e e0       	ldi	r19, 0x0E	; 14
 b24:	40 e0       	ldi	r20, 0x00	; 0
 b26:	50 e0       	ldi	r21, 0x00	; 0
 b28:	0e 94 9a 06 	call	0xd34	; 0xd34 <__udivmodsi4>
 b2c:	c2 2f       	mov	r28, r18
 b2e:	f8 01       	movw	r30, r16
 b30:	20 83       	st	Z, r18
	(*(time+1)) = (totalSeconds -(3600*(*time)))/60; //minutes
 b32:	30 e0       	ldi	r19, 0x00	; 0
 b34:	80 e1       	ldi	r24, 0x10	; 16
 b36:	9e e0       	ldi	r25, 0x0E	; 14
 b38:	28 9f       	mul	r18, r24
 b3a:	a0 01       	movw	r20, r0
 b3c:	29 9f       	mul	r18, r25
 b3e:	50 0d       	add	r21, r0
 b40:	38 9f       	mul	r19, r24
 b42:	50 0d       	add	r21, r0
 b44:	11 24       	eor	r1, r1
 b46:	66 27       	eor	r22, r22
 b48:	57 fd       	sbrc	r21, 7
 b4a:	60 95       	com	r22
 b4c:	76 2f       	mov	r23, r22
 b4e:	46 01       	movw	r8, r12
 b50:	57 01       	movw	r10, r14
 b52:	84 1a       	sub	r8, r20
 b54:	95 0a       	sbc	r9, r21
 b56:	a6 0a       	sbc	r10, r22
 b58:	b7 0a       	sbc	r11, r23
 b5a:	c5 01       	movw	r24, r10
 b5c:	b4 01       	movw	r22, r8
 b5e:	2c e3       	ldi	r18, 0x3C	; 60
 b60:	30 e0       	ldi	r19, 0x00	; 0
 b62:	40 e0       	ldi	r20, 0x00	; 0
 b64:	50 e0       	ldi	r21, 0x00	; 0
 b66:	0e 94 9a 06 	call	0xd34	; 0xd34 <__udivmodsi4>
 b6a:	f8 01       	movw	r30, r16
 b6c:	21 83       	std	Z+1, r18	; 0x01
	(*(time+2)) = (totalSeconds -(3600 * (*time))-((*(time+1))*60)); //seconds
 b6e:	c2 95       	swap	r28
 b70:	c0 7f       	andi	r28, 0xF0	; 240
 b72:	cc 1a       	sub	r12, r28
 b74:	8c e3       	ldi	r24, 0x3C	; 60
 b76:	82 9f       	mul	r24, r18
 b78:	20 2d       	mov	r18, r0
 b7a:	11 24       	eor	r1, r1
 b7c:	c2 1a       	sub	r12, r18
 b7e:	c2 82       	std	Z+2, r12	; 0x02
}
 b80:	cf 91       	pop	r28
 b82:	1f 91       	pop	r17
 b84:	0f 91       	pop	r16
 b86:	ff 90       	pop	r15
 b88:	ef 90       	pop	r14
 b8a:	df 90       	pop	r13
 b8c:	cf 90       	pop	r12
 b8e:	bf 90       	pop	r11
 b90:	af 90       	pop	r10
 b92:	9f 90       	pop	r9
 b94:	8f 90       	pop	r8
 b96:	08 95       	ret

00000b98 <main>:



int main(void)
{
	seven_segment_vInit('D');
 b98:	84 e4       	ldi	r24, 0x44	; 68
 b9a:	0e 94 25 06 	call	0xc4a	; 0xc4a <seven_segment_vInit>
	sei();
 b9e:	78 94       	sei
	timer0_CTC_interrupt_Init();
 ba0:	0e 94 72 06 	call	0xce4	; 0xce4 <timer0_CTC_interrupt_Init>
	timer2_OV_interrupt_init();
 ba4:	0e 94 81 06 	call	0xd02	; 0xd02 <timer2_OV_interrupt_init>
	DIO_vSETPORTDir('C',0x3F);
 ba8:	83 e4       	ldi	r24, 0x43	; 67
 baa:	90 e0       	ldi	r25, 0x00	; 0
 bac:	6f e3       	ldi	r22, 0x3F	; 63
 bae:	70 e0       	ldi	r23, 0x00	; 0
 bb0:	0e 94 1c 02 	call	0x438	; 0x438 <DIO_vSETPORTDir>
	DIO_vSETPORTDir('B',0xFF);
 bb4:	82 e4       	ldi	r24, 0x42	; 66
 bb6:	90 e0       	ldi	r25, 0x00	; 0
 bb8:	6f ef       	ldi	r22, 0xFF	; 255
 bba:	70 e0       	ldi	r23, 0x00	; 0
 bbc:	0e 94 1c 02 	call	0x438	; 0x438 <DIO_vSETPORTDir>
		{
			totalSeconds++;
			counter=0;
		}
		*/
		updateTime(totalSeconds, time);
 bc0:	60 91 7a 00 	lds	r22, 0x007A
 bc4:	70 91 7b 00 	lds	r23, 0x007B
 bc8:	80 91 7c 00 	lds	r24, 0x007C
 bcc:	90 91 7d 00 	lds	r25, 0x007D
 bd0:	40 e0       	ldi	r20, 0x00	; 0
 bd2:	53 e0       	ldi	r21, 0x03	; 3
 bd4:	0e 94 82 05 	call	0xb04	; 0xb04 <updateTime>
		DisplayTime(time);
 bd8:	80 e0       	ldi	r24, 0x00	; 0
 bda:	93 e0       	ldi	r25, 0x03	; 3
 bdc:	0e 94 04 05 	call	0xa08	; 0xa08 <DisplayTime>
 be0:	ef cf       	rjmp	.-34     	; 0xbc0 <main+0x28>

00000be2 <__vector_10>:
	(*(time+1)) = (totalSeconds -(3600*(*time)))/60; //minutes
	(*(time+2)) = (totalSeconds -(3600 * (*time))-((*(time+1))*60)); //seconds
}

ISR(TIMER0_COMP_vect)
{
 be2:	1f 92       	push	r1
 be4:	0f 92       	push	r0
 be6:	0f b6       	in	r0, 0x3f	; 63
 be8:	0f 92       	push	r0
 bea:	11 24       	eor	r1, r1
 bec:	8f 93       	push	r24
	mux_flag = 1; 
 bee:	81 e0       	ldi	r24, 0x01	; 1
 bf0:	80 93 7e 00 	sts	0x007E, r24
	
}
 bf4:	8f 91       	pop	r24
 bf6:	0f 90       	pop	r0
 bf8:	0f be       	out	0x3f, r0	; 63
 bfa:	0f 90       	pop	r0
 bfc:	1f 90       	pop	r1
 bfe:	18 95       	reti

00000c00 <__vector_5>:

ISR(TIMER2_OVF_vect)
{
 c00:	1f 92       	push	r1
 c02:	0f 92       	push	r0
 c04:	0f b6       	in	r0, 0x3f	; 63
 c06:	0f 92       	push	r0
 c08:	11 24       	eor	r1, r1
 c0a:	8f 93       	push	r24
 c0c:	9f 93       	push	r25
 c0e:	af 93       	push	r26
 c10:	bf 93       	push	r27
	totalSeconds++;
 c12:	80 91 7a 00 	lds	r24, 0x007A
 c16:	90 91 7b 00 	lds	r25, 0x007B
 c1a:	a0 91 7c 00 	lds	r26, 0x007C
 c1e:	b0 91 7d 00 	lds	r27, 0x007D
 c22:	01 96       	adiw	r24, 0x01	; 1
 c24:	a1 1d       	adc	r26, r1
 c26:	b1 1d       	adc	r27, r1
 c28:	80 93 7a 00 	sts	0x007A, r24
 c2c:	90 93 7b 00 	sts	0x007B, r25
 c30:	a0 93 7c 00 	sts	0x007C, r26
 c34:	b0 93 7d 00 	sts	0x007D, r27
}
 c38:	bf 91       	pop	r27
 c3a:	af 91       	pop	r26
 c3c:	9f 91       	pop	r25
 c3e:	8f 91       	pop	r24
 c40:	0f 90       	pop	r0
 c42:	0f be       	out	0x3f, r0	; 63
 c44:	0f 90       	pop	r0
 c46:	1f 90       	pop	r1
 c48:	18 95       	reti

00000c4a <seven_segment_vInit>:
#include <avr/io.h>


void seven_segment_vInit(unsigned char portname)
{
	switch(portname)
 c4a:	84 34       	cpi	r24, 0x44	; 68
 c4c:	21 f1       	breq	.+72     	; 0xc96 <seven_segment_vInit+0x4c>
 c4e:	85 34       	cpi	r24, 0x45	; 69
 c50:	38 f4       	brcc	.+14     	; 0xc60 <seven_segment_vInit+0x16>
 c52:	82 34       	cpi	r24, 0x42	; 66
 c54:	b1 f0       	breq	.+44     	; 0xc82 <seven_segment_vInit+0x38>
 c56:	83 34       	cpi	r24, 0x43	; 67
 c58:	c8 f4       	brcc	.+50     	; 0xc8c <seven_segment_vInit+0x42>
 c5a:	81 34       	cpi	r24, 0x41	; 65
 c5c:	01 f5       	brne	.+64     	; 0xc9e <seven_segment_vInit+0x54>
 c5e:	0c c0       	rjmp	.+24     	; 0xc78 <seven_segment_vInit+0x2e>
 c60:	82 36       	cpi	r24, 0x62	; 98
 c62:	79 f0       	breq	.+30     	; 0xc82 <seven_segment_vInit+0x38>
 c64:	83 36       	cpi	r24, 0x63	; 99
 c66:	18 f4       	brcc	.+6      	; 0xc6e <seven_segment_vInit+0x24>
 c68:	81 36       	cpi	r24, 0x61	; 97
 c6a:	c9 f4       	brne	.+50     	; 0xc9e <seven_segment_vInit+0x54>
 c6c:	05 c0       	rjmp	.+10     	; 0xc78 <seven_segment_vInit+0x2e>
 c6e:	83 36       	cpi	r24, 0x63	; 99
 c70:	69 f0       	breq	.+26     	; 0xc8c <seven_segment_vInit+0x42>
 c72:	84 36       	cpi	r24, 0x64	; 100
 c74:	a1 f4       	brne	.+40     	; 0xc9e <seven_segment_vInit+0x54>
 c76:	0f c0       	rjmp	.+30     	; 0xc96 <seven_segment_vInit+0x4c>
	{
		case 'A':
		case 'a':
		{
			DIO_vSETPORTDir('A',0xFF);
 c78:	81 e4       	ldi	r24, 0x41	; 65
 c7a:	6f ef       	ldi	r22, 0xFF	; 255
 c7c:	0e 94 1c 02 	call	0x438	; 0x438 <DIO_vSETPORTDir>
		}
		break;
 c80:	08 95       	ret
		
		case 'B':
		case 'b':
		{
			DIO_vSETPORTDir('B',0xFF);
 c82:	82 e4       	ldi	r24, 0x42	; 66
 c84:	6f ef       	ldi	r22, 0xFF	; 255
 c86:	0e 94 1c 02 	call	0x438	; 0x438 <DIO_vSETPORTDir>
		}
		break;
 c8a:	08 95       	ret
		
		case 'C':
		case 'c':
		{
			DIO_vSETPORTDir('C',0xFF);
 c8c:	83 e4       	ldi	r24, 0x43	; 67
 c8e:	6f ef       	ldi	r22, 0xFF	; 255
 c90:	0e 94 1c 02 	call	0x438	; 0x438 <DIO_vSETPORTDir>
		}
		break;
 c94:	08 95       	ret
		
		case 'D':
		case 'd':
		{
			DIO_vSETPORTDir('D',0xFF);
 c96:	84 e4       	ldi	r24, 0x44	; 68
 c98:	6f ef       	ldi	r22, 0xFF	; 255
 c9a:	0e 94 1c 02 	call	0x438	; 0x438 <DIO_vSETPORTDir>
 c9e:	08 95       	ret

00000ca0 <Seven_Segment_vWrite>:
		break;						
	}
}

void Seven_Segment_vWrite(unsigned char portname, unsigned char number)
{
 ca0:	cf 93       	push	r28
 ca2:	df 93       	push	r29
 ca4:	cd b7       	in	r28, 0x3d	; 61
 ca6:	de b7       	in	r29, 0x3e	; 62
 ca8:	2a 97       	sbiw	r28, 0x0a	; 10
 caa:	0f b6       	in	r0, 0x3f	; 63
 cac:	f8 94       	cli
 cae:	de bf       	out	0x3e, r29	; 62
 cb0:	0f be       	out	0x3f, r0	; 63
 cb2:	cd bf       	out	0x3d, r28	; 61
	unsigned char arr[10] = {0x3F, 0x06, 0x5b, 0x4f, 0x66, 0x6d, 0x7d, 0x07, 0x7f, 0x6f};
 cb4:	de 01       	movw	r26, r28
 cb6:	11 96       	adiw	r26, 0x01	; 1
 cb8:	e0 e7       	ldi	r30, 0x70	; 112
 cba:	f0 e0       	ldi	r31, 0x00	; 0
 cbc:	9a e0       	ldi	r25, 0x0A	; 10
 cbe:	01 90       	ld	r0, Z+
 cc0:	0d 92       	st	X+, r0
 cc2:	91 50       	subi	r25, 0x01	; 1
 cc4:	e1 f7       	brne	.-8      	; 0xcbe <Seven_Segment_vWrite+0x1e>
	DIO_vWritePORT(portname, arr[number]);
 cc6:	fe 01       	movw	r30, r28
 cc8:	e6 0f       	add	r30, r22
 cca:	f1 1d       	adc	r31, r1
 ccc:	61 81       	ldd	r22, Z+1	; 0x01
 cce:	0e 94 3b 02 	call	0x476	; 0x476 <DIO_vWritePORT>
 cd2:	2a 96       	adiw	r28, 0x0a	; 10
 cd4:	0f b6       	in	r0, 0x3f	; 63
 cd6:	f8 94       	cli
 cd8:	de bf       	out	0x3e, r29	; 62
 cda:	0f be       	out	0x3f, r0	; 63
 cdc:	cd bf       	out	0x3d, r28	; 61
 cde:	df 91       	pop	r29
 ce0:	cf 91       	pop	r28
 ce2:	08 95       	ret

00000ce4 <timer0_CTC_interrupt_Init>:
#include <avr/io.h>


void timer0_CTC_interrupt_Init()
{
	SET_BIT(TCCR0,WGM01);
 ce4:	83 b7       	in	r24, 0x33	; 51
 ce6:	88 60       	ori	r24, 0x08	; 8
 ce8:	83 bf       	out	0x33, r24	; 51
	OCR0 = 40;
 cea:	88 e2       	ldi	r24, 0x28	; 40
 cec:	8c bf       	out	0x3c, r24	; 60
	SET_BIT(TCCR0,CS02);
 cee:	83 b7       	in	r24, 0x33	; 51
 cf0:	84 60       	ori	r24, 0x04	; 4
 cf2:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0,CS00);
 cf4:	83 b7       	in	r24, 0x33	; 51
 cf6:	81 60       	ori	r24, 0x01	; 1
 cf8:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TIMSK,OCIE0);
 cfa:	89 b7       	in	r24, 0x39	; 57
 cfc:	82 60       	ori	r24, 0x02	; 2
 cfe:	89 bf       	out	0x39, r24	; 57
}
 d00:	08 95       	ret

00000d02 <timer2_OV_interrupt_init>:

void timer2_OV_interrupt_init()
{
	//overflow mode
	
	SET_BIT(ASSR,AS2);
 d02:	82 b5       	in	r24, 0x22	; 34
 d04:	88 60       	ori	r24, 0x08	; 8
 d06:	82 bd       	out	0x22, r24	; 34
	
	SET_BIT(TCCR2,CS20);
 d08:	85 b5       	in	r24, 0x25	; 37
 d0a:	81 60       	ori	r24, 0x01	; 1
 d0c:	85 bd       	out	0x25, r24	; 37
	SET_BIT(TCCR2,CS22);
 d0e:	85 b5       	in	r24, 0x25	; 37
 d10:	84 60       	ori	r24, 0x04	; 4
 d12:	85 bd       	out	0x25, r24	; 37
	//external clock enable and prescaler is 128, now we need to connect 32768Hz Crystal
	SET_BIT(TIMSK,TOIE2);
 d14:	89 b7       	in	r24, 0x39	; 57
 d16:	80 64       	ori	r24, 0x40	; 64
 d18:	89 bf       	out	0x39, r24	; 57
 d1a:	08 95       	ret

00000d1c <__udivmodqi4>:
 d1c:	99 1b       	sub	r25, r25
 d1e:	79 e0       	ldi	r23, 0x09	; 9
 d20:	04 c0       	rjmp	.+8      	; 0xd2a <__udivmodqi4_ep>

00000d22 <__udivmodqi4_loop>:
 d22:	99 1f       	adc	r25, r25
 d24:	96 17       	cp	r25, r22
 d26:	08 f0       	brcs	.+2      	; 0xd2a <__udivmodqi4_ep>
 d28:	96 1b       	sub	r25, r22

00000d2a <__udivmodqi4_ep>:
 d2a:	88 1f       	adc	r24, r24
 d2c:	7a 95       	dec	r23
 d2e:	c9 f7       	brne	.-14     	; 0xd22 <__udivmodqi4_loop>
 d30:	80 95       	com	r24
 d32:	08 95       	ret

00000d34 <__udivmodsi4>:
 d34:	a1 e2       	ldi	r26, 0x21	; 33
 d36:	1a 2e       	mov	r1, r26
 d38:	aa 1b       	sub	r26, r26
 d3a:	bb 1b       	sub	r27, r27
 d3c:	fd 01       	movw	r30, r26
 d3e:	0d c0       	rjmp	.+26     	; 0xd5a <__udivmodsi4_ep>

00000d40 <__udivmodsi4_loop>:
 d40:	aa 1f       	adc	r26, r26
 d42:	bb 1f       	adc	r27, r27
 d44:	ee 1f       	adc	r30, r30
 d46:	ff 1f       	adc	r31, r31
 d48:	a2 17       	cp	r26, r18
 d4a:	b3 07       	cpc	r27, r19
 d4c:	e4 07       	cpc	r30, r20
 d4e:	f5 07       	cpc	r31, r21
 d50:	20 f0       	brcs	.+8      	; 0xd5a <__udivmodsi4_ep>
 d52:	a2 1b       	sub	r26, r18
 d54:	b3 0b       	sbc	r27, r19
 d56:	e4 0b       	sbc	r30, r20
 d58:	f5 0b       	sbc	r31, r21

00000d5a <__udivmodsi4_ep>:
 d5a:	66 1f       	adc	r22, r22
 d5c:	77 1f       	adc	r23, r23
 d5e:	88 1f       	adc	r24, r24
 d60:	99 1f       	adc	r25, r25
 d62:	1a 94       	dec	r1
 d64:	69 f7       	brne	.-38     	; 0xd40 <__udivmodsi4_loop>
 d66:	60 95       	com	r22
 d68:	70 95       	com	r23
 d6a:	80 95       	com	r24
 d6c:	90 95       	com	r25
 d6e:	9b 01       	movw	r18, r22
 d70:	ac 01       	movw	r20, r24
 d72:	bd 01       	movw	r22, r26
 d74:	cf 01       	movw	r24, r30
 d76:	08 95       	ret

00000d78 <_exit>:
 d78:	f8 94       	cli

00000d7a <__stop_program>:
 d7a:	ff cf       	rjmp	.-2      	; 0xd7a <__stop_program>
