

================================================================
== Vitis HLS Report for 'train_step_Pipeline_VITIS_LOOP_64_1'
================================================================
* Date:           Tue May 20 21:00:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     3074|     3074|  30.740 us|  30.740 us|  2112|  2112|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |     3072|     3072|      1089|         64|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 1089


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1089
* Pipeline : 1
  Pipeline-0 : II = 64, D = 1089, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 546 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 560 
560 --> 561 
561 --> 562 
562 --> 563 
563 --> 564 
564 --> 565 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 
569 --> 570 
570 --> 571 
571 --> 572 
572 --> 573 
573 --> 574 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 579 
579 --> 580 
580 --> 581 
581 --> 582 
582 --> 583 
583 --> 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 591 
591 --> 592 
592 --> 593 
593 --> 594 
594 --> 595 
595 --> 596 
596 --> 597 
597 --> 598 
598 --> 599 
599 --> 600 
600 --> 601 
601 --> 602 
602 --> 603 
603 --> 604 
604 --> 605 
605 --> 606 
606 --> 607 
607 --> 608 
608 --> 609 
609 --> 610 
610 --> 611 
611 --> 612 
612 --> 613 
613 --> 614 
614 --> 615 
615 --> 616 
616 --> 617 
617 --> 618 
618 --> 619 
619 --> 620 
620 --> 621 
621 --> 622 
622 --> 623 
623 --> 624 
624 --> 625 
625 --> 626 
626 --> 627 
627 --> 628 
628 --> 629 
629 --> 630 
630 --> 631 
631 --> 632 
632 --> 633 
633 --> 634 
634 --> 635 
635 --> 636 
636 --> 637 
637 --> 638 
638 --> 639 
639 --> 640 
640 --> 641 
641 --> 642 
642 --> 643 
643 --> 644 
644 --> 645 
645 --> 646 
646 --> 647 
647 --> 648 
648 --> 649 
649 --> 650 
650 --> 651 
651 --> 652 
652 --> 653 
653 --> 654 
654 --> 655 
655 --> 656 
656 --> 657 
657 --> 658 
658 --> 659 
659 --> 660 
660 --> 661 
661 --> 662 
662 --> 663 
663 --> 664 
664 --> 665 
665 --> 666 
666 --> 667 
667 --> 668 
668 --> 669 
669 --> 670 
670 --> 671 
671 --> 672 
672 --> 673 
673 --> 674 
674 --> 675 
675 --> 676 
676 --> 677 
677 --> 678 
678 --> 679 
679 --> 680 
680 --> 681 
681 --> 682 
682 --> 683 
683 --> 684 
684 --> 685 
685 --> 686 
686 --> 687 
687 --> 688 
688 --> 689 
689 --> 690 
690 --> 691 
691 --> 692 
692 --> 693 
693 --> 694 
694 --> 695 
695 --> 696 
696 --> 697 
697 --> 698 
698 --> 699 
699 --> 700 
700 --> 701 
701 --> 702 
702 --> 703 
703 --> 704 
704 --> 705 
705 --> 706 
706 --> 707 
707 --> 708 
708 --> 709 
709 --> 710 
710 --> 711 
711 --> 712 
712 --> 713 
713 --> 714 
714 --> 715 
715 --> 716 
716 --> 717 
717 --> 718 
718 --> 719 
719 --> 720 
720 --> 721 
721 --> 722 
722 --> 723 
723 --> 724 
724 --> 725 
725 --> 726 
726 --> 727 
727 --> 728 
728 --> 729 
729 --> 730 
730 --> 731 
731 --> 732 
732 --> 733 
733 --> 734 
734 --> 735 
735 --> 736 
736 --> 737 
737 --> 738 
738 --> 739 
739 --> 740 
740 --> 741 
741 --> 742 
742 --> 743 
743 --> 744 
744 --> 745 
745 --> 746 
746 --> 747 
747 --> 748 
748 --> 749 
749 --> 750 
750 --> 751 
751 --> 752 
752 --> 753 
753 --> 754 
754 --> 755 
755 --> 756 
756 --> 757 
757 --> 758 
758 --> 759 
759 --> 760 
760 --> 761 
761 --> 762 
762 --> 763 
763 --> 764 
764 --> 765 
765 --> 766 
766 --> 767 
767 --> 768 
768 --> 769 
769 --> 770 
770 --> 771 
771 --> 772 
772 --> 773 
773 --> 774 
774 --> 775 
775 --> 776 
776 --> 777 
777 --> 778 
778 --> 779 
779 --> 780 
780 --> 781 
781 --> 782 
782 --> 783 
783 --> 784 
784 --> 785 
785 --> 786 
786 --> 787 
787 --> 788 
788 --> 789 
789 --> 790 
790 --> 791 
791 --> 792 
792 --> 793 
793 --> 794 
794 --> 795 
795 --> 796 
796 --> 797 
797 --> 798 
798 --> 799 
799 --> 800 
800 --> 801 
801 --> 802 
802 --> 803 
803 --> 804 
804 --> 805 
805 --> 806 
806 --> 807 
807 --> 808 
808 --> 809 
809 --> 810 
810 --> 811 
811 --> 812 
812 --> 813 
813 --> 814 
814 --> 815 
815 --> 816 
816 --> 817 
817 --> 818 
818 --> 819 
819 --> 820 
820 --> 821 
821 --> 822 
822 --> 823 
823 --> 824 
824 --> 825 
825 --> 826 
826 --> 827 
827 --> 828 
828 --> 829 
829 --> 830 
830 --> 831 
831 --> 832 
832 --> 833 
833 --> 834 
834 --> 835 
835 --> 836 
836 --> 837 
837 --> 838 
838 --> 839 
839 --> 840 
840 --> 841 
841 --> 842 
842 --> 843 
843 --> 844 
844 --> 845 
845 --> 846 
846 --> 847 
847 --> 848 
848 --> 849 
849 --> 850 
850 --> 851 
851 --> 852 
852 --> 853 
853 --> 854 
854 --> 855 
855 --> 856 
856 --> 857 
857 --> 858 
858 --> 859 
859 --> 860 
860 --> 861 
861 --> 862 
862 --> 863 
863 --> 864 
864 --> 865 
865 --> 866 
866 --> 867 
867 --> 868 
868 --> 869 
869 --> 870 
870 --> 871 
871 --> 872 
872 --> 873 
873 --> 874 
874 --> 875 
875 --> 876 
876 --> 877 
877 --> 878 
878 --> 879 
879 --> 880 
880 --> 881 
881 --> 882 
882 --> 883 
883 --> 884 
884 --> 885 
885 --> 886 
886 --> 887 
887 --> 888 
888 --> 889 
889 --> 890 
890 --> 891 
891 --> 892 
892 --> 893 
893 --> 894 
894 --> 895 
895 --> 896 
896 --> 897 
897 --> 898 
898 --> 899 
899 --> 900 
900 --> 901 
901 --> 902 
902 --> 903 
903 --> 904 
904 --> 905 
905 --> 906 
906 --> 907 
907 --> 908 
908 --> 909 
909 --> 910 
910 --> 911 
911 --> 912 
912 --> 913 
913 --> 914 
914 --> 915 
915 --> 916 
916 --> 917 
917 --> 918 
918 --> 919 
919 --> 920 
920 --> 921 
921 --> 922 
922 --> 923 
923 --> 924 
924 --> 925 
925 --> 926 
926 --> 927 
927 --> 928 
928 --> 929 
929 --> 930 
930 --> 931 
931 --> 932 
932 --> 933 
933 --> 934 
934 --> 935 
935 --> 936 
936 --> 937 
937 --> 938 
938 --> 939 
939 --> 940 
940 --> 941 
941 --> 942 
942 --> 943 
943 --> 944 
944 --> 945 
945 --> 946 
946 --> 947 
947 --> 948 
948 --> 949 
949 --> 950 
950 --> 951 
951 --> 952 
952 --> 953 
953 --> 954 
954 --> 955 
955 --> 956 
956 --> 957 
957 --> 958 
958 --> 959 
959 --> 960 
960 --> 961 
961 --> 962 
962 --> 963 
963 --> 964 
964 --> 965 
965 --> 966 
966 --> 967 
967 --> 968 
968 --> 969 
969 --> 970 
970 --> 971 
971 --> 972 
972 --> 973 
973 --> 974 
974 --> 975 
975 --> 976 
976 --> 977 
977 --> 978 
978 --> 979 
979 --> 980 
980 --> 981 
981 --> 982 
982 --> 983 
983 --> 984 
984 --> 985 
985 --> 986 
986 --> 987 
987 --> 988 
988 --> 989 
989 --> 990 
990 --> 991 
991 --> 992 
992 --> 993 
993 --> 994 
994 --> 995 
995 --> 996 
996 --> 997 
997 --> 998 
998 --> 999 
999 --> 1000 
1000 --> 1001 
1001 --> 1002 
1002 --> 1003 
1003 --> 1004 
1004 --> 1005 
1005 --> 1006 
1006 --> 1007 
1007 --> 1008 
1008 --> 1009 
1009 --> 1010 
1010 --> 1011 
1011 --> 1012 
1012 --> 1013 
1013 --> 1014 
1014 --> 1015 
1015 --> 1016 
1016 --> 1017 
1017 --> 1018 
1018 --> 1019 
1019 --> 1020 
1020 --> 1021 
1021 --> 1022 
1022 --> 1023 
1023 --> 1024 
1024 --> 1025 
1025 --> 1026 
1026 --> 1027 
1027 --> 1028 
1028 --> 1029 
1029 --> 1030 
1030 --> 1031 
1031 --> 1032 
1032 --> 1033 
1033 --> 1034 
1034 --> 1035 
1035 --> 1036 
1036 --> 1037 
1037 --> 1038 
1038 --> 1039 
1039 --> 1040 
1040 --> 1041 
1041 --> 1042 
1042 --> 1043 
1043 --> 1044 
1044 --> 1045 
1045 --> 1046 
1046 --> 1047 
1047 --> 1048 
1048 --> 1049 
1049 --> 1050 
1050 --> 1051 
1051 --> 1052 
1052 --> 1053 
1053 --> 1054 
1054 --> 1055 
1055 --> 1056 
1056 --> 1057 
1057 --> 1058 
1058 --> 1059 
1059 --> 1060 
1060 --> 1061 
1061 --> 1062 
1062 --> 1063 
1063 --> 1064 
1064 --> 1065 
1065 --> 1066 
1066 --> 1067 
1067 --> 1068 
1068 --> 1069 
1069 --> 1070 
1070 --> 1071 
1071 --> 1072 
1072 --> 1073 
1073 --> 1074 
1074 --> 1075 
1075 --> 1076 
1076 --> 1077 
1077 --> 1078 
1078 --> 1079 
1079 --> 1080 
1080 --> 1081 
1081 --> 1082 
1082 --> 1083 
1083 --> 1084 
1084 --> 1085 
1085 --> 1086 
1086 --> 1087 
1087 --> 1088 
1088 --> 1089 
1089 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.17>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../src/forward_fw.cpp:64->../src/forward_fw.cpp:136]   --->   Operation 1092 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln28_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln28"   --->   Operation 1093 'read' 'sext_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%input_load_62_cast246_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_62_cast246"   --->   Operation 1094 'read' 'input_load_62_cast246_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%input_load_61_cast245_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_61_cast245"   --->   Operation 1095 'read' 'input_load_61_cast245_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%input_load_60_cast244_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_60_cast244"   --->   Operation 1096 'read' 'input_load_60_cast244_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%input_load_59_cast243_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_59_cast243"   --->   Operation 1097 'read' 'input_load_59_cast243_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%input_load_58_cast242_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_58_cast242"   --->   Operation 1098 'read' 'input_load_58_cast242_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%input_load_57_cast241_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_57_cast241"   --->   Operation 1099 'read' 'input_load_57_cast241_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%input_load_56_cast240_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_56_cast240"   --->   Operation 1100 'read' 'input_load_56_cast240_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%input_load_55_cast239_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_55_cast239"   --->   Operation 1101 'read' 'input_load_55_cast239_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%input_load_54_cast238_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_54_cast238"   --->   Operation 1102 'read' 'input_load_54_cast238_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%input_load_53_cast237_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_53_cast237"   --->   Operation 1103 'read' 'input_load_53_cast237_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%input_load_52_cast236_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_52_cast236"   --->   Operation 1104 'read' 'input_load_52_cast236_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%input_load_51_cast235_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_51_cast235"   --->   Operation 1105 'read' 'input_load_51_cast235_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns)   --->   "%input_load_50_cast234_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_50_cast234"   --->   Operation 1106 'read' 'input_load_50_cast234_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%input_load_49_cast233_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_49_cast233"   --->   Operation 1107 'read' 'input_load_49_cast233_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%input_load_48_cast232_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_48_cast232"   --->   Operation 1108 'read' 'input_load_48_cast232_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (0.00ns)   --->   "%input_load_47_cast231_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_47_cast231"   --->   Operation 1109 'read' 'input_load_47_cast231_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%input_load_46_cast230_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_46_cast230"   --->   Operation 1110 'read' 'input_load_46_cast230_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%input_load_45_cast229_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_45_cast229"   --->   Operation 1111 'read' 'input_load_45_cast229_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (0.00ns)   --->   "%input_load_44_cast228_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_44_cast228"   --->   Operation 1112 'read' 'input_load_44_cast228_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1113 [1/1] (0.00ns)   --->   "%input_load_43_cast227_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_43_cast227"   --->   Operation 1113 'read' 'input_load_43_cast227_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%input_load_42_cast226_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_42_cast226"   --->   Operation 1114 'read' 'input_load_42_cast226_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%input_load_41_cast225_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_41_cast225"   --->   Operation 1115 'read' 'input_load_41_cast225_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%input_load_40_cast224_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_40_cast224"   --->   Operation 1116 'read' 'input_load_40_cast224_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%input_load_39_cast223_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_39_cast223"   --->   Operation 1117 'read' 'input_load_39_cast223_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%input_load_38_cast222_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_38_cast222"   --->   Operation 1118 'read' 'input_load_38_cast222_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%input_load_37_cast221_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_37_cast221"   --->   Operation 1119 'read' 'input_load_37_cast221_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (0.00ns)   --->   "%input_load_36_cast220_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_36_cast220"   --->   Operation 1120 'read' 'input_load_36_cast220_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%input_load_35_cast219_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_35_cast219"   --->   Operation 1121 'read' 'input_load_35_cast219_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.00ns)   --->   "%input_load_34_cast218_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_34_cast218"   --->   Operation 1122 'read' 'input_load_34_cast218_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%input_load_33_cast217_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_33_cast217"   --->   Operation 1123 'read' 'input_load_33_cast217_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns)   --->   "%input_load_32_cast216_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_32_cast216"   --->   Operation 1124 'read' 'input_load_32_cast216_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%input_load_31_cast215_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_31_cast215"   --->   Operation 1125 'read' 'input_load_31_cast215_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%input_load_30_cast214_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_30_cast214"   --->   Operation 1126 'read' 'input_load_30_cast214_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%input_load_29_cast213_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_29_cast213"   --->   Operation 1127 'read' 'input_load_29_cast213_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.00ns)   --->   "%input_load_28_cast212_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_28_cast212"   --->   Operation 1128 'read' 'input_load_28_cast212_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%input_load_27_cast211_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_27_cast211"   --->   Operation 1129 'read' 'input_load_27_cast211_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%input_load_26_cast210_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_26_cast210"   --->   Operation 1130 'read' 'input_load_26_cast210_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%input_load_25_cast209_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_25_cast209"   --->   Operation 1131 'read' 'input_load_25_cast209_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%input_load_24_cast208_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_24_cast208"   --->   Operation 1132 'read' 'input_load_24_cast208_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%input_load_23_cast207_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_23_cast207"   --->   Operation 1133 'read' 'input_load_23_cast207_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%input_load_22_cast206_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_22_cast206"   --->   Operation 1134 'read' 'input_load_22_cast206_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%input_load_21_cast205_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_21_cast205"   --->   Operation 1135 'read' 'input_load_21_cast205_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%input_load_20_cast204_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_20_cast204"   --->   Operation 1136 'read' 'input_load_20_cast204_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%input_load_19_cast203_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_19_cast203"   --->   Operation 1137 'read' 'input_load_19_cast203_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (0.00ns)   --->   "%input_load_18_cast202_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_18_cast202"   --->   Operation 1138 'read' 'input_load_18_cast202_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%input_load_17_cast201_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_17_cast201"   --->   Operation 1139 'read' 'input_load_17_cast201_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%input_load_16_cast200_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_16_cast200"   --->   Operation 1140 'read' 'input_load_16_cast200_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.00ns)   --->   "%input_load_15_cast199_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_15_cast199"   --->   Operation 1141 'read' 'input_load_15_cast199_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%input_load_14_cast198_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_14_cast198"   --->   Operation 1142 'read' 'input_load_14_cast198_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%input_load_13_cast197_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_13_cast197"   --->   Operation 1143 'read' 'input_load_13_cast197_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%input_load_12_cast196_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_12_cast196"   --->   Operation 1144 'read' 'input_load_12_cast196_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%input_load_11_cast195_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_11_cast195"   --->   Operation 1145 'read' 'input_load_11_cast195_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (0.00ns)   --->   "%input_load_10_cast194_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_10_cast194"   --->   Operation 1146 'read' 'input_load_10_cast194_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%input_load_9_cast193_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_9_cast193"   --->   Operation 1147 'read' 'input_load_9_cast193_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%input_load_8_cast192_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_8_cast192"   --->   Operation 1148 'read' 'input_load_8_cast192_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%input_load_7_cast191_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_7_cast191"   --->   Operation 1149 'read' 'input_load_7_cast191_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%input_load_6_cast190_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_6_cast190"   --->   Operation 1150 'read' 'input_load_6_cast190_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%input_load_5_cast189_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_5_cast189"   --->   Operation 1151 'read' 'input_load_5_cast189_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%input_load_4_cast188_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_4_cast188"   --->   Operation 1152 'read' 'input_load_4_cast188_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%input_load_3_cast187_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_3_cast187"   --->   Operation 1153 'read' 'input_load_3_cast187_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%input_load_2_cast186_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_2_cast186"   --->   Operation 1154 'read' 'input_load_2_cast186_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%input_load_1_cast185_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_1_cast185"   --->   Operation 1155 'read' 'input_load_1_cast185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%input_load_cast184_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_load_cast184"   --->   Operation 1156 'read' 'input_load_cast184_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%W1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W1"   --->   Operation 1157 'read' 'W1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln28_cast = sext i2 %sext_ln28_read"   --->   Operation 1158 'sext' 'sext_ln28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.00ns)   --->   "%input_load_62_cast246_cast = sext i2 %input_load_62_cast246_read"   --->   Operation 1159 'sext' 'input_load_62_cast246_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%input_load_61_cast245_cast = sext i2 %input_load_61_cast245_read"   --->   Operation 1160 'sext' 'input_load_61_cast245_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%input_load_60_cast244_cast = sext i2 %input_load_60_cast244_read"   --->   Operation 1161 'sext' 'input_load_60_cast244_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%input_load_59_cast243_cast = sext i2 %input_load_59_cast243_read"   --->   Operation 1162 'sext' 'input_load_59_cast243_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%input_load_58_cast242_cast = sext i2 %input_load_58_cast242_read"   --->   Operation 1163 'sext' 'input_load_58_cast242_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%input_load_57_cast241_cast = sext i2 %input_load_57_cast241_read"   --->   Operation 1164 'sext' 'input_load_57_cast241_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%input_load_56_cast240_cast = sext i2 %input_load_56_cast240_read"   --->   Operation 1165 'sext' 'input_load_56_cast240_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%input_load_55_cast239_cast = sext i2 %input_load_55_cast239_read"   --->   Operation 1166 'sext' 'input_load_55_cast239_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "%input_load_54_cast238_cast = sext i2 %input_load_54_cast238_read"   --->   Operation 1167 'sext' 'input_load_54_cast238_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%input_load_53_cast237_cast = sext i2 %input_load_53_cast237_read"   --->   Operation 1168 'sext' 'input_load_53_cast237_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "%input_load_52_cast236_cast = sext i2 %input_load_52_cast236_read"   --->   Operation 1169 'sext' 'input_load_52_cast236_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (0.00ns)   --->   "%input_load_51_cast235_cast = sext i2 %input_load_51_cast235_read"   --->   Operation 1170 'sext' 'input_load_51_cast235_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (0.00ns)   --->   "%input_load_50_cast234_cast = sext i2 %input_load_50_cast234_read"   --->   Operation 1171 'sext' 'input_load_50_cast234_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1172 [1/1] (0.00ns)   --->   "%input_load_49_cast233_cast = sext i2 %input_load_49_cast233_read"   --->   Operation 1172 'sext' 'input_load_49_cast233_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (0.00ns)   --->   "%input_load_48_cast232_cast = sext i2 %input_load_48_cast232_read"   --->   Operation 1173 'sext' 'input_load_48_cast232_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%input_load_47_cast231_cast = sext i2 %input_load_47_cast231_read"   --->   Operation 1174 'sext' 'input_load_47_cast231_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%input_load_46_cast230_cast = sext i2 %input_load_46_cast230_read"   --->   Operation 1175 'sext' 'input_load_46_cast230_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%input_load_45_cast229_cast = sext i2 %input_load_45_cast229_read"   --->   Operation 1176 'sext' 'input_load_45_cast229_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (0.00ns)   --->   "%input_load_44_cast228_cast = sext i2 %input_load_44_cast228_read"   --->   Operation 1177 'sext' 'input_load_44_cast228_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%input_load_43_cast227_cast = sext i2 %input_load_43_cast227_read"   --->   Operation 1178 'sext' 'input_load_43_cast227_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (0.00ns)   --->   "%input_load_42_cast226_cast = sext i2 %input_load_42_cast226_read"   --->   Operation 1179 'sext' 'input_load_42_cast226_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%input_load_41_cast225_cast = sext i2 %input_load_41_cast225_read"   --->   Operation 1180 'sext' 'input_load_41_cast225_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%input_load_40_cast224_cast = sext i2 %input_load_40_cast224_read"   --->   Operation 1181 'sext' 'input_load_40_cast224_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (0.00ns)   --->   "%input_load_39_cast223_cast = sext i2 %input_load_39_cast223_read"   --->   Operation 1182 'sext' 'input_load_39_cast223_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1183 [1/1] (0.00ns)   --->   "%input_load_38_cast222_cast = sext i2 %input_load_38_cast222_read"   --->   Operation 1183 'sext' 'input_load_38_cast222_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (0.00ns)   --->   "%input_load_37_cast221_cast = sext i2 %input_load_37_cast221_read"   --->   Operation 1184 'sext' 'input_load_37_cast221_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (0.00ns)   --->   "%input_load_36_cast220_cast = sext i2 %input_load_36_cast220_read"   --->   Operation 1185 'sext' 'input_load_36_cast220_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%input_load_35_cast219_cast = sext i2 %input_load_35_cast219_read"   --->   Operation 1186 'sext' 'input_load_35_cast219_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%input_load_34_cast218_cast = sext i2 %input_load_34_cast218_read"   --->   Operation 1187 'sext' 'input_load_34_cast218_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (0.00ns)   --->   "%input_load_33_cast217_cast = sext i2 %input_load_33_cast217_read"   --->   Operation 1188 'sext' 'input_load_33_cast217_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%input_load_32_cast216_cast = sext i2 %input_load_32_cast216_read"   --->   Operation 1189 'sext' 'input_load_32_cast216_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%input_load_31_cast215_cast = sext i2 %input_load_31_cast215_read"   --->   Operation 1190 'sext' 'input_load_31_cast215_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%input_load_30_cast214_cast = sext i2 %input_load_30_cast214_read"   --->   Operation 1191 'sext' 'input_load_30_cast214_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%input_load_29_cast213_cast = sext i2 %input_load_29_cast213_read"   --->   Operation 1192 'sext' 'input_load_29_cast213_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%input_load_28_cast212_cast = sext i2 %input_load_28_cast212_read"   --->   Operation 1193 'sext' 'input_load_28_cast212_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (0.00ns)   --->   "%input_load_27_cast211_cast = sext i2 %input_load_27_cast211_read"   --->   Operation 1194 'sext' 'input_load_27_cast211_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%input_load_26_cast210_cast = sext i2 %input_load_26_cast210_read"   --->   Operation 1195 'sext' 'input_load_26_cast210_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (0.00ns)   --->   "%input_load_25_cast209_cast = sext i2 %input_load_25_cast209_read"   --->   Operation 1196 'sext' 'input_load_25_cast209_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%input_load_24_cast208_cast = sext i2 %input_load_24_cast208_read"   --->   Operation 1197 'sext' 'input_load_24_cast208_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%input_load_23_cast207_cast = sext i2 %input_load_23_cast207_read"   --->   Operation 1198 'sext' 'input_load_23_cast207_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%input_load_22_cast206_cast = sext i2 %input_load_22_cast206_read"   --->   Operation 1199 'sext' 'input_load_22_cast206_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%input_load_21_cast205_cast = sext i2 %input_load_21_cast205_read"   --->   Operation 1200 'sext' 'input_load_21_cast205_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (0.00ns)   --->   "%input_load_20_cast204_cast = sext i2 %input_load_20_cast204_read"   --->   Operation 1201 'sext' 'input_load_20_cast204_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%input_load_19_cast203_cast = sext i2 %input_load_19_cast203_read"   --->   Operation 1202 'sext' 'input_load_19_cast203_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%input_load_18_cast202_cast = sext i2 %input_load_18_cast202_read"   --->   Operation 1203 'sext' 'input_load_18_cast202_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (0.00ns)   --->   "%input_load_17_cast201_cast = sext i2 %input_load_17_cast201_read"   --->   Operation 1204 'sext' 'input_load_17_cast201_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%input_load_16_cast200_cast = sext i2 %input_load_16_cast200_read"   --->   Operation 1205 'sext' 'input_load_16_cast200_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.00ns)   --->   "%input_load_15_cast199_cast = sext i2 %input_load_15_cast199_read"   --->   Operation 1206 'sext' 'input_load_15_cast199_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1207 [1/1] (0.00ns)   --->   "%input_load_14_cast198_cast = sext i2 %input_load_14_cast198_read"   --->   Operation 1207 'sext' 'input_load_14_cast198_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%input_load_13_cast197_cast = sext i2 %input_load_13_cast197_read"   --->   Operation 1208 'sext' 'input_load_13_cast197_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%input_load_12_cast196_cast = sext i2 %input_load_12_cast196_read"   --->   Operation 1209 'sext' 'input_load_12_cast196_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%input_load_11_cast195_cast = sext i2 %input_load_11_cast195_read"   --->   Operation 1210 'sext' 'input_load_11_cast195_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%input_load_10_cast194_cast = sext i2 %input_load_10_cast194_read"   --->   Operation 1211 'sext' 'input_load_10_cast194_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%input_load_9_cast193_cast = sext i2 %input_load_9_cast193_read"   --->   Operation 1212 'sext' 'input_load_9_cast193_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%input_load_8_cast192_cast = sext i2 %input_load_8_cast192_read"   --->   Operation 1213 'sext' 'input_load_8_cast192_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.00ns)   --->   "%input_load_7_cast191_cast = sext i2 %input_load_7_cast191_read"   --->   Operation 1214 'sext' 'input_load_7_cast191_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%input_load_6_cast190_cast = sext i2 %input_load_6_cast190_read"   --->   Operation 1215 'sext' 'input_load_6_cast190_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.00ns)   --->   "%input_load_5_cast189_cast = sext i2 %input_load_5_cast189_read"   --->   Operation 1216 'sext' 'input_load_5_cast189_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%input_load_4_cast188_cast = sext i2 %input_load_4_cast188_read"   --->   Operation 1217 'sext' 'input_load_4_cast188_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%input_load_3_cast187_cast = sext i2 %input_load_3_cast187_read"   --->   Operation 1218 'sext' 'input_load_3_cast187_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (0.00ns)   --->   "%input_load_2_cast186_cast = sext i2 %input_load_2_cast186_read"   --->   Operation 1219 'sext' 'input_load_2_cast186_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%input_load_1_cast185_cast = sext i2 %input_load_1_cast185_read"   --->   Operation 1220 'sext' 'input_load_1_cast185_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%input_load_cast184_cast = sext i2 %input_load_cast184_read"   --->   Operation 1221 'sext' 'input_load_cast184_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2048, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 1222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (1.61ns)   --->   "%store_ln64 = store i6 0, i6 %j" [../src/forward_fw.cpp:64->../src/forward_fw.cpp:136]   --->   Operation 1223 'store' 'store_ln64' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i168"   --->   Operation 1224 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1225 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %WEIGHTS"   --->   Operation 1226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (1.94ns)   --->   "%icmp_ln64 = icmp_eq  i6 %j_1, i6 32" [../src/forward_fw.cpp:64->../src/forward_fw.cpp:136]   --->   Operation 1227 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1228 [1/1] (1.94ns)   --->   "%add_ln64 = add i6 %j_1, i6 1" [../src/forward_fw.cpp:64->../src/forward_fw.cpp:136]   --->   Operation 1228 'add' 'add_ln64' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1229 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.body.i168.split, void %for.body.i181.preheader.exitStub" [../src/forward_fw.cpp:64->../src/forward_fw.cpp:136]   --->   Operation 1229 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i6 %j_1" [../src/forward_fw.cpp:64->../src/forward_fw.cpp:136]   --->   Operation 1230 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%out_pos_addr = getelementptr i2 %out_pos, i64 0, i64 %zext_ln64" [../src/forward_fw.cpp:65->../src/forward_fw.cpp:136]   --->   Operation 1231 'getelementptr' 'out_pos_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 1232 [2/2] (2.15ns)   --->   "%out_pos_load = load i4 %out_pos_addr" [../src/forward_fw.cpp:65->../src/forward_fw.cpp:136]   --->   Operation 1232 'load' 'out_pos_load' <Predicate = (!icmp_ln64)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 10> <RAM>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%out_neg_addr = getelementptr i2 %out_neg, i64 0, i64 %zext_ln64" [../src/forward_fw.cpp:65->../src/forward_fw.cpp:136]   --->   Operation 1233 'getelementptr' 'out_neg_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 1234 [2/2] (2.15ns)   --->   "%out_neg_load = load i4 %out_neg_addr" [../src/forward_fw.cpp:65->../src/forward_fw.cpp:136]   --->   Operation 1234 'load' 'out_neg_load' <Predicate = (!icmp_ln64)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 10> <RAM>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i6 %j_1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1235 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln67, i6 0" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1236 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i11 %shl_ln" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1237 'zext' 'zext_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (3.56ns)   --->   "%add_ln67 = add i64 %zext_ln67, i64 %W1_read" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1238 'add' 'add_ln67' <Predicate = (!icmp_ln64)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1239 [1/1] (1.61ns)   --->   "%store_ln64 = store i6 %add_ln64, i6 %j" [../src/forward_fw.cpp:64->../src/forward_fw.cpp:136]   --->   Operation 1239 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 1240 [1/2] ( I:2.15ns O:2.15ns )   --->   "%out_pos_load = load i4 %out_pos_addr" [../src/forward_fw.cpp:65->../src/forward_fw.cpp:136]   --->   Operation 1240 'load' 'out_pos_load' <Predicate = (!icmp_ln64)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 10> <RAM>
ST_2 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i2 %out_pos_load" [../src/forward_fw.cpp:65->../src/forward_fw.cpp:136]   --->   Operation 1241 'sext' 'sext_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 1242 [1/2] ( I:2.15ns O:2.15ns )   --->   "%out_neg_load = load i4 %out_neg_addr" [../src/forward_fw.cpp:65->../src/forward_fw.cpp:136]   --->   Operation 1242 'load' 'out_neg_load' <Predicate = (!icmp_ln64)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 10> <RAM>
ST_2 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln65_1 = sext i2 %out_neg_load" [../src/forward_fw.cpp:65->../src/forward_fw.cpp:136]   --->   Operation 1243 'sext' 'sext_ln65_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (1.58ns)   --->   "%delta = sub i3 %sext_ln65, i3 %sext_ln65_1" [../src/forward_fw.cpp:65->../src/forward_fw.cpp:136]   --->   Operation 1244 'sub' 'delta' <Predicate = (!icmp_ln64)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1245 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_2 = getelementptr i8 %WEIGHTS, i64 %add_ln67" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1245 'getelementptr' 'WEIGHTS_addr_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 1246 [8/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1246 'readreq' 'WEIGHTS_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 1247 [7/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1247 'readreq' 'WEIGHTS_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 1248 [6/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1248 'readreq' 'WEIGHTS_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 1249 [5/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1249 'readreq' 'WEIGHTS_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 1250 [4/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1250 'readreq' 'WEIGHTS_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 1251 [3/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1251 'readreq' 'WEIGHTS_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 1252 [2/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1252 'readreq' 'WEIGHTS_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 1253 [1/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1253 'readreq' 'WEIGHTS_load_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i3 %delta" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1254 'sext' 'sext_ln68_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 1255 [3/3] (1.45ns) (grouped into DSP with root node w_new)   --->   "%mul_ln68 = mul i5 %sext_ln68_1, i5 %input_load_cast184_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1255 'mul' 'mul_ln68' <Predicate = (!icmp_ln64)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 1256 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_2_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_2" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1256 'read' 'WEIGHTS_addr_2_read' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 1257 [2/3] (1.45ns) (grouped into DSP with root node w_new)   --->   "%mul_ln68 = mul i5 %sext_ln68_1, i5 %input_load_cast184_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1257 'mul' 'mul_ln68' <Predicate = (!icmp_ln64)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i8 %WEIGHTS_addr_2_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1258 'sext' 'sext_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 1259 [1/3] (0.00ns) (grouped into DSP with root node w_new)   --->   "%mul_ln68 = mul i5 %sext_ln68_1, i5 %input_load_cast184_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1259 'mul' 'mul_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1260 [1/1] (0.00ns) (grouped into DSP with root node w_new)   --->   "%sext_ln68_2 = sext i5 %mul_ln68" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1260 'sext' 'sext_ln68_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_11 : Operation 1261 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new = add i9 %sext_ln68_2, i9 %sext_ln68" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1261 'add' 'w_new' <Predicate = (!icmp_ln64)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 1262 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new = add i9 %sext_ln68_2, i9 %sext_ln68" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1262 'add' 'w_new' <Predicate = (!icmp_ln64)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1263 'bitselect' 'tmp' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 1264 [1/1] (0.99ns)   --->   "%select_ln70 = select i1 %tmp, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1264 'select' 'select_ln70' <Predicate = (!icmp_ln64)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1265 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1265 'writereq' 'WEIGHTS_addr_2_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 1266 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_2, i8 %select_ln70, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1266 'write' 'write_ln70' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 1267 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_2" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1267 'writeresp' 'WEIGHTS_addr_2_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 1268 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_2" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1268 'writeresp' 'WEIGHTS_addr_2_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 1269 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_2" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1269 'writeresp' 'WEIGHTS_addr_2_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 1270 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_2" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1270 'writeresp' 'WEIGHTS_addr_2_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 1271 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_2" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1271 'writeresp' 'WEIGHTS_addr_2_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 1272 [1/1] (3.56ns)   --->   "%add_ln67_1 = add i64 %add_ln67, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1272 'add' 'add_ln67_1' <Predicate = (!icmp_ln64)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1273 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_3 = getelementptr i8 %WEIGHTS, i64 %add_ln67_1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1273 'getelementptr' 'WEIGHTS_addr_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 1274 [8/8] (7.30ns)   --->   "%WEIGHTS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1274 'readreq' 'WEIGHTS_load_1_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 1275 [7/8] (7.30ns)   --->   "%WEIGHTS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1275 'readreq' 'WEIGHTS_load_1_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 1276 [6/8] (7.30ns)   --->   "%WEIGHTS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1276 'readreq' 'WEIGHTS_load_1_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 1277 [5/8] (7.30ns)   --->   "%WEIGHTS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1277 'readreq' 'WEIGHTS_load_1_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 1278 [4/8] (7.30ns)   --->   "%WEIGHTS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1278 'readreq' 'WEIGHTS_load_1_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 1279 [3/8] (7.30ns)   --->   "%WEIGHTS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1279 'readreq' 'WEIGHTS_load_1_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 1280 [2/8] (7.30ns)   --->   "%WEIGHTS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1280 'readreq' 'WEIGHTS_load_1_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 1281 [1/8] (7.30ns)   --->   "%WEIGHTS_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1281 'readreq' 'WEIGHTS_load_1_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 1282 [3/3] (1.45ns) (grouped into DSP with root node w_new_64)   --->   "%mul_ln68_1 = mul i5 %sext_ln68_1, i5 %input_load_1_cast185_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1282 'mul' 'mul_ln68_1' <Predicate = (!icmp_ln64)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 1283 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_3_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_3" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1283 'read' 'WEIGHTS_addr_3_read' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 1284 [2/3] (1.45ns) (grouped into DSP with root node w_new_64)   --->   "%mul_ln68_1 = mul i5 %sext_ln68_1, i5 %input_load_1_cast185_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1284 'mul' 'mul_ln68_1' <Predicate = (!icmp_ln64)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 2.10>
ST_28 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln68_3 = sext i8 %WEIGHTS_addr_3_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1285 'sext' 'sext_ln68_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_28 : Operation 1286 [1/3] (0.00ns) (grouped into DSP with root node w_new_64)   --->   "%mul_ln68_1 = mul i5 %sext_ln68_1, i5 %input_load_1_cast185_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1286 'mul' 'mul_ln68_1' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1287 [1/1] (0.00ns) (grouped into DSP with root node w_new_64)   --->   "%sext_ln68_4 = sext i5 %mul_ln68_1" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1287 'sext' 'sext_ln68_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_28 : Operation 1288 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_64 = add i9 %sext_ln68_4, i9 %sext_ln68_3" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1288 'add' 'w_new_64' <Predicate = (!icmp_ln64)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 1289 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_64 = add i9 %sext_ln68_4, i9 %sext_ln68_3" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1289 'add' 'w_new_64' <Predicate = (!icmp_ln64)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_64, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1290 'bitselect' 'tmp_32' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_29 : Operation 1291 [1/1] (0.99ns)   --->   "%select_ln70_1 = select i1 %tmp_32, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1291 'select' 'select_ln70_1' <Predicate = (!icmp_ln64)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1292 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1292 'writereq' 'WEIGHTS_addr_3_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 1293 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_3, i8 %select_ln70_1, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1293 'write' 'write_ln70' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 1294 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_3" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1294 'writeresp' 'WEIGHTS_addr_3_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 1295 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_3" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1295 'writeresp' 'WEIGHTS_addr_3_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 1296 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_3" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1296 'writeresp' 'WEIGHTS_addr_3_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 1297 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_3" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1297 'writeresp' 'WEIGHTS_addr_3_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 1298 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_3" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1298 'writeresp' 'WEIGHTS_addr_3_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1299 [1/1] (3.56ns)   --->   "%add_ln67_2 = add i64 %add_ln67, i64 2" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1299 'add' 'add_ln67_2' <Predicate = (!icmp_ln64)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1300 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_4 = getelementptr i8 %WEIGHTS, i64 %add_ln67_2" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1300 'getelementptr' 'WEIGHTS_addr_4' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 1301 [8/8] (7.30ns)   --->   "%WEIGHTS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1301 'readreq' 'WEIGHTS_load_2_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 1302 [7/8] (7.30ns)   --->   "%WEIGHTS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1302 'readreq' 'WEIGHTS_load_2_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 1303 [6/8] (7.30ns)   --->   "%WEIGHTS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1303 'readreq' 'WEIGHTS_load_2_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 1304 [5/8] (7.30ns)   --->   "%WEIGHTS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1304 'readreq' 'WEIGHTS_load_2_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 1305 [4/8] (7.30ns)   --->   "%WEIGHTS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1305 'readreq' 'WEIGHTS_load_2_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 1306 [3/8] (7.30ns)   --->   "%WEIGHTS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1306 'readreq' 'WEIGHTS_load_2_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 1307 [2/8] (7.30ns)   --->   "%WEIGHTS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1307 'readreq' 'WEIGHTS_load_2_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 1308 [1/8] (7.30ns)   --->   "%WEIGHTS_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1308 'readreq' 'WEIGHTS_load_2_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1309 [3/3] (1.45ns) (grouped into DSP with root node w_new_65)   --->   "%mul_ln68_2 = mul i5 %sext_ln68_1, i5 %input_load_2_cast186_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1309 'mul' 'mul_ln68_2' <Predicate = (!icmp_ln64)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 1310 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_4_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_4" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1310 'read' 'WEIGHTS_addr_4_read' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1311 [2/3] (1.45ns) (grouped into DSP with root node w_new_65)   --->   "%mul_ln68_2 = mul i5 %sext_ln68_1, i5 %input_load_2_cast186_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1311 'mul' 'mul_ln68_2' <Predicate = (!icmp_ln64)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 2.10>
ST_45 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln68_5 = sext i8 %WEIGHTS_addr_4_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1312 'sext' 'sext_ln68_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_45 : Operation 1313 [1/3] (0.00ns) (grouped into DSP with root node w_new_65)   --->   "%mul_ln68_2 = mul i5 %sext_ln68_1, i5 %input_load_2_cast186_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1313 'mul' 'mul_ln68_2' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1314 [1/1] (0.00ns) (grouped into DSP with root node w_new_65)   --->   "%sext_ln68_6 = sext i5 %mul_ln68_2" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1314 'sext' 'sext_ln68_6' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_45 : Operation 1315 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_65 = add i9 %sext_ln68_6, i9 %sext_ln68_5" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1315 'add' 'w_new_65' <Predicate = (!icmp_ln64)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 1316 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_65 = add i9 %sext_ln68_6, i9 %sext_ln68_5" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1316 'add' 'w_new_65' <Predicate = (!icmp_ln64)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1317 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_65, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1317 'bitselect' 'tmp_33' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_46 : Operation 1318 [1/1] (0.99ns)   --->   "%select_ln70_2 = select i1 %tmp_33, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1318 'select' 'select_ln70_2' <Predicate = (!icmp_ln64)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1319 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1319 'writereq' 'WEIGHTS_addr_4_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 1320 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_4, i8 %select_ln70_2, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1320 'write' 'write_ln70' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 1321 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_4" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1321 'writeresp' 'WEIGHTS_addr_4_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 1322 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_4" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1322 'writeresp' 'WEIGHTS_addr_4_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 1323 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_4" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1323 'writeresp' 'WEIGHTS_addr_4_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 1324 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_4" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1324 'writeresp' 'WEIGHTS_addr_4_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 1325 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_4" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1325 'writeresp' 'WEIGHTS_addr_4_resp' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 1326 [1/1] (3.56ns)   --->   "%add_ln67_3 = add i64 %add_ln67, i64 3" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1326 'add' 'add_ln67_3' <Predicate = (!icmp_ln64)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1327 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_5 = getelementptr i8 %WEIGHTS, i64 %add_ln67_3" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1327 'getelementptr' 'WEIGHTS_addr_5' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 1328 [8/8] (7.30ns)   --->   "%WEIGHTS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1328 'readreq' 'WEIGHTS_load_3_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 1329 [7/8] (7.30ns)   --->   "%WEIGHTS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1329 'readreq' 'WEIGHTS_load_3_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 1330 [6/8] (7.30ns)   --->   "%WEIGHTS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1330 'readreq' 'WEIGHTS_load_3_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 1331 [5/8] (7.30ns)   --->   "%WEIGHTS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1331 'readreq' 'WEIGHTS_load_3_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 1332 [4/8] (7.30ns)   --->   "%WEIGHTS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1332 'readreq' 'WEIGHTS_load_3_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 1333 [3/8] (7.30ns)   --->   "%WEIGHTS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1333 'readreq' 'WEIGHTS_load_3_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 1334 [2/8] (7.30ns)   --->   "%WEIGHTS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1334 'readreq' 'WEIGHTS_load_3_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 1335 [1/8] (7.30ns)   --->   "%WEIGHTS_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1335 'readreq' 'WEIGHTS_load_3_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 1336 [3/3] (1.45ns) (grouped into DSP with root node w_new_66)   --->   "%mul_ln68_3 = mul i5 %sext_ln68_1, i5 %input_load_3_cast187_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1336 'mul' 'mul_ln68_3' <Predicate = (!icmp_ln64)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 1337 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_5_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_5" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1337 'read' 'WEIGHTS_addr_5_read' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 1338 [2/3] (1.45ns) (grouped into DSP with root node w_new_66)   --->   "%mul_ln68_3 = mul i5 %sext_ln68_1, i5 %input_load_3_cast187_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1338 'mul' 'mul_ln68_3' <Predicate = (!icmp_ln64)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 2.10>
ST_62 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln68_7 = sext i8 %WEIGHTS_addr_5_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1339 'sext' 'sext_ln68_7' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_62 : Operation 1340 [1/3] (0.00ns) (grouped into DSP with root node w_new_66)   --->   "%mul_ln68_3 = mul i5 %sext_ln68_1, i5 %input_load_3_cast187_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1340 'mul' 'mul_ln68_3' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1341 [1/1] (0.00ns) (grouped into DSP with root node w_new_66)   --->   "%sext_ln68_8 = sext i5 %mul_ln68_3" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1341 'sext' 'sext_ln68_8' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_62 : Operation 1342 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_66 = add i9 %sext_ln68_8, i9 %sext_ln68_7" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1342 'add' 'w_new_66' <Predicate = (!icmp_ln64)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 1343 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_66 = add i9 %sext_ln68_8, i9 %sext_ln68_7" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1343 'add' 'w_new_66' <Predicate = (!icmp_ln64)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_66, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1344 'bitselect' 'tmp_34' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_63 : Operation 1345 [1/1] (0.99ns)   --->   "%select_ln70_3 = select i1 %tmp_34, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1345 'select' 'select_ln70_3' <Predicate = (!icmp_ln64)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 1346 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1346 'writereq' 'WEIGHTS_addr_5_req' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 1347 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_5, i8 %select_ln70_3, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1347 'write' 'write_ln70' <Predicate = (!icmp_ln64)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 1348 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_5" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1348 'writeresp' 'WEIGHTS_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 1349 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_5" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1349 'writeresp' 'WEIGHTS_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 1350 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_5" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1350 'writeresp' 'WEIGHTS_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 1351 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_5" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1351 'writeresp' 'WEIGHTS_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 1352 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_5" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1352 'writeresp' 'WEIGHTS_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1353 [1/1] (3.56ns)   --->   "%add_ln67_4 = add i64 %add_ln67, i64 4" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1353 'add' 'add_ln67_4' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1354 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_6 = getelementptr i8 %WEIGHTS, i64 %add_ln67_4" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1354 'getelementptr' 'WEIGHTS_addr_6' <Predicate = true> <Delay = 0.00>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 1355 [8/8] (7.30ns)   --->   "%WEIGHTS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1355 'readreq' 'WEIGHTS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 1356 [7/8] (7.30ns)   --->   "%WEIGHTS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1356 'readreq' 'WEIGHTS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 1357 [6/8] (7.30ns)   --->   "%WEIGHTS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1357 'readreq' 'WEIGHTS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 1358 [5/8] (7.30ns)   --->   "%WEIGHTS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1358 'readreq' 'WEIGHTS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 1359 [4/8] (7.30ns)   --->   "%WEIGHTS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1359 'readreq' 'WEIGHTS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 1360 [3/8] (7.30ns)   --->   "%WEIGHTS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1360 'readreq' 'WEIGHTS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 1361 [2/8] (7.30ns)   --->   "%WEIGHTS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1361 'readreq' 'WEIGHTS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 1362 [1/8] (7.30ns)   --->   "%WEIGHTS_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1362 'readreq' 'WEIGHTS_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1363 [3/3] (1.45ns) (grouped into DSP with root node w_new_67)   --->   "%mul_ln68_4 = mul i5 %sext_ln68_1, i5 %input_load_4_cast188_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1363 'mul' 'mul_ln68_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 1364 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_6_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_6" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1364 'read' 'WEIGHTS_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1365 [2/3] (1.45ns) (grouped into DSP with root node w_new_67)   --->   "%mul_ln68_4 = mul i5 %sext_ln68_1, i5 %input_load_4_cast188_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1365 'mul' 'mul_ln68_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 78> <Delay = 2.10>
ST_79 : Operation 1366 [1/1] (0.00ns)   --->   "%sext_ln68_9 = sext i8 %WEIGHTS_addr_6_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1366 'sext' 'sext_ln68_9' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1367 [1/3] (0.00ns) (grouped into DSP with root node w_new_67)   --->   "%mul_ln68_4 = mul i5 %sext_ln68_1, i5 %input_load_4_cast188_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1367 'mul' 'mul_ln68_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1368 [1/1] (0.00ns) (grouped into DSP with root node w_new_67)   --->   "%sext_ln68_10 = sext i5 %mul_ln68_4" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1368 'sext' 'sext_ln68_10' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1369 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_67 = add i9 %sext_ln68_10, i9 %sext_ln68_9" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1369 'add' 'w_new_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 1370 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_67 = add i9 %sext_ln68_10, i9 %sext_ln68_9" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1370 'add' 'w_new_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1371 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_67, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1371 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1372 [1/1] (0.99ns)   --->   "%select_ln70_4 = select i1 %tmp_35, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1372 'select' 'select_ln70_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 1373 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_6_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1373 'writereq' 'WEIGHTS_addr_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 1374 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_6, i8 %select_ln70_4, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1374 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 1375 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_6" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1375 'writeresp' 'WEIGHTS_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 1376 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_6" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1376 'writeresp' 'WEIGHTS_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 1377 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_6" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1377 'writeresp' 'WEIGHTS_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 1378 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_6" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1378 'writeresp' 'WEIGHTS_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 1379 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_6" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1379 'writeresp' 'WEIGHTS_addr_6_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 1380 [1/1] (3.56ns)   --->   "%add_ln67_5 = add i64 %add_ln67, i64 5" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1380 'add' 'add_ln67_5' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1381 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_7 = getelementptr i8 %WEIGHTS, i64 %add_ln67_5" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1381 'getelementptr' 'WEIGHTS_addr_7' <Predicate = true> <Delay = 0.00>

State 87 <SV = 86> <Delay = 7.30>
ST_87 : Operation 1382 [8/8] (7.30ns)   --->   "%WEIGHTS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1382 'readreq' 'WEIGHTS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 1383 [7/8] (7.30ns)   --->   "%WEIGHTS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1383 'readreq' 'WEIGHTS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 7.30>
ST_89 : Operation 1384 [6/8] (7.30ns)   --->   "%WEIGHTS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1384 'readreq' 'WEIGHTS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 7.30>
ST_90 : Operation 1385 [5/8] (7.30ns)   --->   "%WEIGHTS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1385 'readreq' 'WEIGHTS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 7.30>
ST_91 : Operation 1386 [4/8] (7.30ns)   --->   "%WEIGHTS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1386 'readreq' 'WEIGHTS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.30>
ST_92 : Operation 1387 [3/8] (7.30ns)   --->   "%WEIGHTS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1387 'readreq' 'WEIGHTS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.30>
ST_93 : Operation 1388 [2/8] (7.30ns)   --->   "%WEIGHTS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1388 'readreq' 'WEIGHTS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 7.30>
ST_94 : Operation 1389 [1/8] (7.30ns)   --->   "%WEIGHTS_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1389 'readreq' 'WEIGHTS_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 1390 [3/3] (1.45ns) (grouped into DSP with root node w_new_68)   --->   "%mul_ln68_5 = mul i5 %sext_ln68_1, i5 %input_load_5_cast189_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1390 'mul' 'mul_ln68_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 95 <SV = 94> <Delay = 7.30>
ST_95 : Operation 1391 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_7_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_7" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1391 'read' 'WEIGHTS_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 1392 [2/3] (1.45ns) (grouped into DSP with root node w_new_68)   --->   "%mul_ln68_5 = mul i5 %sext_ln68_1, i5 %input_load_5_cast189_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1392 'mul' 'mul_ln68_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 96 <SV = 95> <Delay = 2.10>
ST_96 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln68_11 = sext i8 %WEIGHTS_addr_7_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1393 'sext' 'sext_ln68_11' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1394 [1/3] (0.00ns) (grouped into DSP with root node w_new_68)   --->   "%mul_ln68_5 = mul i5 %sext_ln68_1, i5 %input_load_5_cast189_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1394 'mul' 'mul_ln68_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 1395 [1/1] (0.00ns) (grouped into DSP with root node w_new_68)   --->   "%sext_ln68_12 = sext i5 %mul_ln68_5" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1395 'sext' 'sext_ln68_12' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1396 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_68 = add i9 %sext_ln68_12, i9 %sext_ln68_11" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1396 'add' 'w_new_68' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 97 <SV = 96> <Delay = 7.30>
ST_97 : Operation 1397 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_68 = add i9 %sext_ln68_12, i9 %sext_ln68_11" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1397 'add' 'w_new_68' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1398 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_68, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1398 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1399 [1/1] (0.99ns)   --->   "%select_ln70_5 = select i1 %tmp_36, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1399 'select' 'select_ln70_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1400 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1400 'writereq' 'WEIGHTS_addr_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 7.30>
ST_98 : Operation 1401 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_7, i8 %select_ln70_5, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1401 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 7.30>
ST_99 : Operation 1402 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_7" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1402 'writeresp' 'WEIGHTS_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 7.30>
ST_100 : Operation 1403 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_7" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1403 'writeresp' 'WEIGHTS_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 7.30>
ST_101 : Operation 1404 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_7" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1404 'writeresp' 'WEIGHTS_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 7.30>
ST_102 : Operation 1405 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_7" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1405 'writeresp' 'WEIGHTS_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 7.30>
ST_103 : Operation 1406 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_7" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1406 'writeresp' 'WEIGHTS_addr_7_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 1407 [1/1] (3.56ns)   --->   "%add_ln67_6 = add i64 %add_ln67, i64 6" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1407 'add' 'add_ln67_6' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1408 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_8 = getelementptr i8 %WEIGHTS, i64 %add_ln67_6" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1408 'getelementptr' 'WEIGHTS_addr_8' <Predicate = true> <Delay = 0.00>

State 104 <SV = 103> <Delay = 7.30>
ST_104 : Operation 1409 [8/8] (7.30ns)   --->   "%WEIGHTS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1409 'readreq' 'WEIGHTS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 7.30>
ST_105 : Operation 1410 [7/8] (7.30ns)   --->   "%WEIGHTS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1410 'readreq' 'WEIGHTS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 7.30>
ST_106 : Operation 1411 [6/8] (7.30ns)   --->   "%WEIGHTS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1411 'readreq' 'WEIGHTS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 7.30>
ST_107 : Operation 1412 [5/8] (7.30ns)   --->   "%WEIGHTS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1412 'readreq' 'WEIGHTS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 7.30>
ST_108 : Operation 1413 [4/8] (7.30ns)   --->   "%WEIGHTS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1413 'readreq' 'WEIGHTS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 7.30>
ST_109 : Operation 1414 [3/8] (7.30ns)   --->   "%WEIGHTS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1414 'readreq' 'WEIGHTS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 7.30>
ST_110 : Operation 1415 [2/8] (7.30ns)   --->   "%WEIGHTS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1415 'readreq' 'WEIGHTS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 7.30>
ST_111 : Operation 1416 [1/8] (7.30ns)   --->   "%WEIGHTS_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1416 'readreq' 'WEIGHTS_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 1417 [3/3] (1.45ns) (grouped into DSP with root node w_new_69)   --->   "%mul_ln68_6 = mul i5 %sext_ln68_1, i5 %input_load_6_cast190_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1417 'mul' 'mul_ln68_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 112 <SV = 111> <Delay = 7.30>
ST_112 : Operation 1418 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_8_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_8" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1418 'read' 'WEIGHTS_addr_8_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 1419 [2/3] (1.45ns) (grouped into DSP with root node w_new_69)   --->   "%mul_ln68_6 = mul i5 %sext_ln68_1, i5 %input_load_6_cast190_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1419 'mul' 'mul_ln68_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 113 <SV = 112> <Delay = 2.10>
ST_113 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln68_13 = sext i8 %WEIGHTS_addr_8_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1420 'sext' 'sext_ln68_13' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1421 [1/3] (0.00ns) (grouped into DSP with root node w_new_69)   --->   "%mul_ln68_6 = mul i5 %sext_ln68_1, i5 %input_load_6_cast190_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1421 'mul' 'mul_ln68_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 1422 [1/1] (0.00ns) (grouped into DSP with root node w_new_69)   --->   "%sext_ln68_14 = sext i5 %mul_ln68_6" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1422 'sext' 'sext_ln68_14' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1423 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_69 = add i9 %sext_ln68_14, i9 %sext_ln68_13" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1423 'add' 'w_new_69' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 114 <SV = 113> <Delay = 7.30>
ST_114 : Operation 1424 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_69 = add i9 %sext_ln68_14, i9 %sext_ln68_13" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1424 'add' 'w_new_69' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 1425 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_69, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1425 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1426 [1/1] (0.99ns)   --->   "%select_ln70_6 = select i1 %tmp_37, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1426 'select' 'select_ln70_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 1427 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_8_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1427 'writereq' 'WEIGHTS_addr_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 7.30>
ST_115 : Operation 1428 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_8, i8 %select_ln70_6, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1428 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 7.30>
ST_116 : Operation 1429 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1429 'writeresp' 'WEIGHTS_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 7.30>
ST_117 : Operation 1430 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1430 'writeresp' 'WEIGHTS_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 7.30>
ST_118 : Operation 1431 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1431 'writeresp' 'WEIGHTS_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 7.30>
ST_119 : Operation 1432 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1432 'writeresp' 'WEIGHTS_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 7.30>
ST_120 : Operation 1433 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1433 'writeresp' 'WEIGHTS_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1434 [1/1] (3.56ns)   --->   "%add_ln67_7 = add i64 %add_ln67, i64 7" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1434 'add' 'add_ln67_7' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1435 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_9 = getelementptr i8 %WEIGHTS, i64 %add_ln67_7" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1435 'getelementptr' 'WEIGHTS_addr_9' <Predicate = true> <Delay = 0.00>

State 121 <SV = 120> <Delay = 7.30>
ST_121 : Operation 1436 [8/8] (7.30ns)   --->   "%WEIGHTS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1436 'readreq' 'WEIGHTS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 7.30>
ST_122 : Operation 1437 [7/8] (7.30ns)   --->   "%WEIGHTS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1437 'readreq' 'WEIGHTS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 7.30>
ST_123 : Operation 1438 [6/8] (7.30ns)   --->   "%WEIGHTS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1438 'readreq' 'WEIGHTS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 7.30>
ST_124 : Operation 1439 [5/8] (7.30ns)   --->   "%WEIGHTS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1439 'readreq' 'WEIGHTS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 7.30>
ST_125 : Operation 1440 [4/8] (7.30ns)   --->   "%WEIGHTS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1440 'readreq' 'WEIGHTS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 7.30>
ST_126 : Operation 1441 [3/8] (7.30ns)   --->   "%WEIGHTS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1441 'readreq' 'WEIGHTS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 7.30>
ST_127 : Operation 1442 [2/8] (7.30ns)   --->   "%WEIGHTS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1442 'readreq' 'WEIGHTS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 7.30>
ST_128 : Operation 1443 [1/8] (7.30ns)   --->   "%WEIGHTS_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1443 'readreq' 'WEIGHTS_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1444 [3/3] (1.45ns) (grouped into DSP with root node w_new_70)   --->   "%mul_ln68_7 = mul i5 %sext_ln68_1, i5 %input_load_7_cast191_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1444 'mul' 'mul_ln68_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 129 <SV = 128> <Delay = 7.30>
ST_129 : Operation 1445 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_9_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_9" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1445 'read' 'WEIGHTS_addr_9_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1446 [2/3] (1.45ns) (grouped into DSP with root node w_new_70)   --->   "%mul_ln68_7 = mul i5 %sext_ln68_1, i5 %input_load_7_cast191_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1446 'mul' 'mul_ln68_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 130 <SV = 129> <Delay = 2.10>
ST_130 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln68_15 = sext i8 %WEIGHTS_addr_9_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1447 'sext' 'sext_ln68_15' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1448 [1/3] (0.00ns) (grouped into DSP with root node w_new_70)   --->   "%mul_ln68_7 = mul i5 %sext_ln68_1, i5 %input_load_7_cast191_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1448 'mul' 'mul_ln68_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 1449 [1/1] (0.00ns) (grouped into DSP with root node w_new_70)   --->   "%sext_ln68_16 = sext i5 %mul_ln68_7" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1449 'sext' 'sext_ln68_16' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1450 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_70 = add i9 %sext_ln68_16, i9 %sext_ln68_15" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1450 'add' 'w_new_70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 131 <SV = 130> <Delay = 7.30>
ST_131 : Operation 1451 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_70 = add i9 %sext_ln68_16, i9 %sext_ln68_15" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1451 'add' 'w_new_70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 1452 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_70, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1452 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1453 [1/1] (0.99ns)   --->   "%select_ln70_7 = select i1 %tmp_38, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1453 'select' 'select_ln70_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 1454 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_9_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1454 'writereq' 'WEIGHTS_addr_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 7.30>
ST_132 : Operation 1455 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_9, i8 %select_ln70_7, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1455 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 7.30>
ST_133 : Operation 1456 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_9" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1456 'writeresp' 'WEIGHTS_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 7.30>
ST_134 : Operation 1457 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_9" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1457 'writeresp' 'WEIGHTS_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 7.30>
ST_135 : Operation 1458 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_9" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1458 'writeresp' 'WEIGHTS_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 7.30>
ST_136 : Operation 1459 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_9" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1459 'writeresp' 'WEIGHTS_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 7.30>
ST_137 : Operation 1460 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_9" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1460 'writeresp' 'WEIGHTS_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 1461 [1/1] (3.56ns)   --->   "%add_ln67_8 = add i64 %add_ln67, i64 8" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1461 'add' 'add_ln67_8' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1462 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_10 = getelementptr i8 %WEIGHTS, i64 %add_ln67_8" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1462 'getelementptr' 'WEIGHTS_addr_10' <Predicate = true> <Delay = 0.00>

State 138 <SV = 137> <Delay = 7.30>
ST_138 : Operation 1463 [8/8] (7.30ns)   --->   "%WEIGHTS_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1463 'readreq' 'WEIGHTS_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 7.30>
ST_139 : Operation 1464 [7/8] (7.30ns)   --->   "%WEIGHTS_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1464 'readreq' 'WEIGHTS_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 7.30>
ST_140 : Operation 1465 [6/8] (7.30ns)   --->   "%WEIGHTS_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1465 'readreq' 'WEIGHTS_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 7.30>
ST_141 : Operation 1466 [5/8] (7.30ns)   --->   "%WEIGHTS_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1466 'readreq' 'WEIGHTS_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 7.30>
ST_142 : Operation 1467 [4/8] (7.30ns)   --->   "%WEIGHTS_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1467 'readreq' 'WEIGHTS_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 7.30>
ST_143 : Operation 1468 [3/8] (7.30ns)   --->   "%WEIGHTS_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1468 'readreq' 'WEIGHTS_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 7.30>
ST_144 : Operation 1469 [2/8] (7.30ns)   --->   "%WEIGHTS_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1469 'readreq' 'WEIGHTS_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 7.30>
ST_145 : Operation 1470 [1/8] (7.30ns)   --->   "%WEIGHTS_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1470 'readreq' 'WEIGHTS_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 1471 [3/3] (1.45ns) (grouped into DSP with root node w_new_71)   --->   "%mul_ln68_8 = mul i5 %sext_ln68_1, i5 %input_load_8_cast192_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1471 'mul' 'mul_ln68_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 146 <SV = 145> <Delay = 7.30>
ST_146 : Operation 1472 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_10_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_10" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1472 'read' 'WEIGHTS_addr_10_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 1473 [2/3] (1.45ns) (grouped into DSP with root node w_new_71)   --->   "%mul_ln68_8 = mul i5 %sext_ln68_1, i5 %input_load_8_cast192_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1473 'mul' 'mul_ln68_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 147 <SV = 146> <Delay = 2.10>
ST_147 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln68_17 = sext i8 %WEIGHTS_addr_10_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1474 'sext' 'sext_ln68_17' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1475 [1/3] (0.00ns) (grouped into DSP with root node w_new_71)   --->   "%mul_ln68_8 = mul i5 %sext_ln68_1, i5 %input_load_8_cast192_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1475 'mul' 'mul_ln68_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 1476 [1/1] (0.00ns) (grouped into DSP with root node w_new_71)   --->   "%sext_ln68_18 = sext i5 %mul_ln68_8" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1476 'sext' 'sext_ln68_18' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1477 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_71 = add i9 %sext_ln68_18, i9 %sext_ln68_17" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1477 'add' 'w_new_71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 148 <SV = 147> <Delay = 7.30>
ST_148 : Operation 1478 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_71 = add i9 %sext_ln68_18, i9 %sext_ln68_17" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1478 'add' 'w_new_71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 1479 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_71, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1479 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1480 [1/1] (0.99ns)   --->   "%select_ln70_8 = select i1 %tmp_39, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1480 'select' 'select_ln70_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_148 : Operation 1481 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1481 'writereq' 'WEIGHTS_addr_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 148> <Delay = 7.30>
ST_149 : Operation 1482 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_10, i8 %select_ln70_8, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1482 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 149> <Delay = 7.30>
ST_150 : Operation 1483 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_10" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1483 'writeresp' 'WEIGHTS_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 150> <Delay = 7.30>
ST_151 : Operation 1484 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_10" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1484 'writeresp' 'WEIGHTS_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 151> <Delay = 7.30>
ST_152 : Operation 1485 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_10" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1485 'writeresp' 'WEIGHTS_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 152> <Delay = 7.30>
ST_153 : Operation 1486 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_10" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1486 'writeresp' 'WEIGHTS_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 153> <Delay = 7.30>
ST_154 : Operation 1487 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_10" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1487 'writeresp' 'WEIGHTS_addr_10_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 1488 [1/1] (3.56ns)   --->   "%add_ln67_9 = add i64 %add_ln67, i64 9" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1488 'add' 'add_ln67_9' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1489 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_11 = getelementptr i8 %WEIGHTS, i64 %add_ln67_9" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1489 'getelementptr' 'WEIGHTS_addr_11' <Predicate = true> <Delay = 0.00>

State 155 <SV = 154> <Delay = 7.30>
ST_155 : Operation 1490 [8/8] (7.30ns)   --->   "%WEIGHTS_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1490 'readreq' 'WEIGHTS_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 155> <Delay = 7.30>
ST_156 : Operation 1491 [7/8] (7.30ns)   --->   "%WEIGHTS_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1491 'readreq' 'WEIGHTS_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 156> <Delay = 7.30>
ST_157 : Operation 1492 [6/8] (7.30ns)   --->   "%WEIGHTS_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1492 'readreq' 'WEIGHTS_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 157> <Delay = 7.30>
ST_158 : Operation 1493 [5/8] (7.30ns)   --->   "%WEIGHTS_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1493 'readreq' 'WEIGHTS_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 158> <Delay = 7.30>
ST_159 : Operation 1494 [4/8] (7.30ns)   --->   "%WEIGHTS_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1494 'readreq' 'WEIGHTS_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 159> <Delay = 7.30>
ST_160 : Operation 1495 [3/8] (7.30ns)   --->   "%WEIGHTS_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1495 'readreq' 'WEIGHTS_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 160> <Delay = 7.30>
ST_161 : Operation 1496 [2/8] (7.30ns)   --->   "%WEIGHTS_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1496 'readreq' 'WEIGHTS_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 161> <Delay = 7.30>
ST_162 : Operation 1497 [1/8] (7.30ns)   --->   "%WEIGHTS_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1497 'readreq' 'WEIGHTS_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 1498 [3/3] (1.45ns) (grouped into DSP with root node w_new_72)   --->   "%mul_ln68_9 = mul i5 %sext_ln68_1, i5 %input_load_9_cast193_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1498 'mul' 'mul_ln68_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 163 <SV = 162> <Delay = 7.30>
ST_163 : Operation 1499 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_11_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_11" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1499 'read' 'WEIGHTS_addr_11_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 1500 [2/3] (1.45ns) (grouped into DSP with root node w_new_72)   --->   "%mul_ln68_9 = mul i5 %sext_ln68_1, i5 %input_load_9_cast193_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1500 'mul' 'mul_ln68_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 164 <SV = 163> <Delay = 2.10>
ST_164 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln68_19 = sext i8 %WEIGHTS_addr_11_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1501 'sext' 'sext_ln68_19' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1502 [1/3] (0.00ns) (grouped into DSP with root node w_new_72)   --->   "%mul_ln68_9 = mul i5 %sext_ln68_1, i5 %input_load_9_cast193_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1502 'mul' 'mul_ln68_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 1503 [1/1] (0.00ns) (grouped into DSP with root node w_new_72)   --->   "%sext_ln68_20 = sext i5 %mul_ln68_9" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1503 'sext' 'sext_ln68_20' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1504 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_72 = add i9 %sext_ln68_20, i9 %sext_ln68_19" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1504 'add' 'w_new_72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 165 <SV = 164> <Delay = 7.30>
ST_165 : Operation 1505 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_72 = add i9 %sext_ln68_20, i9 %sext_ln68_19" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1505 'add' 'w_new_72' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1506 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_72, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1506 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1507 [1/1] (0.99ns)   --->   "%select_ln70_9 = select i1 %tmp_40, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1507 'select' 'select_ln70_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_165 : Operation 1508 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1508 'writereq' 'WEIGHTS_addr_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 165> <Delay = 7.30>
ST_166 : Operation 1509 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_11, i8 %select_ln70_9, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1509 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 166> <Delay = 7.30>
ST_167 : Operation 1510 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_11" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1510 'writeresp' 'WEIGHTS_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 167> <Delay = 7.30>
ST_168 : Operation 1511 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_11" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1511 'writeresp' 'WEIGHTS_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 168> <Delay = 7.30>
ST_169 : Operation 1512 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_11" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1512 'writeresp' 'WEIGHTS_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 169> <Delay = 7.30>
ST_170 : Operation 1513 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_11" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1513 'writeresp' 'WEIGHTS_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 170> <Delay = 7.30>
ST_171 : Operation 1514 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_11" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1514 'writeresp' 'WEIGHTS_addr_11_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 1515 [1/1] (3.56ns)   --->   "%add_ln67_10 = add i64 %add_ln67, i64 10" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1515 'add' 'add_ln67_10' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1516 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_12 = getelementptr i8 %WEIGHTS, i64 %add_ln67_10" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1516 'getelementptr' 'WEIGHTS_addr_12' <Predicate = true> <Delay = 0.00>

State 172 <SV = 171> <Delay = 7.30>
ST_172 : Operation 1517 [8/8] (7.30ns)   --->   "%WEIGHTS_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1517 'readreq' 'WEIGHTS_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 172> <Delay = 7.30>
ST_173 : Operation 1518 [7/8] (7.30ns)   --->   "%WEIGHTS_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1518 'readreq' 'WEIGHTS_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 173> <Delay = 7.30>
ST_174 : Operation 1519 [6/8] (7.30ns)   --->   "%WEIGHTS_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1519 'readreq' 'WEIGHTS_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 174> <Delay = 7.30>
ST_175 : Operation 1520 [5/8] (7.30ns)   --->   "%WEIGHTS_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1520 'readreq' 'WEIGHTS_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 175> <Delay = 7.30>
ST_176 : Operation 1521 [4/8] (7.30ns)   --->   "%WEIGHTS_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1521 'readreq' 'WEIGHTS_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 176> <Delay = 7.30>
ST_177 : Operation 1522 [3/8] (7.30ns)   --->   "%WEIGHTS_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1522 'readreq' 'WEIGHTS_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 177> <Delay = 7.30>
ST_178 : Operation 1523 [2/8] (7.30ns)   --->   "%WEIGHTS_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1523 'readreq' 'WEIGHTS_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 178> <Delay = 7.30>
ST_179 : Operation 1524 [1/8] (7.30ns)   --->   "%WEIGHTS_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1524 'readreq' 'WEIGHTS_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 1525 [3/3] (1.45ns) (grouped into DSP with root node w_new_73)   --->   "%mul_ln68_10 = mul i5 %sext_ln68_1, i5 %input_load_10_cast194_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1525 'mul' 'mul_ln68_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 180 <SV = 179> <Delay = 7.30>
ST_180 : Operation 1526 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_12_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_12" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1526 'read' 'WEIGHTS_addr_12_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 1527 [2/3] (1.45ns) (grouped into DSP with root node w_new_73)   --->   "%mul_ln68_10 = mul i5 %sext_ln68_1, i5 %input_load_10_cast194_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1527 'mul' 'mul_ln68_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 181 <SV = 180> <Delay = 2.10>
ST_181 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln68_21 = sext i8 %WEIGHTS_addr_12_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1528 'sext' 'sext_ln68_21' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1529 [1/3] (0.00ns) (grouped into DSP with root node w_new_73)   --->   "%mul_ln68_10 = mul i5 %sext_ln68_1, i5 %input_load_10_cast194_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1529 'mul' 'mul_ln68_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 1530 [1/1] (0.00ns) (grouped into DSP with root node w_new_73)   --->   "%sext_ln68_22 = sext i5 %mul_ln68_10" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1530 'sext' 'sext_ln68_22' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1531 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_73 = add i9 %sext_ln68_22, i9 %sext_ln68_21" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1531 'add' 'w_new_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 182 <SV = 181> <Delay = 7.30>
ST_182 : Operation 1532 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_73 = add i9 %sext_ln68_22, i9 %sext_ln68_21" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1532 'add' 'w_new_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 1533 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_73, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1533 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1534 [1/1] (0.99ns)   --->   "%select_ln70_10 = select i1 %tmp_41, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1534 'select' 'select_ln70_10' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_182 : Operation 1535 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_12_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1535 'writereq' 'WEIGHTS_addr_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 182> <Delay = 7.30>
ST_183 : Operation 1536 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_12, i8 %select_ln70_10, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1536 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 183> <Delay = 7.30>
ST_184 : Operation 1537 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_12" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1537 'writeresp' 'WEIGHTS_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 184> <Delay = 7.30>
ST_185 : Operation 1538 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_12" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1538 'writeresp' 'WEIGHTS_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 185> <Delay = 7.30>
ST_186 : Operation 1539 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_12" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1539 'writeresp' 'WEIGHTS_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 186> <Delay = 7.30>
ST_187 : Operation 1540 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_12" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1540 'writeresp' 'WEIGHTS_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 187> <Delay = 7.30>
ST_188 : Operation 1541 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_12" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1541 'writeresp' 'WEIGHTS_addr_12_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 1542 [1/1] (3.56ns)   --->   "%add_ln67_11 = add i64 %add_ln67, i64 11" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1542 'add' 'add_ln67_11' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1543 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_13 = getelementptr i8 %WEIGHTS, i64 %add_ln67_11" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1543 'getelementptr' 'WEIGHTS_addr_13' <Predicate = true> <Delay = 0.00>

State 189 <SV = 188> <Delay = 7.30>
ST_189 : Operation 1544 [8/8] (7.30ns)   --->   "%WEIGHTS_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1544 'readreq' 'WEIGHTS_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 189> <Delay = 7.30>
ST_190 : Operation 1545 [7/8] (7.30ns)   --->   "%WEIGHTS_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1545 'readreq' 'WEIGHTS_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 190> <Delay = 7.30>
ST_191 : Operation 1546 [6/8] (7.30ns)   --->   "%WEIGHTS_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1546 'readreq' 'WEIGHTS_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 191> <Delay = 7.30>
ST_192 : Operation 1547 [5/8] (7.30ns)   --->   "%WEIGHTS_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1547 'readreq' 'WEIGHTS_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 192> <Delay = 7.30>
ST_193 : Operation 1548 [4/8] (7.30ns)   --->   "%WEIGHTS_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1548 'readreq' 'WEIGHTS_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 193> <Delay = 7.30>
ST_194 : Operation 1549 [3/8] (7.30ns)   --->   "%WEIGHTS_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1549 'readreq' 'WEIGHTS_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 194> <Delay = 7.30>
ST_195 : Operation 1550 [2/8] (7.30ns)   --->   "%WEIGHTS_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1550 'readreq' 'WEIGHTS_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 195> <Delay = 7.30>
ST_196 : Operation 1551 [1/8] (7.30ns)   --->   "%WEIGHTS_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1551 'readreq' 'WEIGHTS_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 1552 [3/3] (1.45ns) (grouped into DSP with root node w_new_74)   --->   "%mul_ln68_11 = mul i5 %sext_ln68_1, i5 %input_load_11_cast195_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1552 'mul' 'mul_ln68_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 197 <SV = 196> <Delay = 7.30>
ST_197 : Operation 1553 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_13_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_13" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1553 'read' 'WEIGHTS_addr_13_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 1554 [2/3] (1.45ns) (grouped into DSP with root node w_new_74)   --->   "%mul_ln68_11 = mul i5 %sext_ln68_1, i5 %input_load_11_cast195_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1554 'mul' 'mul_ln68_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 198 <SV = 197> <Delay = 2.10>
ST_198 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln68_23 = sext i8 %WEIGHTS_addr_13_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1555 'sext' 'sext_ln68_23' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1556 [1/3] (0.00ns) (grouped into DSP with root node w_new_74)   --->   "%mul_ln68_11 = mul i5 %sext_ln68_1, i5 %input_load_11_cast195_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1556 'mul' 'mul_ln68_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 1557 [1/1] (0.00ns) (grouped into DSP with root node w_new_74)   --->   "%sext_ln68_24 = sext i5 %mul_ln68_11" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1557 'sext' 'sext_ln68_24' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1558 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_74 = add i9 %sext_ln68_24, i9 %sext_ln68_23" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1558 'add' 'w_new_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 199 <SV = 198> <Delay = 7.30>
ST_199 : Operation 1559 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_74 = add i9 %sext_ln68_24, i9 %sext_ln68_23" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1559 'add' 'w_new_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 1560 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_74, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1560 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1561 [1/1] (0.99ns)   --->   "%select_ln70_11 = select i1 %tmp_42, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1561 'select' 'select_ln70_11' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_199 : Operation 1562 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_13_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1562 'writereq' 'WEIGHTS_addr_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 199> <Delay = 7.30>
ST_200 : Operation 1563 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_13, i8 %select_ln70_11, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1563 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 200> <Delay = 7.30>
ST_201 : Operation 1564 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_13" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1564 'writeresp' 'WEIGHTS_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 201> <Delay = 7.30>
ST_202 : Operation 1565 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_13" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1565 'writeresp' 'WEIGHTS_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 202> <Delay = 7.30>
ST_203 : Operation 1566 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_13" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1566 'writeresp' 'WEIGHTS_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 203> <Delay = 7.30>
ST_204 : Operation 1567 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_13" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1567 'writeresp' 'WEIGHTS_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 204> <Delay = 7.30>
ST_205 : Operation 1568 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_13" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1568 'writeresp' 'WEIGHTS_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 1569 [1/1] (3.56ns)   --->   "%add_ln67_12 = add i64 %add_ln67, i64 12" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1569 'add' 'add_ln67_12' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1570 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_14 = getelementptr i8 %WEIGHTS, i64 %add_ln67_12" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1570 'getelementptr' 'WEIGHTS_addr_14' <Predicate = true> <Delay = 0.00>

State 206 <SV = 205> <Delay = 7.30>
ST_206 : Operation 1571 [8/8] (7.30ns)   --->   "%WEIGHTS_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1571 'readreq' 'WEIGHTS_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 206> <Delay = 7.30>
ST_207 : Operation 1572 [7/8] (7.30ns)   --->   "%WEIGHTS_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1572 'readreq' 'WEIGHTS_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 207> <Delay = 7.30>
ST_208 : Operation 1573 [6/8] (7.30ns)   --->   "%WEIGHTS_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1573 'readreq' 'WEIGHTS_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 208> <Delay = 7.30>
ST_209 : Operation 1574 [5/8] (7.30ns)   --->   "%WEIGHTS_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1574 'readreq' 'WEIGHTS_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 209> <Delay = 7.30>
ST_210 : Operation 1575 [4/8] (7.30ns)   --->   "%WEIGHTS_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1575 'readreq' 'WEIGHTS_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 210> <Delay = 7.30>
ST_211 : Operation 1576 [3/8] (7.30ns)   --->   "%WEIGHTS_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1576 'readreq' 'WEIGHTS_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 211> <Delay = 7.30>
ST_212 : Operation 1577 [2/8] (7.30ns)   --->   "%WEIGHTS_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1577 'readreq' 'WEIGHTS_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 212> <Delay = 7.30>
ST_213 : Operation 1578 [1/8] (7.30ns)   --->   "%WEIGHTS_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1578 'readreq' 'WEIGHTS_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 1579 [3/3] (1.45ns) (grouped into DSP with root node w_new_75)   --->   "%mul_ln68_12 = mul i5 %sext_ln68_1, i5 %input_load_12_cast196_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1579 'mul' 'mul_ln68_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 214 <SV = 213> <Delay = 7.30>
ST_214 : Operation 1580 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_14_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_14" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1580 'read' 'WEIGHTS_addr_14_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 1581 [2/3] (1.45ns) (grouped into DSP with root node w_new_75)   --->   "%mul_ln68_12 = mul i5 %sext_ln68_1, i5 %input_load_12_cast196_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1581 'mul' 'mul_ln68_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 215 <SV = 214> <Delay = 2.10>
ST_215 : Operation 1582 [1/1] (0.00ns)   --->   "%sext_ln68_25 = sext i8 %WEIGHTS_addr_14_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1582 'sext' 'sext_ln68_25' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1583 [1/3] (0.00ns) (grouped into DSP with root node w_new_75)   --->   "%mul_ln68_12 = mul i5 %sext_ln68_1, i5 %input_load_12_cast196_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1583 'mul' 'mul_ln68_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 1584 [1/1] (0.00ns) (grouped into DSP with root node w_new_75)   --->   "%sext_ln68_26 = sext i5 %mul_ln68_12" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1584 'sext' 'sext_ln68_26' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1585 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_75 = add i9 %sext_ln68_26, i9 %sext_ln68_25" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1585 'add' 'w_new_75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 216 <SV = 215> <Delay = 7.30>
ST_216 : Operation 1586 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_75 = add i9 %sext_ln68_26, i9 %sext_ln68_25" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1586 'add' 'w_new_75' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 1587 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_75, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1587 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1588 [1/1] (0.99ns)   --->   "%select_ln70_12 = select i1 %tmp_43, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1588 'select' 'select_ln70_12' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_216 : Operation 1589 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_14_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1589 'writereq' 'WEIGHTS_addr_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 216> <Delay = 7.30>
ST_217 : Operation 1590 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_14, i8 %select_ln70_12, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1590 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 217> <Delay = 7.30>
ST_218 : Operation 1591 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_14" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1591 'writeresp' 'WEIGHTS_addr_14_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 218> <Delay = 7.30>
ST_219 : Operation 1592 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_14" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1592 'writeresp' 'WEIGHTS_addr_14_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 219> <Delay = 7.30>
ST_220 : Operation 1593 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_14" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1593 'writeresp' 'WEIGHTS_addr_14_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 220> <Delay = 7.30>
ST_221 : Operation 1594 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_14" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1594 'writeresp' 'WEIGHTS_addr_14_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 221> <Delay = 7.30>
ST_222 : Operation 1595 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_14" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1595 'writeresp' 'WEIGHTS_addr_14_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 1596 [1/1] (3.56ns)   --->   "%add_ln67_13 = add i64 %add_ln67, i64 13" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1596 'add' 'add_ln67_13' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1597 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_15 = getelementptr i8 %WEIGHTS, i64 %add_ln67_13" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1597 'getelementptr' 'WEIGHTS_addr_15' <Predicate = true> <Delay = 0.00>

State 223 <SV = 222> <Delay = 7.30>
ST_223 : Operation 1598 [8/8] (7.30ns)   --->   "%WEIGHTS_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1598 'readreq' 'WEIGHTS_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 223> <Delay = 7.30>
ST_224 : Operation 1599 [7/8] (7.30ns)   --->   "%WEIGHTS_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1599 'readreq' 'WEIGHTS_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 224> <Delay = 7.30>
ST_225 : Operation 1600 [6/8] (7.30ns)   --->   "%WEIGHTS_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1600 'readreq' 'WEIGHTS_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 225> <Delay = 7.30>
ST_226 : Operation 1601 [5/8] (7.30ns)   --->   "%WEIGHTS_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1601 'readreq' 'WEIGHTS_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 226> <Delay = 7.30>
ST_227 : Operation 1602 [4/8] (7.30ns)   --->   "%WEIGHTS_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1602 'readreq' 'WEIGHTS_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 227> <Delay = 7.30>
ST_228 : Operation 1603 [3/8] (7.30ns)   --->   "%WEIGHTS_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1603 'readreq' 'WEIGHTS_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 228> <Delay = 7.30>
ST_229 : Operation 1604 [2/8] (7.30ns)   --->   "%WEIGHTS_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1604 'readreq' 'WEIGHTS_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 229> <Delay = 7.30>
ST_230 : Operation 1605 [1/8] (7.30ns)   --->   "%WEIGHTS_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1605 'readreq' 'WEIGHTS_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 1606 [3/3] (1.45ns) (grouped into DSP with root node w_new_76)   --->   "%mul_ln68_13 = mul i5 %sext_ln68_1, i5 %input_load_13_cast197_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1606 'mul' 'mul_ln68_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 231 <SV = 230> <Delay = 7.30>
ST_231 : Operation 1607 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_15_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_15" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1607 'read' 'WEIGHTS_addr_15_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 1608 [2/3] (1.45ns) (grouped into DSP with root node w_new_76)   --->   "%mul_ln68_13 = mul i5 %sext_ln68_1, i5 %input_load_13_cast197_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1608 'mul' 'mul_ln68_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 232 <SV = 231> <Delay = 2.10>
ST_232 : Operation 1609 [1/1] (0.00ns)   --->   "%sext_ln68_27 = sext i8 %WEIGHTS_addr_15_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1609 'sext' 'sext_ln68_27' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1610 [1/3] (0.00ns) (grouped into DSP with root node w_new_76)   --->   "%mul_ln68_13 = mul i5 %sext_ln68_1, i5 %input_load_13_cast197_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1610 'mul' 'mul_ln68_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 1611 [1/1] (0.00ns) (grouped into DSP with root node w_new_76)   --->   "%sext_ln68_28 = sext i5 %mul_ln68_13" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1611 'sext' 'sext_ln68_28' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1612 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_76 = add i9 %sext_ln68_28, i9 %sext_ln68_27" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1612 'add' 'w_new_76' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 233 <SV = 232> <Delay = 7.30>
ST_233 : Operation 1613 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_76 = add i9 %sext_ln68_28, i9 %sext_ln68_27" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1613 'add' 'w_new_76' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_76, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1614 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1615 [1/1] (0.99ns)   --->   "%select_ln70_13 = select i1 %tmp_44, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1615 'select' 'select_ln70_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_233 : Operation 1616 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_15_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1616 'writereq' 'WEIGHTS_addr_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 233> <Delay = 7.30>
ST_234 : Operation 1617 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_15, i8 %select_ln70_13, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1617 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 234> <Delay = 7.30>
ST_235 : Operation 1618 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_15" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1618 'writeresp' 'WEIGHTS_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 235> <Delay = 7.30>
ST_236 : Operation 1619 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_15" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1619 'writeresp' 'WEIGHTS_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 236> <Delay = 7.30>
ST_237 : Operation 1620 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_15" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1620 'writeresp' 'WEIGHTS_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 237> <Delay = 7.30>
ST_238 : Operation 1621 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_15" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1621 'writeresp' 'WEIGHTS_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 238> <Delay = 7.30>
ST_239 : Operation 1622 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_15" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1622 'writeresp' 'WEIGHTS_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_239 : Operation 1623 [1/1] (3.56ns)   --->   "%add_ln67_14 = add i64 %add_ln67, i64 14" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1623 'add' 'add_ln67_14' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1624 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_16 = getelementptr i8 %WEIGHTS, i64 %add_ln67_14" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1624 'getelementptr' 'WEIGHTS_addr_16' <Predicate = true> <Delay = 0.00>

State 240 <SV = 239> <Delay = 7.30>
ST_240 : Operation 1625 [8/8] (7.30ns)   --->   "%WEIGHTS_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1625 'readreq' 'WEIGHTS_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 240> <Delay = 7.30>
ST_241 : Operation 1626 [7/8] (7.30ns)   --->   "%WEIGHTS_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1626 'readreq' 'WEIGHTS_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 241> <Delay = 7.30>
ST_242 : Operation 1627 [6/8] (7.30ns)   --->   "%WEIGHTS_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1627 'readreq' 'WEIGHTS_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 242> <Delay = 7.30>
ST_243 : Operation 1628 [5/8] (7.30ns)   --->   "%WEIGHTS_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1628 'readreq' 'WEIGHTS_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 243> <Delay = 7.30>
ST_244 : Operation 1629 [4/8] (7.30ns)   --->   "%WEIGHTS_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1629 'readreq' 'WEIGHTS_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 244> <Delay = 7.30>
ST_245 : Operation 1630 [3/8] (7.30ns)   --->   "%WEIGHTS_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1630 'readreq' 'WEIGHTS_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 245> <Delay = 7.30>
ST_246 : Operation 1631 [2/8] (7.30ns)   --->   "%WEIGHTS_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1631 'readreq' 'WEIGHTS_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 246> <Delay = 7.30>
ST_247 : Operation 1632 [1/8] (7.30ns)   --->   "%WEIGHTS_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1632 'readreq' 'WEIGHTS_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_247 : Operation 1633 [3/3] (1.45ns) (grouped into DSP with root node w_new_77)   --->   "%mul_ln68_14 = mul i5 %sext_ln68_1, i5 %input_load_14_cast198_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1633 'mul' 'mul_ln68_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 248 <SV = 247> <Delay = 7.30>
ST_248 : Operation 1634 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_16_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_16" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1634 'read' 'WEIGHTS_addr_16_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 1635 [2/3] (1.45ns) (grouped into DSP with root node w_new_77)   --->   "%mul_ln68_14 = mul i5 %sext_ln68_1, i5 %input_load_14_cast198_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1635 'mul' 'mul_ln68_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 249 <SV = 248> <Delay = 2.10>
ST_249 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln68_29 = sext i8 %WEIGHTS_addr_16_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1636 'sext' 'sext_ln68_29' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1637 [1/3] (0.00ns) (grouped into DSP with root node w_new_77)   --->   "%mul_ln68_14 = mul i5 %sext_ln68_1, i5 %input_load_14_cast198_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1637 'mul' 'mul_ln68_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 1638 [1/1] (0.00ns) (grouped into DSP with root node w_new_77)   --->   "%sext_ln68_30 = sext i5 %mul_ln68_14" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1638 'sext' 'sext_ln68_30' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1639 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_77 = add i9 %sext_ln68_30, i9 %sext_ln68_29" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1639 'add' 'w_new_77' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 250 <SV = 249> <Delay = 7.30>
ST_250 : Operation 1640 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_77 = add i9 %sext_ln68_30, i9 %sext_ln68_29" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1640 'add' 'w_new_77' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_77, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1641 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 1642 [1/1] (0.99ns)   --->   "%select_ln70_14 = select i1 %tmp_45, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1642 'select' 'select_ln70_14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 1643 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_16_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1643 'writereq' 'WEIGHTS_addr_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 250> <Delay = 7.30>
ST_251 : Operation 1644 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_16, i8 %select_ln70_14, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1644 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 251> <Delay = 7.30>
ST_252 : Operation 1645 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_16" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1645 'writeresp' 'WEIGHTS_addr_16_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 252> <Delay = 7.30>
ST_253 : Operation 1646 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_16" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1646 'writeresp' 'WEIGHTS_addr_16_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 253> <Delay = 7.30>
ST_254 : Operation 1647 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_16" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1647 'writeresp' 'WEIGHTS_addr_16_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 254> <Delay = 7.30>
ST_255 : Operation 1648 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_16" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1648 'writeresp' 'WEIGHTS_addr_16_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 255> <Delay = 7.30>
ST_256 : Operation 1649 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_16" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1649 'writeresp' 'WEIGHTS_addr_16_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_256 : Operation 1650 [1/1] (3.56ns)   --->   "%add_ln67_15 = add i64 %add_ln67, i64 15" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1650 'add' 'add_ln67_15' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1651 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_17 = getelementptr i8 %WEIGHTS, i64 %add_ln67_15" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1651 'getelementptr' 'WEIGHTS_addr_17' <Predicate = true> <Delay = 0.00>

State 257 <SV = 256> <Delay = 7.30>
ST_257 : Operation 1652 [8/8] (7.30ns)   --->   "%WEIGHTS_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1652 'readreq' 'WEIGHTS_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 257> <Delay = 7.30>
ST_258 : Operation 1653 [7/8] (7.30ns)   --->   "%WEIGHTS_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1653 'readreq' 'WEIGHTS_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 258> <Delay = 7.30>
ST_259 : Operation 1654 [6/8] (7.30ns)   --->   "%WEIGHTS_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1654 'readreq' 'WEIGHTS_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 259> <Delay = 7.30>
ST_260 : Operation 1655 [5/8] (7.30ns)   --->   "%WEIGHTS_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1655 'readreq' 'WEIGHTS_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 260> <Delay = 7.30>
ST_261 : Operation 1656 [4/8] (7.30ns)   --->   "%WEIGHTS_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1656 'readreq' 'WEIGHTS_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 262 <SV = 261> <Delay = 7.30>
ST_262 : Operation 1657 [3/8] (7.30ns)   --->   "%WEIGHTS_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1657 'readreq' 'WEIGHTS_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 263 <SV = 262> <Delay = 7.30>
ST_263 : Operation 1658 [2/8] (7.30ns)   --->   "%WEIGHTS_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1658 'readreq' 'WEIGHTS_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 264 <SV = 263> <Delay = 7.30>
ST_264 : Operation 1659 [1/8] (7.30ns)   --->   "%WEIGHTS_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1659 'readreq' 'WEIGHTS_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 1660 [3/3] (1.45ns) (grouped into DSP with root node w_new_78)   --->   "%mul_ln68_15 = mul i5 %sext_ln68_1, i5 %input_load_15_cast199_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1660 'mul' 'mul_ln68_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 265 <SV = 264> <Delay = 7.30>
ST_265 : Operation 1661 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_17_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_17" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1661 'read' 'WEIGHTS_addr_17_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_265 : Operation 1662 [2/3] (1.45ns) (grouped into DSP with root node w_new_78)   --->   "%mul_ln68_15 = mul i5 %sext_ln68_1, i5 %input_load_15_cast199_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1662 'mul' 'mul_ln68_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 266 <SV = 265> <Delay = 2.10>
ST_266 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln68_31 = sext i8 %WEIGHTS_addr_17_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1663 'sext' 'sext_ln68_31' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 1664 [1/3] (0.00ns) (grouped into DSP with root node w_new_78)   --->   "%mul_ln68_15 = mul i5 %sext_ln68_1, i5 %input_load_15_cast199_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1664 'mul' 'mul_ln68_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 1665 [1/1] (0.00ns) (grouped into DSP with root node w_new_78)   --->   "%sext_ln68_32 = sext i5 %mul_ln68_15" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1665 'sext' 'sext_ln68_32' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 1666 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_78 = add i9 %sext_ln68_32, i9 %sext_ln68_31" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1666 'add' 'w_new_78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 267 <SV = 266> <Delay = 7.30>
ST_267 : Operation 1667 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_78 = add i9 %sext_ln68_32, i9 %sext_ln68_31" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1667 'add' 'w_new_78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 1668 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_78, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1668 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 1669 [1/1] (0.99ns)   --->   "%select_ln70_15 = select i1 %tmp_46, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1669 'select' 'select_ln70_15' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_267 : Operation 1670 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_17_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1670 'writereq' 'WEIGHTS_addr_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 268 <SV = 267> <Delay = 7.30>
ST_268 : Operation 1671 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_17, i8 %select_ln70_15, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1671 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 269 <SV = 268> <Delay = 7.30>
ST_269 : Operation 1672 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_17" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1672 'writeresp' 'WEIGHTS_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 270 <SV = 269> <Delay = 7.30>
ST_270 : Operation 1673 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_17" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1673 'writeresp' 'WEIGHTS_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 271 <SV = 270> <Delay = 7.30>
ST_271 : Operation 1674 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_17" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1674 'writeresp' 'WEIGHTS_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 272 <SV = 271> <Delay = 7.30>
ST_272 : Operation 1675 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_17" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1675 'writeresp' 'WEIGHTS_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 273 <SV = 272> <Delay = 7.30>
ST_273 : Operation 1676 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_17" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1676 'writeresp' 'WEIGHTS_addr_17_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 1677 [1/1] (3.56ns)   --->   "%add_ln67_16 = add i64 %add_ln67, i64 16" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1677 'add' 'add_ln67_16' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 1678 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_18 = getelementptr i8 %WEIGHTS, i64 %add_ln67_16" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1678 'getelementptr' 'WEIGHTS_addr_18' <Predicate = true> <Delay = 0.00>

State 274 <SV = 273> <Delay = 7.30>
ST_274 : Operation 1679 [8/8] (7.30ns)   --->   "%WEIGHTS_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1679 'readreq' 'WEIGHTS_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 275 <SV = 274> <Delay = 7.30>
ST_275 : Operation 1680 [7/8] (7.30ns)   --->   "%WEIGHTS_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1680 'readreq' 'WEIGHTS_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 276 <SV = 275> <Delay = 7.30>
ST_276 : Operation 1681 [6/8] (7.30ns)   --->   "%WEIGHTS_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1681 'readreq' 'WEIGHTS_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 277 <SV = 276> <Delay = 7.30>
ST_277 : Operation 1682 [5/8] (7.30ns)   --->   "%WEIGHTS_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1682 'readreq' 'WEIGHTS_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 278 <SV = 277> <Delay = 7.30>
ST_278 : Operation 1683 [4/8] (7.30ns)   --->   "%WEIGHTS_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1683 'readreq' 'WEIGHTS_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 278> <Delay = 7.30>
ST_279 : Operation 1684 [3/8] (7.30ns)   --->   "%WEIGHTS_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1684 'readreq' 'WEIGHTS_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 279> <Delay = 7.30>
ST_280 : Operation 1685 [2/8] (7.30ns)   --->   "%WEIGHTS_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1685 'readreq' 'WEIGHTS_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 280> <Delay = 7.30>
ST_281 : Operation 1686 [1/8] (7.30ns)   --->   "%WEIGHTS_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1686 'readreq' 'WEIGHTS_load_16_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 1687 [3/3] (1.45ns) (grouped into DSP with root node w_new_79)   --->   "%mul_ln68_16 = mul i5 %sext_ln68_1, i5 %input_load_16_cast200_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1687 'mul' 'mul_ln68_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 282 <SV = 281> <Delay = 7.30>
ST_282 : Operation 1688 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_18_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_18" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1688 'read' 'WEIGHTS_addr_18_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 1689 [2/3] (1.45ns) (grouped into DSP with root node w_new_79)   --->   "%mul_ln68_16 = mul i5 %sext_ln68_1, i5 %input_load_16_cast200_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1689 'mul' 'mul_ln68_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 283 <SV = 282> <Delay = 2.10>
ST_283 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln68_33 = sext i8 %WEIGHTS_addr_18_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1690 'sext' 'sext_ln68_33' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1691 [1/3] (0.00ns) (grouped into DSP with root node w_new_79)   --->   "%mul_ln68_16 = mul i5 %sext_ln68_1, i5 %input_load_16_cast200_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1691 'mul' 'mul_ln68_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_283 : Operation 1692 [1/1] (0.00ns) (grouped into DSP with root node w_new_79)   --->   "%sext_ln68_34 = sext i5 %mul_ln68_16" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1692 'sext' 'sext_ln68_34' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1693 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_79 = add i9 %sext_ln68_34, i9 %sext_ln68_33" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1693 'add' 'w_new_79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 284 <SV = 283> <Delay = 7.30>
ST_284 : Operation 1694 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_79 = add i9 %sext_ln68_34, i9 %sext_ln68_33" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1694 'add' 'w_new_79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_284 : Operation 1695 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_79, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1695 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1696 [1/1] (0.99ns)   --->   "%select_ln70_16 = select i1 %tmp_47, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1696 'select' 'select_ln70_16' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_284 : Operation 1697 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_18_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1697 'writereq' 'WEIGHTS_addr_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 285 <SV = 284> <Delay = 7.30>
ST_285 : Operation 1698 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_18, i8 %select_ln70_16, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1698 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 286 <SV = 285> <Delay = 7.30>
ST_286 : Operation 1699 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_18" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1699 'writeresp' 'WEIGHTS_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 287 <SV = 286> <Delay = 7.30>
ST_287 : Operation 1700 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_18" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1700 'writeresp' 'WEIGHTS_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 288 <SV = 287> <Delay = 7.30>
ST_288 : Operation 1701 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_18" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1701 'writeresp' 'WEIGHTS_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 289 <SV = 288> <Delay = 7.30>
ST_289 : Operation 1702 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_18" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1702 'writeresp' 'WEIGHTS_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 290 <SV = 289> <Delay = 7.30>
ST_290 : Operation 1703 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_18" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1703 'writeresp' 'WEIGHTS_addr_18_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 1704 [1/1] (3.56ns)   --->   "%add_ln67_17 = add i64 %add_ln67, i64 17" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1704 'add' 'add_ln67_17' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 1705 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_19 = getelementptr i8 %WEIGHTS, i64 %add_ln67_17" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1705 'getelementptr' 'WEIGHTS_addr_19' <Predicate = true> <Delay = 0.00>

State 291 <SV = 290> <Delay = 7.30>
ST_291 : Operation 1706 [8/8] (7.30ns)   --->   "%WEIGHTS_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1706 'readreq' 'WEIGHTS_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 292 <SV = 291> <Delay = 7.30>
ST_292 : Operation 1707 [7/8] (7.30ns)   --->   "%WEIGHTS_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1707 'readreq' 'WEIGHTS_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 293 <SV = 292> <Delay = 7.30>
ST_293 : Operation 1708 [6/8] (7.30ns)   --->   "%WEIGHTS_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1708 'readreq' 'WEIGHTS_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 294 <SV = 293> <Delay = 7.30>
ST_294 : Operation 1709 [5/8] (7.30ns)   --->   "%WEIGHTS_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1709 'readreq' 'WEIGHTS_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 295 <SV = 294> <Delay = 7.30>
ST_295 : Operation 1710 [4/8] (7.30ns)   --->   "%WEIGHTS_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1710 'readreq' 'WEIGHTS_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 296 <SV = 295> <Delay = 7.30>
ST_296 : Operation 1711 [3/8] (7.30ns)   --->   "%WEIGHTS_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1711 'readreq' 'WEIGHTS_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 297 <SV = 296> <Delay = 7.30>
ST_297 : Operation 1712 [2/8] (7.30ns)   --->   "%WEIGHTS_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1712 'readreq' 'WEIGHTS_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 298 <SV = 297> <Delay = 7.30>
ST_298 : Operation 1713 [1/8] (7.30ns)   --->   "%WEIGHTS_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1713 'readreq' 'WEIGHTS_load_17_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_298 : Operation 1714 [3/3] (1.45ns) (grouped into DSP with root node w_new_80)   --->   "%mul_ln68_17 = mul i5 %sext_ln68_1, i5 %input_load_17_cast201_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1714 'mul' 'mul_ln68_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 299 <SV = 298> <Delay = 7.30>
ST_299 : Operation 1715 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_19_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_19" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1715 'read' 'WEIGHTS_addr_19_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_299 : Operation 1716 [2/3] (1.45ns) (grouped into DSP with root node w_new_80)   --->   "%mul_ln68_17 = mul i5 %sext_ln68_1, i5 %input_load_17_cast201_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1716 'mul' 'mul_ln68_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 300 <SV = 299> <Delay = 2.10>
ST_300 : Operation 1717 [1/1] (0.00ns)   --->   "%sext_ln68_35 = sext i8 %WEIGHTS_addr_19_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1717 'sext' 'sext_ln68_35' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1718 [1/3] (0.00ns) (grouped into DSP with root node w_new_80)   --->   "%mul_ln68_17 = mul i5 %sext_ln68_1, i5 %input_load_17_cast201_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1718 'mul' 'mul_ln68_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_300 : Operation 1719 [1/1] (0.00ns) (grouped into DSP with root node w_new_80)   --->   "%sext_ln68_36 = sext i5 %mul_ln68_17" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1719 'sext' 'sext_ln68_36' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1720 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_80 = add i9 %sext_ln68_36, i9 %sext_ln68_35" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1720 'add' 'w_new_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 301 <SV = 300> <Delay = 7.30>
ST_301 : Operation 1721 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_80 = add i9 %sext_ln68_36, i9 %sext_ln68_35" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1721 'add' 'w_new_80' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_301 : Operation 1722 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_80, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1722 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1723 [1/1] (0.99ns)   --->   "%select_ln70_17 = select i1 %tmp_48, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1723 'select' 'select_ln70_17' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_301 : Operation 1724 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_19_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1724 'writereq' 'WEIGHTS_addr_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 302 <SV = 301> <Delay = 7.30>
ST_302 : Operation 1725 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_19, i8 %select_ln70_17, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1725 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 303 <SV = 302> <Delay = 7.30>
ST_303 : Operation 1726 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_19" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1726 'writeresp' 'WEIGHTS_addr_19_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 304 <SV = 303> <Delay = 7.30>
ST_304 : Operation 1727 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_19" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1727 'writeresp' 'WEIGHTS_addr_19_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 305 <SV = 304> <Delay = 7.30>
ST_305 : Operation 1728 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_19" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1728 'writeresp' 'WEIGHTS_addr_19_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 306 <SV = 305> <Delay = 7.30>
ST_306 : Operation 1729 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_19" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1729 'writeresp' 'WEIGHTS_addr_19_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 307 <SV = 306> <Delay = 7.30>
ST_307 : Operation 1730 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_19" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1730 'writeresp' 'WEIGHTS_addr_19_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_307 : Operation 1731 [1/1] (3.56ns)   --->   "%add_ln67_18 = add i64 %add_ln67, i64 18" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1731 'add' 'add_ln67_18' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1732 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_20 = getelementptr i8 %WEIGHTS, i64 %add_ln67_18" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1732 'getelementptr' 'WEIGHTS_addr_20' <Predicate = true> <Delay = 0.00>

State 308 <SV = 307> <Delay = 7.30>
ST_308 : Operation 1733 [8/8] (7.30ns)   --->   "%WEIGHTS_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1733 'readreq' 'WEIGHTS_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 309 <SV = 308> <Delay = 7.30>
ST_309 : Operation 1734 [7/8] (7.30ns)   --->   "%WEIGHTS_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1734 'readreq' 'WEIGHTS_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 310 <SV = 309> <Delay = 7.30>
ST_310 : Operation 1735 [6/8] (7.30ns)   --->   "%WEIGHTS_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1735 'readreq' 'WEIGHTS_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 311 <SV = 310> <Delay = 7.30>
ST_311 : Operation 1736 [5/8] (7.30ns)   --->   "%WEIGHTS_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1736 'readreq' 'WEIGHTS_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 312 <SV = 311> <Delay = 7.30>
ST_312 : Operation 1737 [4/8] (7.30ns)   --->   "%WEIGHTS_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1737 'readreq' 'WEIGHTS_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 313 <SV = 312> <Delay = 7.30>
ST_313 : Operation 1738 [3/8] (7.30ns)   --->   "%WEIGHTS_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1738 'readreq' 'WEIGHTS_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 314 <SV = 313> <Delay = 7.30>
ST_314 : Operation 1739 [2/8] (7.30ns)   --->   "%WEIGHTS_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1739 'readreq' 'WEIGHTS_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 315 <SV = 314> <Delay = 7.30>
ST_315 : Operation 1740 [1/8] (7.30ns)   --->   "%WEIGHTS_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1740 'readreq' 'WEIGHTS_load_18_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_315 : Operation 1741 [3/3] (1.45ns) (grouped into DSP with root node w_new_81)   --->   "%mul_ln68_18 = mul i5 %sext_ln68_1, i5 %input_load_18_cast202_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1741 'mul' 'mul_ln68_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 316 <SV = 315> <Delay = 7.30>
ST_316 : Operation 1742 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_20_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_20" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1742 'read' 'WEIGHTS_addr_20_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_316 : Operation 1743 [2/3] (1.45ns) (grouped into DSP with root node w_new_81)   --->   "%mul_ln68_18 = mul i5 %sext_ln68_1, i5 %input_load_18_cast202_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1743 'mul' 'mul_ln68_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 317 <SV = 316> <Delay = 2.10>
ST_317 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln68_37 = sext i8 %WEIGHTS_addr_20_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1744 'sext' 'sext_ln68_37' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 1745 [1/3] (0.00ns) (grouped into DSP with root node w_new_81)   --->   "%mul_ln68_18 = mul i5 %sext_ln68_1, i5 %input_load_18_cast202_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1745 'mul' 'mul_ln68_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_317 : Operation 1746 [1/1] (0.00ns) (grouped into DSP with root node w_new_81)   --->   "%sext_ln68_38 = sext i5 %mul_ln68_18" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1746 'sext' 'sext_ln68_38' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 1747 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_81 = add i9 %sext_ln68_38, i9 %sext_ln68_37" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1747 'add' 'w_new_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 318 <SV = 317> <Delay = 7.30>
ST_318 : Operation 1748 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_81 = add i9 %sext_ln68_38, i9 %sext_ln68_37" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1748 'add' 'w_new_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_318 : Operation 1749 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_81, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1749 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 1750 [1/1] (0.99ns)   --->   "%select_ln70_18 = select i1 %tmp_49, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1750 'select' 'select_ln70_18' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_318 : Operation 1751 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_20_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1751 'writereq' 'WEIGHTS_addr_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 319 <SV = 318> <Delay = 7.30>
ST_319 : Operation 1752 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_20, i8 %select_ln70_18, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1752 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 320 <SV = 319> <Delay = 7.30>
ST_320 : Operation 1753 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_20" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1753 'writeresp' 'WEIGHTS_addr_20_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 321 <SV = 320> <Delay = 7.30>
ST_321 : Operation 1754 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_20" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1754 'writeresp' 'WEIGHTS_addr_20_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 322 <SV = 321> <Delay = 7.30>
ST_322 : Operation 1755 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_20" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1755 'writeresp' 'WEIGHTS_addr_20_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 323 <SV = 322> <Delay = 7.30>
ST_323 : Operation 1756 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_20" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1756 'writeresp' 'WEIGHTS_addr_20_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 324 <SV = 323> <Delay = 7.30>
ST_324 : Operation 1757 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_20" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1757 'writeresp' 'WEIGHTS_addr_20_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_324 : Operation 1758 [1/1] (3.56ns)   --->   "%add_ln67_19 = add i64 %add_ln67, i64 19" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1758 'add' 'add_ln67_19' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1759 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_21 = getelementptr i8 %WEIGHTS, i64 %add_ln67_19" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1759 'getelementptr' 'WEIGHTS_addr_21' <Predicate = true> <Delay = 0.00>

State 325 <SV = 324> <Delay = 7.30>
ST_325 : Operation 1760 [8/8] (7.30ns)   --->   "%WEIGHTS_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1760 'readreq' 'WEIGHTS_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 326 <SV = 325> <Delay = 7.30>
ST_326 : Operation 1761 [7/8] (7.30ns)   --->   "%WEIGHTS_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1761 'readreq' 'WEIGHTS_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 327 <SV = 326> <Delay = 7.30>
ST_327 : Operation 1762 [6/8] (7.30ns)   --->   "%WEIGHTS_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1762 'readreq' 'WEIGHTS_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 328 <SV = 327> <Delay = 7.30>
ST_328 : Operation 1763 [5/8] (7.30ns)   --->   "%WEIGHTS_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1763 'readreq' 'WEIGHTS_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 329 <SV = 328> <Delay = 7.30>
ST_329 : Operation 1764 [4/8] (7.30ns)   --->   "%WEIGHTS_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1764 'readreq' 'WEIGHTS_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 330 <SV = 329> <Delay = 7.30>
ST_330 : Operation 1765 [3/8] (7.30ns)   --->   "%WEIGHTS_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1765 'readreq' 'WEIGHTS_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 331 <SV = 330> <Delay = 7.30>
ST_331 : Operation 1766 [2/8] (7.30ns)   --->   "%WEIGHTS_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1766 'readreq' 'WEIGHTS_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 332 <SV = 331> <Delay = 7.30>
ST_332 : Operation 1767 [1/8] (7.30ns)   --->   "%WEIGHTS_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1767 'readreq' 'WEIGHTS_load_19_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_332 : Operation 1768 [3/3] (1.45ns) (grouped into DSP with root node w_new_82)   --->   "%mul_ln68_19 = mul i5 %sext_ln68_1, i5 %input_load_19_cast203_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1768 'mul' 'mul_ln68_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 333 <SV = 332> <Delay = 7.30>
ST_333 : Operation 1769 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_21_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_21" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1769 'read' 'WEIGHTS_addr_21_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_333 : Operation 1770 [2/3] (1.45ns) (grouped into DSP with root node w_new_82)   --->   "%mul_ln68_19 = mul i5 %sext_ln68_1, i5 %input_load_19_cast203_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1770 'mul' 'mul_ln68_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 334 <SV = 333> <Delay = 2.10>
ST_334 : Operation 1771 [1/1] (0.00ns)   --->   "%sext_ln68_39 = sext i8 %WEIGHTS_addr_21_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1771 'sext' 'sext_ln68_39' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 1772 [1/3] (0.00ns) (grouped into DSP with root node w_new_82)   --->   "%mul_ln68_19 = mul i5 %sext_ln68_1, i5 %input_load_19_cast203_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1772 'mul' 'mul_ln68_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_334 : Operation 1773 [1/1] (0.00ns) (grouped into DSP with root node w_new_82)   --->   "%sext_ln68_40 = sext i5 %mul_ln68_19" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1773 'sext' 'sext_ln68_40' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 1774 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_82 = add i9 %sext_ln68_40, i9 %sext_ln68_39" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1774 'add' 'w_new_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 335 <SV = 334> <Delay = 7.30>
ST_335 : Operation 1775 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_82 = add i9 %sext_ln68_40, i9 %sext_ln68_39" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1775 'add' 'w_new_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_335 : Operation 1776 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_82, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1776 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 1777 [1/1] (0.99ns)   --->   "%select_ln70_19 = select i1 %tmp_50, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1777 'select' 'select_ln70_19' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_335 : Operation 1778 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_21_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1778 'writereq' 'WEIGHTS_addr_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 336 <SV = 335> <Delay = 7.30>
ST_336 : Operation 1779 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_21, i8 %select_ln70_19, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1779 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 337 <SV = 336> <Delay = 7.30>
ST_337 : Operation 1780 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_21_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_21" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1780 'writeresp' 'WEIGHTS_addr_21_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 338 <SV = 337> <Delay = 7.30>
ST_338 : Operation 1781 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_21_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_21" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1781 'writeresp' 'WEIGHTS_addr_21_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 339 <SV = 338> <Delay = 7.30>
ST_339 : Operation 1782 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_21_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_21" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1782 'writeresp' 'WEIGHTS_addr_21_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 340 <SV = 339> <Delay = 7.30>
ST_340 : Operation 1783 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_21_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_21" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1783 'writeresp' 'WEIGHTS_addr_21_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 341 <SV = 340> <Delay = 7.30>
ST_341 : Operation 1784 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_21_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_21" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1784 'writeresp' 'WEIGHTS_addr_21_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_341 : Operation 1785 [1/1] (3.56ns)   --->   "%add_ln67_20 = add i64 %add_ln67, i64 20" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1785 'add' 'add_ln67_20' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 1786 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_22 = getelementptr i8 %WEIGHTS, i64 %add_ln67_20" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1786 'getelementptr' 'WEIGHTS_addr_22' <Predicate = true> <Delay = 0.00>

State 342 <SV = 341> <Delay = 7.30>
ST_342 : Operation 1787 [8/8] (7.30ns)   --->   "%WEIGHTS_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1787 'readreq' 'WEIGHTS_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 343 <SV = 342> <Delay = 7.30>
ST_343 : Operation 1788 [7/8] (7.30ns)   --->   "%WEIGHTS_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1788 'readreq' 'WEIGHTS_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 344 <SV = 343> <Delay = 7.30>
ST_344 : Operation 1789 [6/8] (7.30ns)   --->   "%WEIGHTS_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1789 'readreq' 'WEIGHTS_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 345 <SV = 344> <Delay = 7.30>
ST_345 : Operation 1790 [5/8] (7.30ns)   --->   "%WEIGHTS_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1790 'readreq' 'WEIGHTS_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 346 <SV = 345> <Delay = 7.30>
ST_346 : Operation 1791 [4/8] (7.30ns)   --->   "%WEIGHTS_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1791 'readreq' 'WEIGHTS_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 347 <SV = 346> <Delay = 7.30>
ST_347 : Operation 1792 [3/8] (7.30ns)   --->   "%WEIGHTS_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1792 'readreq' 'WEIGHTS_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 348 <SV = 347> <Delay = 7.30>
ST_348 : Operation 1793 [2/8] (7.30ns)   --->   "%WEIGHTS_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1793 'readreq' 'WEIGHTS_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 349 <SV = 348> <Delay = 7.30>
ST_349 : Operation 1794 [1/8] (7.30ns)   --->   "%WEIGHTS_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1794 'readreq' 'WEIGHTS_load_20_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_349 : Operation 1795 [3/3] (1.45ns) (grouped into DSP with root node w_new_83)   --->   "%mul_ln68_20 = mul i5 %sext_ln68_1, i5 %input_load_20_cast204_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1795 'mul' 'mul_ln68_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 350 <SV = 349> <Delay = 7.30>
ST_350 : Operation 1796 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_22_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_22" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1796 'read' 'WEIGHTS_addr_22_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_350 : Operation 1797 [2/3] (1.45ns) (grouped into DSP with root node w_new_83)   --->   "%mul_ln68_20 = mul i5 %sext_ln68_1, i5 %input_load_20_cast204_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1797 'mul' 'mul_ln68_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 351 <SV = 350> <Delay = 2.10>
ST_351 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln68_41 = sext i8 %WEIGHTS_addr_22_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1798 'sext' 'sext_ln68_41' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 1799 [1/3] (0.00ns) (grouped into DSP with root node w_new_83)   --->   "%mul_ln68_20 = mul i5 %sext_ln68_1, i5 %input_load_20_cast204_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1799 'mul' 'mul_ln68_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_351 : Operation 1800 [1/1] (0.00ns) (grouped into DSP with root node w_new_83)   --->   "%sext_ln68_42 = sext i5 %mul_ln68_20" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1800 'sext' 'sext_ln68_42' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 1801 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_83 = add i9 %sext_ln68_42, i9 %sext_ln68_41" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1801 'add' 'w_new_83' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 352 <SV = 351> <Delay = 7.30>
ST_352 : Operation 1802 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_83 = add i9 %sext_ln68_42, i9 %sext_ln68_41" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1802 'add' 'w_new_83' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_352 : Operation 1803 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_83, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1803 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 1804 [1/1] (0.99ns)   --->   "%select_ln70_20 = select i1 %tmp_51, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1804 'select' 'select_ln70_20' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_352 : Operation 1805 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_22_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1805 'writereq' 'WEIGHTS_addr_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 353 <SV = 352> <Delay = 7.30>
ST_353 : Operation 1806 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_22, i8 %select_ln70_20, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1806 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 354 <SV = 353> <Delay = 7.30>
ST_354 : Operation 1807 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_22" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1807 'writeresp' 'WEIGHTS_addr_22_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 355 <SV = 354> <Delay = 7.30>
ST_355 : Operation 1808 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_22" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1808 'writeresp' 'WEIGHTS_addr_22_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 356 <SV = 355> <Delay = 7.30>
ST_356 : Operation 1809 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_22" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1809 'writeresp' 'WEIGHTS_addr_22_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 357 <SV = 356> <Delay = 7.30>
ST_357 : Operation 1810 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_22" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1810 'writeresp' 'WEIGHTS_addr_22_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 358 <SV = 357> <Delay = 7.30>
ST_358 : Operation 1811 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_22" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1811 'writeresp' 'WEIGHTS_addr_22_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_358 : Operation 1812 [1/1] (3.56ns)   --->   "%add_ln67_21 = add i64 %add_ln67, i64 21" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1812 'add' 'add_ln67_21' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 1813 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_23 = getelementptr i8 %WEIGHTS, i64 %add_ln67_21" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1813 'getelementptr' 'WEIGHTS_addr_23' <Predicate = true> <Delay = 0.00>

State 359 <SV = 358> <Delay = 7.30>
ST_359 : Operation 1814 [8/8] (7.30ns)   --->   "%WEIGHTS_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1814 'readreq' 'WEIGHTS_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 360 <SV = 359> <Delay = 7.30>
ST_360 : Operation 1815 [7/8] (7.30ns)   --->   "%WEIGHTS_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1815 'readreq' 'WEIGHTS_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 361 <SV = 360> <Delay = 7.30>
ST_361 : Operation 1816 [6/8] (7.30ns)   --->   "%WEIGHTS_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1816 'readreq' 'WEIGHTS_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 362 <SV = 361> <Delay = 7.30>
ST_362 : Operation 1817 [5/8] (7.30ns)   --->   "%WEIGHTS_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1817 'readreq' 'WEIGHTS_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 363 <SV = 362> <Delay = 7.30>
ST_363 : Operation 1818 [4/8] (7.30ns)   --->   "%WEIGHTS_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1818 'readreq' 'WEIGHTS_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 364 <SV = 363> <Delay = 7.30>
ST_364 : Operation 1819 [3/8] (7.30ns)   --->   "%WEIGHTS_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1819 'readreq' 'WEIGHTS_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 365 <SV = 364> <Delay = 7.30>
ST_365 : Operation 1820 [2/8] (7.30ns)   --->   "%WEIGHTS_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1820 'readreq' 'WEIGHTS_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 366 <SV = 365> <Delay = 7.30>
ST_366 : Operation 1821 [1/8] (7.30ns)   --->   "%WEIGHTS_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1821 'readreq' 'WEIGHTS_load_21_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_366 : Operation 1822 [3/3] (1.45ns) (grouped into DSP with root node w_new_84)   --->   "%mul_ln68_21 = mul i5 %sext_ln68_1, i5 %input_load_21_cast205_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1822 'mul' 'mul_ln68_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 367 <SV = 366> <Delay = 7.30>
ST_367 : Operation 1823 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_23_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_23" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1823 'read' 'WEIGHTS_addr_23_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_367 : Operation 1824 [2/3] (1.45ns) (grouped into DSP with root node w_new_84)   --->   "%mul_ln68_21 = mul i5 %sext_ln68_1, i5 %input_load_21_cast205_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1824 'mul' 'mul_ln68_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 368 <SV = 367> <Delay = 2.10>
ST_368 : Operation 1825 [1/1] (0.00ns)   --->   "%sext_ln68_43 = sext i8 %WEIGHTS_addr_23_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1825 'sext' 'sext_ln68_43' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 1826 [1/3] (0.00ns) (grouped into DSP with root node w_new_84)   --->   "%mul_ln68_21 = mul i5 %sext_ln68_1, i5 %input_load_21_cast205_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1826 'mul' 'mul_ln68_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_368 : Operation 1827 [1/1] (0.00ns) (grouped into DSP with root node w_new_84)   --->   "%sext_ln68_44 = sext i5 %mul_ln68_21" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1827 'sext' 'sext_ln68_44' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 1828 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_84 = add i9 %sext_ln68_44, i9 %sext_ln68_43" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1828 'add' 'w_new_84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 369 <SV = 368> <Delay = 7.30>
ST_369 : Operation 1829 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_84 = add i9 %sext_ln68_44, i9 %sext_ln68_43" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1829 'add' 'w_new_84' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_369 : Operation 1830 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_84, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1830 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 1831 [1/1] (0.99ns)   --->   "%select_ln70_21 = select i1 %tmp_52, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1831 'select' 'select_ln70_21' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_369 : Operation 1832 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_23_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1832 'writereq' 'WEIGHTS_addr_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 370 <SV = 369> <Delay = 7.30>
ST_370 : Operation 1833 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_23, i8 %select_ln70_21, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1833 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 371 <SV = 370> <Delay = 7.30>
ST_371 : Operation 1834 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_23" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1834 'writeresp' 'WEIGHTS_addr_23_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 372 <SV = 371> <Delay = 7.30>
ST_372 : Operation 1835 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_23" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1835 'writeresp' 'WEIGHTS_addr_23_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 373 <SV = 372> <Delay = 7.30>
ST_373 : Operation 1836 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_23" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1836 'writeresp' 'WEIGHTS_addr_23_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 374 <SV = 373> <Delay = 7.30>
ST_374 : Operation 1837 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_23" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1837 'writeresp' 'WEIGHTS_addr_23_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 375 <SV = 374> <Delay = 7.30>
ST_375 : Operation 1838 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_23" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1838 'writeresp' 'WEIGHTS_addr_23_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_375 : Operation 1839 [1/1] (3.56ns)   --->   "%add_ln67_22 = add i64 %add_ln67, i64 22" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1839 'add' 'add_ln67_22' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1840 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_24 = getelementptr i8 %WEIGHTS, i64 %add_ln67_22" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1840 'getelementptr' 'WEIGHTS_addr_24' <Predicate = true> <Delay = 0.00>

State 376 <SV = 375> <Delay = 7.30>
ST_376 : Operation 1841 [8/8] (7.30ns)   --->   "%WEIGHTS_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1841 'readreq' 'WEIGHTS_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 377 <SV = 376> <Delay = 7.30>
ST_377 : Operation 1842 [7/8] (7.30ns)   --->   "%WEIGHTS_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1842 'readreq' 'WEIGHTS_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 378 <SV = 377> <Delay = 7.30>
ST_378 : Operation 1843 [6/8] (7.30ns)   --->   "%WEIGHTS_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1843 'readreq' 'WEIGHTS_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 379 <SV = 378> <Delay = 7.30>
ST_379 : Operation 1844 [5/8] (7.30ns)   --->   "%WEIGHTS_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1844 'readreq' 'WEIGHTS_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 380 <SV = 379> <Delay = 7.30>
ST_380 : Operation 1845 [4/8] (7.30ns)   --->   "%WEIGHTS_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1845 'readreq' 'WEIGHTS_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 381 <SV = 380> <Delay = 7.30>
ST_381 : Operation 1846 [3/8] (7.30ns)   --->   "%WEIGHTS_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1846 'readreq' 'WEIGHTS_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 382 <SV = 381> <Delay = 7.30>
ST_382 : Operation 1847 [2/8] (7.30ns)   --->   "%WEIGHTS_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1847 'readreq' 'WEIGHTS_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 383 <SV = 382> <Delay = 7.30>
ST_383 : Operation 1848 [1/8] (7.30ns)   --->   "%WEIGHTS_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1848 'readreq' 'WEIGHTS_load_22_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_383 : Operation 1849 [3/3] (1.45ns) (grouped into DSP with root node w_new_85)   --->   "%mul_ln68_22 = mul i5 %sext_ln68_1, i5 %input_load_22_cast206_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1849 'mul' 'mul_ln68_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 384 <SV = 383> <Delay = 7.30>
ST_384 : Operation 1850 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_24_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_24" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1850 'read' 'WEIGHTS_addr_24_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_384 : Operation 1851 [2/3] (1.45ns) (grouped into DSP with root node w_new_85)   --->   "%mul_ln68_22 = mul i5 %sext_ln68_1, i5 %input_load_22_cast206_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1851 'mul' 'mul_ln68_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 385 <SV = 384> <Delay = 2.10>
ST_385 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln68_45 = sext i8 %WEIGHTS_addr_24_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1852 'sext' 'sext_ln68_45' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 1853 [1/3] (0.00ns) (grouped into DSP with root node w_new_85)   --->   "%mul_ln68_22 = mul i5 %sext_ln68_1, i5 %input_load_22_cast206_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1853 'mul' 'mul_ln68_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_385 : Operation 1854 [1/1] (0.00ns) (grouped into DSP with root node w_new_85)   --->   "%sext_ln68_46 = sext i5 %mul_ln68_22" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1854 'sext' 'sext_ln68_46' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 1855 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_85 = add i9 %sext_ln68_46, i9 %sext_ln68_45" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1855 'add' 'w_new_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 386 <SV = 385> <Delay = 7.30>
ST_386 : Operation 1856 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_85 = add i9 %sext_ln68_46, i9 %sext_ln68_45" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1856 'add' 'w_new_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_386 : Operation 1857 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_85, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1857 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 1858 [1/1] (0.99ns)   --->   "%select_ln70_22 = select i1 %tmp_53, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1858 'select' 'select_ln70_22' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_386 : Operation 1859 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_24_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1859 'writereq' 'WEIGHTS_addr_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 387 <SV = 386> <Delay = 7.30>
ST_387 : Operation 1860 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_24, i8 %select_ln70_22, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1860 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 388 <SV = 387> <Delay = 7.30>
ST_388 : Operation 1861 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_24" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1861 'writeresp' 'WEIGHTS_addr_24_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 389 <SV = 388> <Delay = 7.30>
ST_389 : Operation 1862 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_24" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1862 'writeresp' 'WEIGHTS_addr_24_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 390 <SV = 389> <Delay = 7.30>
ST_390 : Operation 1863 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_24" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1863 'writeresp' 'WEIGHTS_addr_24_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 391 <SV = 390> <Delay = 7.30>
ST_391 : Operation 1864 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_24" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1864 'writeresp' 'WEIGHTS_addr_24_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 392 <SV = 391> <Delay = 7.30>
ST_392 : Operation 1865 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_24" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1865 'writeresp' 'WEIGHTS_addr_24_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_392 : Operation 1866 [1/1] (3.56ns)   --->   "%add_ln67_23 = add i64 %add_ln67, i64 23" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1866 'add' 'add_ln67_23' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 1867 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_25 = getelementptr i8 %WEIGHTS, i64 %add_ln67_23" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1867 'getelementptr' 'WEIGHTS_addr_25' <Predicate = true> <Delay = 0.00>

State 393 <SV = 392> <Delay = 7.30>
ST_393 : Operation 1868 [8/8] (7.30ns)   --->   "%WEIGHTS_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1868 'readreq' 'WEIGHTS_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 394 <SV = 393> <Delay = 7.30>
ST_394 : Operation 1869 [7/8] (7.30ns)   --->   "%WEIGHTS_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1869 'readreq' 'WEIGHTS_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 395 <SV = 394> <Delay = 7.30>
ST_395 : Operation 1870 [6/8] (7.30ns)   --->   "%WEIGHTS_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1870 'readreq' 'WEIGHTS_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 396 <SV = 395> <Delay = 7.30>
ST_396 : Operation 1871 [5/8] (7.30ns)   --->   "%WEIGHTS_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1871 'readreq' 'WEIGHTS_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 397 <SV = 396> <Delay = 7.30>
ST_397 : Operation 1872 [4/8] (7.30ns)   --->   "%WEIGHTS_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1872 'readreq' 'WEIGHTS_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 398 <SV = 397> <Delay = 7.30>
ST_398 : Operation 1873 [3/8] (7.30ns)   --->   "%WEIGHTS_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1873 'readreq' 'WEIGHTS_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 399 <SV = 398> <Delay = 7.30>
ST_399 : Operation 1874 [2/8] (7.30ns)   --->   "%WEIGHTS_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1874 'readreq' 'WEIGHTS_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 400 <SV = 399> <Delay = 7.30>
ST_400 : Operation 1875 [1/8] (7.30ns)   --->   "%WEIGHTS_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1875 'readreq' 'WEIGHTS_load_23_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_400 : Operation 1876 [3/3] (1.45ns) (grouped into DSP with root node w_new_86)   --->   "%mul_ln68_23 = mul i5 %sext_ln68_1, i5 %input_load_23_cast207_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1876 'mul' 'mul_ln68_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 401 <SV = 400> <Delay = 7.30>
ST_401 : Operation 1877 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_25_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_25" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1877 'read' 'WEIGHTS_addr_25_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_401 : Operation 1878 [2/3] (1.45ns) (grouped into DSP with root node w_new_86)   --->   "%mul_ln68_23 = mul i5 %sext_ln68_1, i5 %input_load_23_cast207_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1878 'mul' 'mul_ln68_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 402 <SV = 401> <Delay = 2.10>
ST_402 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln68_47 = sext i8 %WEIGHTS_addr_25_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1879 'sext' 'sext_ln68_47' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 1880 [1/3] (0.00ns) (grouped into DSP with root node w_new_86)   --->   "%mul_ln68_23 = mul i5 %sext_ln68_1, i5 %input_load_23_cast207_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1880 'mul' 'mul_ln68_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_402 : Operation 1881 [1/1] (0.00ns) (grouped into DSP with root node w_new_86)   --->   "%sext_ln68_48 = sext i5 %mul_ln68_23" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1881 'sext' 'sext_ln68_48' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 1882 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_86 = add i9 %sext_ln68_48, i9 %sext_ln68_47" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1882 'add' 'w_new_86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 403 <SV = 402> <Delay = 7.30>
ST_403 : Operation 1883 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_86 = add i9 %sext_ln68_48, i9 %sext_ln68_47" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1883 'add' 'w_new_86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_403 : Operation 1884 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_86, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1884 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_403 : Operation 1885 [1/1] (0.99ns)   --->   "%select_ln70_23 = select i1 %tmp_54, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1885 'select' 'select_ln70_23' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_403 : Operation 1886 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_25_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1886 'writereq' 'WEIGHTS_addr_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 404 <SV = 403> <Delay = 7.30>
ST_404 : Operation 1887 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_25, i8 %select_ln70_23, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1887 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 405 <SV = 404> <Delay = 7.30>
ST_405 : Operation 1888 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_25_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_25" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1888 'writeresp' 'WEIGHTS_addr_25_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 406 <SV = 405> <Delay = 7.30>
ST_406 : Operation 1889 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_25_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_25" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1889 'writeresp' 'WEIGHTS_addr_25_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 407 <SV = 406> <Delay = 7.30>
ST_407 : Operation 1890 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_25_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_25" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1890 'writeresp' 'WEIGHTS_addr_25_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 408 <SV = 407> <Delay = 7.30>
ST_408 : Operation 1891 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_25_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_25" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1891 'writeresp' 'WEIGHTS_addr_25_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 409 <SV = 408> <Delay = 7.30>
ST_409 : Operation 1892 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_25_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_25" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1892 'writeresp' 'WEIGHTS_addr_25_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_409 : Operation 1893 [1/1] (3.56ns)   --->   "%add_ln67_24 = add i64 %add_ln67, i64 24" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1893 'add' 'add_ln67_24' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 1894 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_26 = getelementptr i8 %WEIGHTS, i64 %add_ln67_24" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1894 'getelementptr' 'WEIGHTS_addr_26' <Predicate = true> <Delay = 0.00>

State 410 <SV = 409> <Delay = 7.30>
ST_410 : Operation 1895 [8/8] (7.30ns)   --->   "%WEIGHTS_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1895 'readreq' 'WEIGHTS_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 411 <SV = 410> <Delay = 7.30>
ST_411 : Operation 1896 [7/8] (7.30ns)   --->   "%WEIGHTS_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1896 'readreq' 'WEIGHTS_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 412 <SV = 411> <Delay = 7.30>
ST_412 : Operation 1897 [6/8] (7.30ns)   --->   "%WEIGHTS_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1897 'readreq' 'WEIGHTS_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 413 <SV = 412> <Delay = 7.30>
ST_413 : Operation 1898 [5/8] (7.30ns)   --->   "%WEIGHTS_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1898 'readreq' 'WEIGHTS_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 414 <SV = 413> <Delay = 7.30>
ST_414 : Operation 1899 [4/8] (7.30ns)   --->   "%WEIGHTS_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1899 'readreq' 'WEIGHTS_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 415 <SV = 414> <Delay = 7.30>
ST_415 : Operation 1900 [3/8] (7.30ns)   --->   "%WEIGHTS_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1900 'readreq' 'WEIGHTS_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 416 <SV = 415> <Delay = 7.30>
ST_416 : Operation 1901 [2/8] (7.30ns)   --->   "%WEIGHTS_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1901 'readreq' 'WEIGHTS_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 417 <SV = 416> <Delay = 7.30>
ST_417 : Operation 1902 [1/8] (7.30ns)   --->   "%WEIGHTS_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1902 'readreq' 'WEIGHTS_load_24_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_417 : Operation 1903 [3/3] (1.45ns) (grouped into DSP with root node w_new_87)   --->   "%mul_ln68_24 = mul i5 %sext_ln68_1, i5 %input_load_24_cast208_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1903 'mul' 'mul_ln68_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 418 <SV = 417> <Delay = 7.30>
ST_418 : Operation 1904 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_26_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_26" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1904 'read' 'WEIGHTS_addr_26_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_418 : Operation 1905 [2/3] (1.45ns) (grouped into DSP with root node w_new_87)   --->   "%mul_ln68_24 = mul i5 %sext_ln68_1, i5 %input_load_24_cast208_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1905 'mul' 'mul_ln68_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 419 <SV = 418> <Delay = 2.10>
ST_419 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln68_49 = sext i8 %WEIGHTS_addr_26_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1906 'sext' 'sext_ln68_49' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 1907 [1/3] (0.00ns) (grouped into DSP with root node w_new_87)   --->   "%mul_ln68_24 = mul i5 %sext_ln68_1, i5 %input_load_24_cast208_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1907 'mul' 'mul_ln68_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_419 : Operation 1908 [1/1] (0.00ns) (grouped into DSP with root node w_new_87)   --->   "%sext_ln68_50 = sext i5 %mul_ln68_24" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1908 'sext' 'sext_ln68_50' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 1909 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_87 = add i9 %sext_ln68_50, i9 %sext_ln68_49" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1909 'add' 'w_new_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 420 <SV = 419> <Delay = 7.30>
ST_420 : Operation 1910 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_87 = add i9 %sext_ln68_50, i9 %sext_ln68_49" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1910 'add' 'w_new_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_420 : Operation 1911 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_87, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1911 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_420 : Operation 1912 [1/1] (0.99ns)   --->   "%select_ln70_24 = select i1 %tmp_55, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1912 'select' 'select_ln70_24' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_420 : Operation 1913 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_26_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1913 'writereq' 'WEIGHTS_addr_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 421 <SV = 420> <Delay = 7.30>
ST_421 : Operation 1914 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_26, i8 %select_ln70_24, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1914 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 422 <SV = 421> <Delay = 7.30>
ST_422 : Operation 1915 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_26_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_26" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1915 'writeresp' 'WEIGHTS_addr_26_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 423 <SV = 422> <Delay = 7.30>
ST_423 : Operation 1916 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_26_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_26" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1916 'writeresp' 'WEIGHTS_addr_26_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 424 <SV = 423> <Delay = 7.30>
ST_424 : Operation 1917 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_26_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_26" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1917 'writeresp' 'WEIGHTS_addr_26_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 425 <SV = 424> <Delay = 7.30>
ST_425 : Operation 1918 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_26_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_26" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1918 'writeresp' 'WEIGHTS_addr_26_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 426 <SV = 425> <Delay = 7.30>
ST_426 : Operation 1919 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_26_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_26" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1919 'writeresp' 'WEIGHTS_addr_26_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_426 : Operation 1920 [1/1] (3.56ns)   --->   "%add_ln67_25 = add i64 %add_ln67, i64 25" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1920 'add' 'add_ln67_25' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 1921 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_27 = getelementptr i8 %WEIGHTS, i64 %add_ln67_25" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1921 'getelementptr' 'WEIGHTS_addr_27' <Predicate = true> <Delay = 0.00>

State 427 <SV = 426> <Delay = 7.30>
ST_427 : Operation 1922 [8/8] (7.30ns)   --->   "%WEIGHTS_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1922 'readreq' 'WEIGHTS_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 428 <SV = 427> <Delay = 7.30>
ST_428 : Operation 1923 [7/8] (7.30ns)   --->   "%WEIGHTS_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1923 'readreq' 'WEIGHTS_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 429 <SV = 428> <Delay = 7.30>
ST_429 : Operation 1924 [6/8] (7.30ns)   --->   "%WEIGHTS_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1924 'readreq' 'WEIGHTS_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 430 <SV = 429> <Delay = 7.30>
ST_430 : Operation 1925 [5/8] (7.30ns)   --->   "%WEIGHTS_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1925 'readreq' 'WEIGHTS_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 431 <SV = 430> <Delay = 7.30>
ST_431 : Operation 1926 [4/8] (7.30ns)   --->   "%WEIGHTS_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1926 'readreq' 'WEIGHTS_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 432 <SV = 431> <Delay = 7.30>
ST_432 : Operation 1927 [3/8] (7.30ns)   --->   "%WEIGHTS_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1927 'readreq' 'WEIGHTS_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 433 <SV = 432> <Delay = 7.30>
ST_433 : Operation 1928 [2/8] (7.30ns)   --->   "%WEIGHTS_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1928 'readreq' 'WEIGHTS_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 434 <SV = 433> <Delay = 7.30>
ST_434 : Operation 1929 [1/8] (7.30ns)   --->   "%WEIGHTS_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1929 'readreq' 'WEIGHTS_load_25_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_434 : Operation 1930 [3/3] (1.45ns) (grouped into DSP with root node w_new_88)   --->   "%mul_ln68_25 = mul i5 %sext_ln68_1, i5 %input_load_25_cast209_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1930 'mul' 'mul_ln68_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 435 <SV = 434> <Delay = 7.30>
ST_435 : Operation 1931 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_27_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_27" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1931 'read' 'WEIGHTS_addr_27_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_435 : Operation 1932 [2/3] (1.45ns) (grouped into DSP with root node w_new_88)   --->   "%mul_ln68_25 = mul i5 %sext_ln68_1, i5 %input_load_25_cast209_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1932 'mul' 'mul_ln68_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 436 <SV = 435> <Delay = 2.10>
ST_436 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln68_51 = sext i8 %WEIGHTS_addr_27_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1933 'sext' 'sext_ln68_51' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 1934 [1/3] (0.00ns) (grouped into DSP with root node w_new_88)   --->   "%mul_ln68_25 = mul i5 %sext_ln68_1, i5 %input_load_25_cast209_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1934 'mul' 'mul_ln68_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_436 : Operation 1935 [1/1] (0.00ns) (grouped into DSP with root node w_new_88)   --->   "%sext_ln68_52 = sext i5 %mul_ln68_25" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1935 'sext' 'sext_ln68_52' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 1936 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_88 = add i9 %sext_ln68_52, i9 %sext_ln68_51" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1936 'add' 'w_new_88' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 437 <SV = 436> <Delay = 7.30>
ST_437 : Operation 1937 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_88 = add i9 %sext_ln68_52, i9 %sext_ln68_51" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1937 'add' 'w_new_88' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_437 : Operation 1938 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_88, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1938 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_437 : Operation 1939 [1/1] (0.99ns)   --->   "%select_ln70_25 = select i1 %tmp_56, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1939 'select' 'select_ln70_25' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_437 : Operation 1940 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_27_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1940 'writereq' 'WEIGHTS_addr_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 438 <SV = 437> <Delay = 7.30>
ST_438 : Operation 1941 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_27, i8 %select_ln70_25, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1941 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 439 <SV = 438> <Delay = 7.30>
ST_439 : Operation 1942 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_27" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1942 'writeresp' 'WEIGHTS_addr_27_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 440 <SV = 439> <Delay = 7.30>
ST_440 : Operation 1943 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_27" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1943 'writeresp' 'WEIGHTS_addr_27_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 441 <SV = 440> <Delay = 7.30>
ST_441 : Operation 1944 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_27" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1944 'writeresp' 'WEIGHTS_addr_27_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 442 <SV = 441> <Delay = 7.30>
ST_442 : Operation 1945 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_27" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1945 'writeresp' 'WEIGHTS_addr_27_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 443 <SV = 442> <Delay = 7.30>
ST_443 : Operation 1946 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_27" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1946 'writeresp' 'WEIGHTS_addr_27_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_443 : Operation 1947 [1/1] (3.56ns)   --->   "%add_ln67_26 = add i64 %add_ln67, i64 26" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1947 'add' 'add_ln67_26' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_443 : Operation 1948 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_28 = getelementptr i8 %WEIGHTS, i64 %add_ln67_26" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1948 'getelementptr' 'WEIGHTS_addr_28' <Predicate = true> <Delay = 0.00>

State 444 <SV = 443> <Delay = 7.30>
ST_444 : Operation 1949 [8/8] (7.30ns)   --->   "%WEIGHTS_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1949 'readreq' 'WEIGHTS_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 445 <SV = 444> <Delay = 7.30>
ST_445 : Operation 1950 [7/8] (7.30ns)   --->   "%WEIGHTS_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1950 'readreq' 'WEIGHTS_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 446 <SV = 445> <Delay = 7.30>
ST_446 : Operation 1951 [6/8] (7.30ns)   --->   "%WEIGHTS_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1951 'readreq' 'WEIGHTS_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 447 <SV = 446> <Delay = 7.30>
ST_447 : Operation 1952 [5/8] (7.30ns)   --->   "%WEIGHTS_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1952 'readreq' 'WEIGHTS_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 448 <SV = 447> <Delay = 7.30>
ST_448 : Operation 1953 [4/8] (7.30ns)   --->   "%WEIGHTS_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1953 'readreq' 'WEIGHTS_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 449 <SV = 448> <Delay = 7.30>
ST_449 : Operation 1954 [3/8] (7.30ns)   --->   "%WEIGHTS_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1954 'readreq' 'WEIGHTS_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 450 <SV = 449> <Delay = 7.30>
ST_450 : Operation 1955 [2/8] (7.30ns)   --->   "%WEIGHTS_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1955 'readreq' 'WEIGHTS_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 451 <SV = 450> <Delay = 7.30>
ST_451 : Operation 1956 [1/8] (7.30ns)   --->   "%WEIGHTS_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1956 'readreq' 'WEIGHTS_load_26_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_451 : Operation 1957 [3/3] (1.45ns) (grouped into DSP with root node w_new_89)   --->   "%mul_ln68_26 = mul i5 %sext_ln68_1, i5 %input_load_26_cast210_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1957 'mul' 'mul_ln68_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 452 <SV = 451> <Delay = 7.30>
ST_452 : Operation 1958 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_28_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_28" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1958 'read' 'WEIGHTS_addr_28_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_452 : Operation 1959 [2/3] (1.45ns) (grouped into DSP with root node w_new_89)   --->   "%mul_ln68_26 = mul i5 %sext_ln68_1, i5 %input_load_26_cast210_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1959 'mul' 'mul_ln68_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 453 <SV = 452> <Delay = 2.10>
ST_453 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln68_53 = sext i8 %WEIGHTS_addr_28_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1960 'sext' 'sext_ln68_53' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 1961 [1/3] (0.00ns) (grouped into DSP with root node w_new_89)   --->   "%mul_ln68_26 = mul i5 %sext_ln68_1, i5 %input_load_26_cast210_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1961 'mul' 'mul_ln68_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_453 : Operation 1962 [1/1] (0.00ns) (grouped into DSP with root node w_new_89)   --->   "%sext_ln68_54 = sext i5 %mul_ln68_26" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1962 'sext' 'sext_ln68_54' <Predicate = true> <Delay = 0.00>
ST_453 : Operation 1963 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_89 = add i9 %sext_ln68_54, i9 %sext_ln68_53" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1963 'add' 'w_new_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 454 <SV = 453> <Delay = 7.30>
ST_454 : Operation 1964 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_89 = add i9 %sext_ln68_54, i9 %sext_ln68_53" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1964 'add' 'w_new_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_454 : Operation 1965 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_89, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1965 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 1966 [1/1] (0.99ns)   --->   "%select_ln70_26 = select i1 %tmp_57, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1966 'select' 'select_ln70_26' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_454 : Operation 1967 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_28_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1967 'writereq' 'WEIGHTS_addr_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 455 <SV = 454> <Delay = 7.30>
ST_455 : Operation 1968 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_28, i8 %select_ln70_26, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1968 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 456 <SV = 455> <Delay = 7.30>
ST_456 : Operation 1969 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_28" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1969 'writeresp' 'WEIGHTS_addr_28_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 457 <SV = 456> <Delay = 7.30>
ST_457 : Operation 1970 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_28" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1970 'writeresp' 'WEIGHTS_addr_28_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 458 <SV = 457> <Delay = 7.30>
ST_458 : Operation 1971 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_28" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1971 'writeresp' 'WEIGHTS_addr_28_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 459 <SV = 458> <Delay = 7.30>
ST_459 : Operation 1972 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_28" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1972 'writeresp' 'WEIGHTS_addr_28_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 460 <SV = 459> <Delay = 7.30>
ST_460 : Operation 1973 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_28" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1973 'writeresp' 'WEIGHTS_addr_28_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_460 : Operation 1974 [1/1] (3.56ns)   --->   "%add_ln67_27 = add i64 %add_ln67, i64 27" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1974 'add' 'add_ln67_27' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_460 : Operation 1975 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_29 = getelementptr i8 %WEIGHTS, i64 %add_ln67_27" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1975 'getelementptr' 'WEIGHTS_addr_29' <Predicate = true> <Delay = 0.00>

State 461 <SV = 460> <Delay = 7.30>
ST_461 : Operation 1976 [8/8] (7.30ns)   --->   "%WEIGHTS_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1976 'readreq' 'WEIGHTS_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 462 <SV = 461> <Delay = 7.30>
ST_462 : Operation 1977 [7/8] (7.30ns)   --->   "%WEIGHTS_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1977 'readreq' 'WEIGHTS_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 463 <SV = 462> <Delay = 7.30>
ST_463 : Operation 1978 [6/8] (7.30ns)   --->   "%WEIGHTS_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1978 'readreq' 'WEIGHTS_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 464 <SV = 463> <Delay = 7.30>
ST_464 : Operation 1979 [5/8] (7.30ns)   --->   "%WEIGHTS_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1979 'readreq' 'WEIGHTS_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 465 <SV = 464> <Delay = 7.30>
ST_465 : Operation 1980 [4/8] (7.30ns)   --->   "%WEIGHTS_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1980 'readreq' 'WEIGHTS_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 466 <SV = 465> <Delay = 7.30>
ST_466 : Operation 1981 [3/8] (7.30ns)   --->   "%WEIGHTS_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1981 'readreq' 'WEIGHTS_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 467 <SV = 466> <Delay = 7.30>
ST_467 : Operation 1982 [2/8] (7.30ns)   --->   "%WEIGHTS_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1982 'readreq' 'WEIGHTS_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 468 <SV = 467> <Delay = 7.30>
ST_468 : Operation 1983 [1/8] (7.30ns)   --->   "%WEIGHTS_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1983 'readreq' 'WEIGHTS_load_27_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_468 : Operation 1984 [3/3] (1.45ns) (grouped into DSP with root node w_new_90)   --->   "%mul_ln68_27 = mul i5 %sext_ln68_1, i5 %input_load_27_cast211_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1984 'mul' 'mul_ln68_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 469 <SV = 468> <Delay = 7.30>
ST_469 : Operation 1985 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_29_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_29" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 1985 'read' 'WEIGHTS_addr_29_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_469 : Operation 1986 [2/3] (1.45ns) (grouped into DSP with root node w_new_90)   --->   "%mul_ln68_27 = mul i5 %sext_ln68_1, i5 %input_load_27_cast211_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1986 'mul' 'mul_ln68_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 470 <SV = 469> <Delay = 2.10>
ST_470 : Operation 1987 [1/1] (0.00ns)   --->   "%sext_ln68_55 = sext i8 %WEIGHTS_addr_29_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1987 'sext' 'sext_ln68_55' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 1988 [1/3] (0.00ns) (grouped into DSP with root node w_new_90)   --->   "%mul_ln68_27 = mul i5 %sext_ln68_1, i5 %input_load_27_cast211_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1988 'mul' 'mul_ln68_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_470 : Operation 1989 [1/1] (0.00ns) (grouped into DSP with root node w_new_90)   --->   "%sext_ln68_56 = sext i5 %mul_ln68_27" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1989 'sext' 'sext_ln68_56' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 1990 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_90 = add i9 %sext_ln68_56, i9 %sext_ln68_55" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1990 'add' 'w_new_90' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 471 <SV = 470> <Delay = 7.30>
ST_471 : Operation 1991 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_90 = add i9 %sext_ln68_56, i9 %sext_ln68_55" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 1991 'add' 'w_new_90' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_471 : Operation 1992 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_90, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1992 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 1993 [1/1] (0.99ns)   --->   "%select_ln70_27 = select i1 %tmp_58, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1993 'select' 'select_ln70_27' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_471 : Operation 1994 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_29_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1994 'writereq' 'WEIGHTS_addr_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 472 <SV = 471> <Delay = 7.30>
ST_472 : Operation 1995 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_29, i8 %select_ln70_27, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1995 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 473 <SV = 472> <Delay = 7.30>
ST_473 : Operation 1996 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_29" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1996 'writeresp' 'WEIGHTS_addr_29_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 474 <SV = 473> <Delay = 7.30>
ST_474 : Operation 1997 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_29" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1997 'writeresp' 'WEIGHTS_addr_29_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 475 <SV = 474> <Delay = 7.30>
ST_475 : Operation 1998 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_29" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1998 'writeresp' 'WEIGHTS_addr_29_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 476 <SV = 475> <Delay = 7.30>
ST_476 : Operation 1999 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_29" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 1999 'writeresp' 'WEIGHTS_addr_29_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 477 <SV = 476> <Delay = 7.30>
ST_477 : Operation 2000 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_29" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2000 'writeresp' 'WEIGHTS_addr_29_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_477 : Operation 2001 [1/1] (3.56ns)   --->   "%add_ln67_28 = add i64 %add_ln67, i64 28" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2001 'add' 'add_ln67_28' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_477 : Operation 2002 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_30 = getelementptr i8 %WEIGHTS, i64 %add_ln67_28" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2002 'getelementptr' 'WEIGHTS_addr_30' <Predicate = true> <Delay = 0.00>

State 478 <SV = 477> <Delay = 7.30>
ST_478 : Operation 2003 [8/8] (7.30ns)   --->   "%WEIGHTS_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2003 'readreq' 'WEIGHTS_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 479 <SV = 478> <Delay = 7.30>
ST_479 : Operation 2004 [7/8] (7.30ns)   --->   "%WEIGHTS_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2004 'readreq' 'WEIGHTS_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 480 <SV = 479> <Delay = 7.30>
ST_480 : Operation 2005 [6/8] (7.30ns)   --->   "%WEIGHTS_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2005 'readreq' 'WEIGHTS_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 481 <SV = 480> <Delay = 7.30>
ST_481 : Operation 2006 [5/8] (7.30ns)   --->   "%WEIGHTS_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2006 'readreq' 'WEIGHTS_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 482 <SV = 481> <Delay = 7.30>
ST_482 : Operation 2007 [4/8] (7.30ns)   --->   "%WEIGHTS_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2007 'readreq' 'WEIGHTS_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 483 <SV = 482> <Delay = 7.30>
ST_483 : Operation 2008 [3/8] (7.30ns)   --->   "%WEIGHTS_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2008 'readreq' 'WEIGHTS_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 484 <SV = 483> <Delay = 7.30>
ST_484 : Operation 2009 [2/8] (7.30ns)   --->   "%WEIGHTS_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2009 'readreq' 'WEIGHTS_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 485 <SV = 484> <Delay = 7.30>
ST_485 : Operation 2010 [1/8] (7.30ns)   --->   "%WEIGHTS_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2010 'readreq' 'WEIGHTS_load_28_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_485 : Operation 2011 [3/3] (1.45ns) (grouped into DSP with root node w_new_91)   --->   "%mul_ln68_28 = mul i5 %sext_ln68_1, i5 %input_load_28_cast212_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2011 'mul' 'mul_ln68_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 486 <SV = 485> <Delay = 7.30>
ST_486 : Operation 2012 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_30_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_30" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2012 'read' 'WEIGHTS_addr_30_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_486 : Operation 2013 [2/3] (1.45ns) (grouped into DSP with root node w_new_91)   --->   "%mul_ln68_28 = mul i5 %sext_ln68_1, i5 %input_load_28_cast212_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2013 'mul' 'mul_ln68_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 487 <SV = 486> <Delay = 2.10>
ST_487 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln68_57 = sext i8 %WEIGHTS_addr_30_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2014 'sext' 'sext_ln68_57' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 2015 [1/3] (0.00ns) (grouped into DSP with root node w_new_91)   --->   "%mul_ln68_28 = mul i5 %sext_ln68_1, i5 %input_load_28_cast212_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2015 'mul' 'mul_ln68_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_487 : Operation 2016 [1/1] (0.00ns) (grouped into DSP with root node w_new_91)   --->   "%sext_ln68_58 = sext i5 %mul_ln68_28" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2016 'sext' 'sext_ln68_58' <Predicate = true> <Delay = 0.00>
ST_487 : Operation 2017 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_91 = add i9 %sext_ln68_58, i9 %sext_ln68_57" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2017 'add' 'w_new_91' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 488 <SV = 487> <Delay = 7.30>
ST_488 : Operation 2018 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_91 = add i9 %sext_ln68_58, i9 %sext_ln68_57" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2018 'add' 'w_new_91' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_488 : Operation 2019 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_91, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2019 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_488 : Operation 2020 [1/1] (0.99ns)   --->   "%select_ln70_28 = select i1 %tmp_59, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2020 'select' 'select_ln70_28' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_488 : Operation 2021 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_30_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2021 'writereq' 'WEIGHTS_addr_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 489 <SV = 488> <Delay = 7.30>
ST_489 : Operation 2022 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_30, i8 %select_ln70_28, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2022 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 490 <SV = 489> <Delay = 7.30>
ST_490 : Operation 2023 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_30" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2023 'writeresp' 'WEIGHTS_addr_30_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 491 <SV = 490> <Delay = 7.30>
ST_491 : Operation 2024 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_30" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2024 'writeresp' 'WEIGHTS_addr_30_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 492 <SV = 491> <Delay = 7.30>
ST_492 : Operation 2025 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_30" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2025 'writeresp' 'WEIGHTS_addr_30_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 493 <SV = 492> <Delay = 7.30>
ST_493 : Operation 2026 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_30" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2026 'writeresp' 'WEIGHTS_addr_30_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 494 <SV = 493> <Delay = 7.30>
ST_494 : Operation 2027 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_30" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2027 'writeresp' 'WEIGHTS_addr_30_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_494 : Operation 2028 [1/1] (3.56ns)   --->   "%add_ln67_29 = add i64 %add_ln67, i64 29" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2028 'add' 'add_ln67_29' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_494 : Operation 2029 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_31 = getelementptr i8 %WEIGHTS, i64 %add_ln67_29" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2029 'getelementptr' 'WEIGHTS_addr_31' <Predicate = true> <Delay = 0.00>

State 495 <SV = 494> <Delay = 7.30>
ST_495 : Operation 2030 [8/8] (7.30ns)   --->   "%WEIGHTS_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2030 'readreq' 'WEIGHTS_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 496 <SV = 495> <Delay = 7.30>
ST_496 : Operation 2031 [7/8] (7.30ns)   --->   "%WEIGHTS_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2031 'readreq' 'WEIGHTS_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 497 <SV = 496> <Delay = 7.30>
ST_497 : Operation 2032 [6/8] (7.30ns)   --->   "%WEIGHTS_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2032 'readreq' 'WEIGHTS_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 498 <SV = 497> <Delay = 7.30>
ST_498 : Operation 2033 [5/8] (7.30ns)   --->   "%WEIGHTS_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2033 'readreq' 'WEIGHTS_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 499 <SV = 498> <Delay = 7.30>
ST_499 : Operation 2034 [4/8] (7.30ns)   --->   "%WEIGHTS_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2034 'readreq' 'WEIGHTS_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 500 <SV = 499> <Delay = 7.30>
ST_500 : Operation 2035 [3/8] (7.30ns)   --->   "%WEIGHTS_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2035 'readreq' 'WEIGHTS_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 501 <SV = 500> <Delay = 7.30>
ST_501 : Operation 2036 [2/8] (7.30ns)   --->   "%WEIGHTS_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2036 'readreq' 'WEIGHTS_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 502 <SV = 501> <Delay = 7.30>
ST_502 : Operation 2037 [1/8] (7.30ns)   --->   "%WEIGHTS_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2037 'readreq' 'WEIGHTS_load_29_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_502 : Operation 2038 [3/3] (1.45ns) (grouped into DSP with root node w_new_92)   --->   "%mul_ln68_29 = mul i5 %sext_ln68_1, i5 %input_load_29_cast213_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2038 'mul' 'mul_ln68_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 503 <SV = 502> <Delay = 7.30>
ST_503 : Operation 2039 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_31_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_31" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2039 'read' 'WEIGHTS_addr_31_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_503 : Operation 2040 [2/3] (1.45ns) (grouped into DSP with root node w_new_92)   --->   "%mul_ln68_29 = mul i5 %sext_ln68_1, i5 %input_load_29_cast213_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2040 'mul' 'mul_ln68_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 504 <SV = 503> <Delay = 2.10>
ST_504 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln68_59 = sext i8 %WEIGHTS_addr_31_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2041 'sext' 'sext_ln68_59' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 2042 [1/3] (0.00ns) (grouped into DSP with root node w_new_92)   --->   "%mul_ln68_29 = mul i5 %sext_ln68_1, i5 %input_load_29_cast213_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2042 'mul' 'mul_ln68_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_504 : Operation 2043 [1/1] (0.00ns) (grouped into DSP with root node w_new_92)   --->   "%sext_ln68_60 = sext i5 %mul_ln68_29" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2043 'sext' 'sext_ln68_60' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 2044 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_92 = add i9 %sext_ln68_60, i9 %sext_ln68_59" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2044 'add' 'w_new_92' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 505 <SV = 504> <Delay = 7.30>
ST_505 : Operation 2045 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_92 = add i9 %sext_ln68_60, i9 %sext_ln68_59" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2045 'add' 'w_new_92' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_505 : Operation 2046 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_92, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2046 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_505 : Operation 2047 [1/1] (0.99ns)   --->   "%select_ln70_29 = select i1 %tmp_60, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2047 'select' 'select_ln70_29' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_505 : Operation 2048 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_31_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2048 'writereq' 'WEIGHTS_addr_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 506 <SV = 505> <Delay = 7.30>
ST_506 : Operation 2049 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_31, i8 %select_ln70_29, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2049 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 507 <SV = 506> <Delay = 7.30>
ST_507 : Operation 2050 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_31" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2050 'writeresp' 'WEIGHTS_addr_31_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 508 <SV = 507> <Delay = 7.30>
ST_508 : Operation 2051 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_31" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2051 'writeresp' 'WEIGHTS_addr_31_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 509 <SV = 508> <Delay = 7.30>
ST_509 : Operation 2052 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_31" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2052 'writeresp' 'WEIGHTS_addr_31_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 510 <SV = 509> <Delay = 7.30>
ST_510 : Operation 2053 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_31" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2053 'writeresp' 'WEIGHTS_addr_31_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 511 <SV = 510> <Delay = 7.30>
ST_511 : Operation 2054 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_31" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2054 'writeresp' 'WEIGHTS_addr_31_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_511 : Operation 2055 [1/1] (3.56ns)   --->   "%add_ln67_30 = add i64 %add_ln67, i64 30" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2055 'add' 'add_ln67_30' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_511 : Operation 2056 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 %add_ln67_30" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2056 'getelementptr' 'WEIGHTS_addr' <Predicate = true> <Delay = 0.00>

State 512 <SV = 511> <Delay = 7.30>
ST_512 : Operation 2057 [8/8] (7.30ns)   --->   "%WEIGHTS_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2057 'readreq' 'WEIGHTS_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 513 <SV = 512> <Delay = 7.30>
ST_513 : Operation 2058 [7/8] (7.30ns)   --->   "%WEIGHTS_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2058 'readreq' 'WEIGHTS_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 514 <SV = 513> <Delay = 7.30>
ST_514 : Operation 2059 [6/8] (7.30ns)   --->   "%WEIGHTS_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2059 'readreq' 'WEIGHTS_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 515 <SV = 514> <Delay = 7.30>
ST_515 : Operation 2060 [5/8] (7.30ns)   --->   "%WEIGHTS_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2060 'readreq' 'WEIGHTS_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 516 <SV = 515> <Delay = 7.30>
ST_516 : Operation 2061 [4/8] (7.30ns)   --->   "%WEIGHTS_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2061 'readreq' 'WEIGHTS_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 517 <SV = 516> <Delay = 7.30>
ST_517 : Operation 2062 [3/8] (7.30ns)   --->   "%WEIGHTS_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2062 'readreq' 'WEIGHTS_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 518 <SV = 517> <Delay = 7.30>
ST_518 : Operation 2063 [2/8] (7.30ns)   --->   "%WEIGHTS_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2063 'readreq' 'WEIGHTS_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 519 <SV = 518> <Delay = 7.30>
ST_519 : Operation 2064 [1/8] (7.30ns)   --->   "%WEIGHTS_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2064 'readreq' 'WEIGHTS_load_30_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_519 : Operation 2065 [3/3] (1.45ns) (grouped into DSP with root node w_new_93)   --->   "%mul_ln68_30 = mul i5 %sext_ln68_1, i5 %input_load_30_cast214_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2065 'mul' 'mul_ln68_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 520 <SV = 519> <Delay = 7.30>
ST_520 : Operation 2066 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2066 'read' 'WEIGHTS_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_520 : Operation 2067 [2/3] (1.45ns) (grouped into DSP with root node w_new_93)   --->   "%mul_ln68_30 = mul i5 %sext_ln68_1, i5 %input_load_30_cast214_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2067 'mul' 'mul_ln68_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 521 <SV = 520> <Delay = 2.10>
ST_521 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln68_61 = sext i8 %WEIGHTS_addr_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2068 'sext' 'sext_ln68_61' <Predicate = true> <Delay = 0.00>
ST_521 : Operation 2069 [1/3] (0.00ns) (grouped into DSP with root node w_new_93)   --->   "%mul_ln68_30 = mul i5 %sext_ln68_1, i5 %input_load_30_cast214_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2069 'mul' 'mul_ln68_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_521 : Operation 2070 [1/1] (0.00ns) (grouped into DSP with root node w_new_93)   --->   "%sext_ln68_62 = sext i5 %mul_ln68_30" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2070 'sext' 'sext_ln68_62' <Predicate = true> <Delay = 0.00>
ST_521 : Operation 2071 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_93 = add i9 %sext_ln68_62, i9 %sext_ln68_61" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2071 'add' 'w_new_93' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 522 <SV = 521> <Delay = 7.30>
ST_522 : Operation 2072 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_93 = add i9 %sext_ln68_62, i9 %sext_ln68_61" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2072 'add' 'w_new_93' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_522 : Operation 2073 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_93, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2073 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 2074 [1/1] (0.99ns)   --->   "%select_ln70_30 = select i1 %tmp_61, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2074 'select' 'select_ln70_30' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_522 : Operation 2075 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_32_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2075 'writereq' 'WEIGHTS_addr_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 523 <SV = 522> <Delay = 7.30>
ST_523 : Operation 2076 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr, i8 %select_ln70_30, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2076 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 524 <SV = 523> <Delay = 7.30>
ST_524 : Operation 2077 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2077 'writeresp' 'WEIGHTS_addr_32_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 525 <SV = 524> <Delay = 7.30>
ST_525 : Operation 2078 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2078 'writeresp' 'WEIGHTS_addr_32_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 526 <SV = 525> <Delay = 7.30>
ST_526 : Operation 2079 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2079 'writeresp' 'WEIGHTS_addr_32_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 527 <SV = 526> <Delay = 7.30>
ST_527 : Operation 2080 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2080 'writeresp' 'WEIGHTS_addr_32_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 528 <SV = 527> <Delay = 7.30>
ST_528 : Operation 2081 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2081 'writeresp' 'WEIGHTS_addr_32_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_528 : Operation 2082 [1/1] (3.56ns)   --->   "%add_ln67_31 = add i64 %add_ln67, i64 31" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2082 'add' 'add_ln67_31' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_528 : Operation 2083 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_32 = getelementptr i8 %WEIGHTS, i64 %add_ln67_31" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2083 'getelementptr' 'WEIGHTS_addr_32' <Predicate = true> <Delay = 0.00>

State 529 <SV = 528> <Delay = 7.30>
ST_529 : Operation 2084 [8/8] (7.30ns)   --->   "%WEIGHTS_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_32, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2084 'readreq' 'WEIGHTS_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 530 <SV = 529> <Delay = 7.30>
ST_530 : Operation 2085 [7/8] (7.30ns)   --->   "%WEIGHTS_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_32, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2085 'readreq' 'WEIGHTS_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 531 <SV = 530> <Delay = 7.30>
ST_531 : Operation 2086 [6/8] (7.30ns)   --->   "%WEIGHTS_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_32, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2086 'readreq' 'WEIGHTS_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 532 <SV = 531> <Delay = 7.30>
ST_532 : Operation 2087 [5/8] (7.30ns)   --->   "%WEIGHTS_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_32, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2087 'readreq' 'WEIGHTS_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 533 <SV = 532> <Delay = 7.30>
ST_533 : Operation 2088 [4/8] (7.30ns)   --->   "%WEIGHTS_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_32, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2088 'readreq' 'WEIGHTS_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 534 <SV = 533> <Delay = 7.30>
ST_534 : Operation 2089 [3/8] (7.30ns)   --->   "%WEIGHTS_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_32, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2089 'readreq' 'WEIGHTS_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 535 <SV = 534> <Delay = 7.30>
ST_535 : Operation 2090 [2/8] (7.30ns)   --->   "%WEIGHTS_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_32, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2090 'readreq' 'WEIGHTS_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 536 <SV = 535> <Delay = 7.30>
ST_536 : Operation 2091 [1/8] (7.30ns)   --->   "%WEIGHTS_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_32, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2091 'readreq' 'WEIGHTS_load_31_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_536 : Operation 2092 [3/3] (1.45ns) (grouped into DSP with root node w_new_94)   --->   "%mul_ln68_31 = mul i5 %sext_ln68_1, i5 %input_load_31_cast215_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2092 'mul' 'mul_ln68_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 537 <SV = 536> <Delay = 7.30>
ST_537 : Operation 2093 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_32_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_32" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2093 'read' 'WEIGHTS_addr_32_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_537 : Operation 2094 [2/3] (1.45ns) (grouped into DSP with root node w_new_94)   --->   "%mul_ln68_31 = mul i5 %sext_ln68_1, i5 %input_load_31_cast215_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2094 'mul' 'mul_ln68_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 538 <SV = 537> <Delay = 2.10>
ST_538 : Operation 2095 [1/1] (0.00ns)   --->   "%sext_ln68_63 = sext i8 %WEIGHTS_addr_32_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2095 'sext' 'sext_ln68_63' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 2096 [1/3] (0.00ns) (grouped into DSP with root node w_new_94)   --->   "%mul_ln68_31 = mul i5 %sext_ln68_1, i5 %input_load_31_cast215_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2096 'mul' 'mul_ln68_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_538 : Operation 2097 [1/1] (0.00ns) (grouped into DSP with root node w_new_94)   --->   "%sext_ln68_64 = sext i5 %mul_ln68_31" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2097 'sext' 'sext_ln68_64' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 2098 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_94 = add i9 %sext_ln68_64, i9 %sext_ln68_63" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2098 'add' 'w_new_94' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 539 <SV = 538> <Delay = 7.30>
ST_539 : Operation 2099 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_94 = add i9 %sext_ln68_64, i9 %sext_ln68_63" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2099 'add' 'w_new_94' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_539 : Operation 2100 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_94, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2100 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_539 : Operation 2101 [1/1] (0.99ns)   --->   "%select_ln70_31 = select i1 %tmp_62, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2101 'select' 'select_ln70_31' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_539 : Operation 2102 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_33_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_32, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2102 'writereq' 'WEIGHTS_addr_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 540 <SV = 539> <Delay = 7.30>
ST_540 : Operation 2103 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_32, i8 %select_ln70_31, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2103 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 541 <SV = 540> <Delay = 7.30>
ST_541 : Operation 2104 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_32" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2104 'writeresp' 'WEIGHTS_addr_33_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 542 <SV = 541> <Delay = 7.30>
ST_542 : Operation 2105 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_32" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2105 'writeresp' 'WEIGHTS_addr_33_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 543 <SV = 542> <Delay = 7.30>
ST_543 : Operation 2106 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_32" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2106 'writeresp' 'WEIGHTS_addr_33_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 544 <SV = 543> <Delay = 7.30>
ST_544 : Operation 2107 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_32" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2107 'writeresp' 'WEIGHTS_addr_33_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 545 <SV = 544> <Delay = 7.30>
ST_545 : Operation 2108 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_32" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2108 'writeresp' 'WEIGHTS_addr_33_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_545 : Operation 2109 [1/1] (3.56ns)   --->   "%add_ln67_32 = add i64 %add_ln67, i64 32" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2109 'add' 'add_ln67_32' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 2110 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_33 = getelementptr i8 %WEIGHTS, i64 %add_ln67_32" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2110 'getelementptr' 'WEIGHTS_addr_33' <Predicate = true> <Delay = 0.00>

State 546 <SV = 545> <Delay = 7.30>
ST_546 : Operation 2111 [8/8] (7.30ns)   --->   "%WEIGHTS_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_33, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2111 'readreq' 'WEIGHTS_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 547 <SV = 546> <Delay = 7.30>
ST_547 : Operation 2112 [7/8] (7.30ns)   --->   "%WEIGHTS_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_33, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2112 'readreq' 'WEIGHTS_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 548 <SV = 547> <Delay = 7.30>
ST_548 : Operation 2113 [6/8] (7.30ns)   --->   "%WEIGHTS_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_33, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2113 'readreq' 'WEIGHTS_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 549 <SV = 548> <Delay = 7.30>
ST_549 : Operation 2114 [5/8] (7.30ns)   --->   "%WEIGHTS_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_33, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2114 'readreq' 'WEIGHTS_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 550 <SV = 549> <Delay = 7.30>
ST_550 : Operation 2115 [4/8] (7.30ns)   --->   "%WEIGHTS_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_33, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2115 'readreq' 'WEIGHTS_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 551 <SV = 550> <Delay = 7.30>
ST_551 : Operation 2116 [3/8] (7.30ns)   --->   "%WEIGHTS_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_33, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2116 'readreq' 'WEIGHTS_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 552 <SV = 551> <Delay = 7.30>
ST_552 : Operation 2117 [2/8] (7.30ns)   --->   "%WEIGHTS_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_33, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2117 'readreq' 'WEIGHTS_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 553 <SV = 552> <Delay = 7.30>
ST_553 : Operation 2118 [1/8] (7.30ns)   --->   "%WEIGHTS_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_33, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2118 'readreq' 'WEIGHTS_load_32_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_553 : Operation 2119 [3/3] (1.45ns) (grouped into DSP with root node w_new_95)   --->   "%mul_ln68_32 = mul i5 %sext_ln68_1, i5 %input_load_32_cast216_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2119 'mul' 'mul_ln68_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 554 <SV = 553> <Delay = 7.30>
ST_554 : Operation 2120 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_33_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_33" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2120 'read' 'WEIGHTS_addr_33_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_554 : Operation 2121 [2/3] (1.45ns) (grouped into DSP with root node w_new_95)   --->   "%mul_ln68_32 = mul i5 %sext_ln68_1, i5 %input_load_32_cast216_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2121 'mul' 'mul_ln68_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 555 <SV = 554> <Delay = 2.10>
ST_555 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln68_65 = sext i8 %WEIGHTS_addr_33_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2122 'sext' 'sext_ln68_65' <Predicate = true> <Delay = 0.00>
ST_555 : Operation 2123 [1/3] (0.00ns) (grouped into DSP with root node w_new_95)   --->   "%mul_ln68_32 = mul i5 %sext_ln68_1, i5 %input_load_32_cast216_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2123 'mul' 'mul_ln68_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_555 : Operation 2124 [1/1] (0.00ns) (grouped into DSP with root node w_new_95)   --->   "%sext_ln68_66 = sext i5 %mul_ln68_32" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2124 'sext' 'sext_ln68_66' <Predicate = true> <Delay = 0.00>
ST_555 : Operation 2125 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_95 = add i9 %sext_ln68_66, i9 %sext_ln68_65" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2125 'add' 'w_new_95' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 556 <SV = 555> <Delay = 7.30>
ST_556 : Operation 2126 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_95 = add i9 %sext_ln68_66, i9 %sext_ln68_65" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2126 'add' 'w_new_95' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_556 : Operation 2127 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_95, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2127 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_556 : Operation 2128 [1/1] (0.99ns)   --->   "%select_ln70_32 = select i1 %tmp_63, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2128 'select' 'select_ln70_32' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_556 : Operation 2129 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_34_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_33, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2129 'writereq' 'WEIGHTS_addr_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 557 <SV = 556> <Delay = 7.30>
ST_557 : Operation 2130 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_33, i8 %select_ln70_32, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2130 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 558 <SV = 557> <Delay = 7.30>
ST_558 : Operation 2131 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_34_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_33" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2131 'writeresp' 'WEIGHTS_addr_34_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 559 <SV = 558> <Delay = 7.30>
ST_559 : Operation 2132 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_34_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_33" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2132 'writeresp' 'WEIGHTS_addr_34_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 560 <SV = 559> <Delay = 7.30>
ST_560 : Operation 2133 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_34_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_33" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2133 'writeresp' 'WEIGHTS_addr_34_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 561 <SV = 560> <Delay = 7.30>
ST_561 : Operation 2134 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_34_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_33" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2134 'writeresp' 'WEIGHTS_addr_34_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 562 <SV = 561> <Delay = 7.30>
ST_562 : Operation 2135 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_34_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_33" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2135 'writeresp' 'WEIGHTS_addr_34_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_562 : Operation 2136 [1/1] (3.56ns)   --->   "%add_ln67_33 = add i64 %add_ln67, i64 33" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2136 'add' 'add_ln67_33' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 2137 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_34 = getelementptr i8 %WEIGHTS, i64 %add_ln67_33" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2137 'getelementptr' 'WEIGHTS_addr_34' <Predicate = true> <Delay = 0.00>

State 563 <SV = 562> <Delay = 7.30>
ST_563 : Operation 2138 [8/8] (7.30ns)   --->   "%WEIGHTS_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_34, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2138 'readreq' 'WEIGHTS_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 564 <SV = 563> <Delay = 7.30>
ST_564 : Operation 2139 [7/8] (7.30ns)   --->   "%WEIGHTS_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_34, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2139 'readreq' 'WEIGHTS_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 565 <SV = 564> <Delay = 7.30>
ST_565 : Operation 2140 [6/8] (7.30ns)   --->   "%WEIGHTS_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_34, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2140 'readreq' 'WEIGHTS_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 566 <SV = 565> <Delay = 7.30>
ST_566 : Operation 2141 [5/8] (7.30ns)   --->   "%WEIGHTS_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_34, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2141 'readreq' 'WEIGHTS_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 567 <SV = 566> <Delay = 7.30>
ST_567 : Operation 2142 [4/8] (7.30ns)   --->   "%WEIGHTS_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_34, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2142 'readreq' 'WEIGHTS_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 568 <SV = 567> <Delay = 7.30>
ST_568 : Operation 2143 [3/8] (7.30ns)   --->   "%WEIGHTS_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_34, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2143 'readreq' 'WEIGHTS_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 569 <SV = 568> <Delay = 7.30>
ST_569 : Operation 2144 [2/8] (7.30ns)   --->   "%WEIGHTS_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_34, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2144 'readreq' 'WEIGHTS_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 570 <SV = 569> <Delay = 7.30>
ST_570 : Operation 2145 [1/8] (7.30ns)   --->   "%WEIGHTS_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_34, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2145 'readreq' 'WEIGHTS_load_33_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_570 : Operation 2146 [3/3] (1.45ns) (grouped into DSP with root node w_new_96)   --->   "%mul_ln68_33 = mul i5 %sext_ln68_1, i5 %input_load_33_cast217_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2146 'mul' 'mul_ln68_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 571 <SV = 570> <Delay = 7.30>
ST_571 : Operation 2147 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_34_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_34" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2147 'read' 'WEIGHTS_addr_34_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_571 : Operation 2148 [2/3] (1.45ns) (grouped into DSP with root node w_new_96)   --->   "%mul_ln68_33 = mul i5 %sext_ln68_1, i5 %input_load_33_cast217_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2148 'mul' 'mul_ln68_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 572 <SV = 571> <Delay = 2.10>
ST_572 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln68_67 = sext i8 %WEIGHTS_addr_34_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2149 'sext' 'sext_ln68_67' <Predicate = true> <Delay = 0.00>
ST_572 : Operation 2150 [1/3] (0.00ns) (grouped into DSP with root node w_new_96)   --->   "%mul_ln68_33 = mul i5 %sext_ln68_1, i5 %input_load_33_cast217_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2150 'mul' 'mul_ln68_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_572 : Operation 2151 [1/1] (0.00ns) (grouped into DSP with root node w_new_96)   --->   "%sext_ln68_68 = sext i5 %mul_ln68_33" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2151 'sext' 'sext_ln68_68' <Predicate = true> <Delay = 0.00>
ST_572 : Operation 2152 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_96 = add i9 %sext_ln68_68, i9 %sext_ln68_67" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2152 'add' 'w_new_96' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 573 <SV = 572> <Delay = 7.30>
ST_573 : Operation 2153 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_96 = add i9 %sext_ln68_68, i9 %sext_ln68_67" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2153 'add' 'w_new_96' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_573 : Operation 2154 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_96, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2154 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 2155 [1/1] (0.99ns)   --->   "%select_ln70_33 = select i1 %tmp_64, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2155 'select' 'select_ln70_33' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_573 : Operation 2156 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_35_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_34, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2156 'writereq' 'WEIGHTS_addr_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 574 <SV = 573> <Delay = 7.30>
ST_574 : Operation 2157 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_34, i8 %select_ln70_33, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2157 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 575 <SV = 574> <Delay = 7.30>
ST_575 : Operation 2158 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_35_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_34" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2158 'writeresp' 'WEIGHTS_addr_35_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 576 <SV = 575> <Delay = 7.30>
ST_576 : Operation 2159 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_35_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_34" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2159 'writeresp' 'WEIGHTS_addr_35_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 577 <SV = 576> <Delay = 7.30>
ST_577 : Operation 2160 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_35_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_34" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2160 'writeresp' 'WEIGHTS_addr_35_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 578 <SV = 577> <Delay = 7.30>
ST_578 : Operation 2161 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_35_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_34" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2161 'writeresp' 'WEIGHTS_addr_35_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 579 <SV = 578> <Delay = 7.30>
ST_579 : Operation 2162 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_35_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_34" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2162 'writeresp' 'WEIGHTS_addr_35_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_579 : Operation 2163 [1/1] (3.56ns)   --->   "%add_ln67_34 = add i64 %add_ln67, i64 34" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2163 'add' 'add_ln67_34' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_579 : Operation 2164 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_35 = getelementptr i8 %WEIGHTS, i64 %add_ln67_34" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2164 'getelementptr' 'WEIGHTS_addr_35' <Predicate = true> <Delay = 0.00>

State 580 <SV = 579> <Delay = 7.30>
ST_580 : Operation 2165 [8/8] (7.30ns)   --->   "%WEIGHTS_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_35, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2165 'readreq' 'WEIGHTS_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 581 <SV = 580> <Delay = 7.30>
ST_581 : Operation 2166 [7/8] (7.30ns)   --->   "%WEIGHTS_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_35, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2166 'readreq' 'WEIGHTS_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 582 <SV = 581> <Delay = 7.30>
ST_582 : Operation 2167 [6/8] (7.30ns)   --->   "%WEIGHTS_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_35, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2167 'readreq' 'WEIGHTS_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 583 <SV = 582> <Delay = 7.30>
ST_583 : Operation 2168 [5/8] (7.30ns)   --->   "%WEIGHTS_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_35, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2168 'readreq' 'WEIGHTS_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 584 <SV = 583> <Delay = 7.30>
ST_584 : Operation 2169 [4/8] (7.30ns)   --->   "%WEIGHTS_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_35, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2169 'readreq' 'WEIGHTS_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 585 <SV = 584> <Delay = 7.30>
ST_585 : Operation 2170 [3/8] (7.30ns)   --->   "%WEIGHTS_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_35, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2170 'readreq' 'WEIGHTS_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 586 <SV = 585> <Delay = 7.30>
ST_586 : Operation 2171 [2/8] (7.30ns)   --->   "%WEIGHTS_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_35, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2171 'readreq' 'WEIGHTS_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 587 <SV = 586> <Delay = 7.30>
ST_587 : Operation 2172 [1/8] (7.30ns)   --->   "%WEIGHTS_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_35, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2172 'readreq' 'WEIGHTS_load_34_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_587 : Operation 2173 [3/3] (1.45ns) (grouped into DSP with root node w_new_97)   --->   "%mul_ln68_34 = mul i5 %sext_ln68_1, i5 %input_load_34_cast218_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2173 'mul' 'mul_ln68_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 588 <SV = 587> <Delay = 7.30>
ST_588 : Operation 2174 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_35_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_35" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2174 'read' 'WEIGHTS_addr_35_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_588 : Operation 2175 [2/3] (1.45ns) (grouped into DSP with root node w_new_97)   --->   "%mul_ln68_34 = mul i5 %sext_ln68_1, i5 %input_load_34_cast218_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2175 'mul' 'mul_ln68_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 589 <SV = 588> <Delay = 2.10>
ST_589 : Operation 2176 [1/1] (0.00ns)   --->   "%sext_ln68_69 = sext i8 %WEIGHTS_addr_35_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2176 'sext' 'sext_ln68_69' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 2177 [1/3] (0.00ns) (grouped into DSP with root node w_new_97)   --->   "%mul_ln68_34 = mul i5 %sext_ln68_1, i5 %input_load_34_cast218_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2177 'mul' 'mul_ln68_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_589 : Operation 2178 [1/1] (0.00ns) (grouped into DSP with root node w_new_97)   --->   "%sext_ln68_70 = sext i5 %mul_ln68_34" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2178 'sext' 'sext_ln68_70' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 2179 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_97 = add i9 %sext_ln68_70, i9 %sext_ln68_69" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2179 'add' 'w_new_97' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 590 <SV = 589> <Delay = 7.30>
ST_590 : Operation 2180 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_97 = add i9 %sext_ln68_70, i9 %sext_ln68_69" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2180 'add' 'w_new_97' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_590 : Operation 2181 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_97, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2181 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_590 : Operation 2182 [1/1] (0.99ns)   --->   "%select_ln70_34 = select i1 %tmp_65, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2182 'select' 'select_ln70_34' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_590 : Operation 2183 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_36_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_35, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2183 'writereq' 'WEIGHTS_addr_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 591 <SV = 590> <Delay = 7.30>
ST_591 : Operation 2184 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_35, i8 %select_ln70_34, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2184 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 592 <SV = 591> <Delay = 7.30>
ST_592 : Operation 2185 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_36_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_35" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2185 'writeresp' 'WEIGHTS_addr_36_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 593 <SV = 592> <Delay = 7.30>
ST_593 : Operation 2186 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_36_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_35" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2186 'writeresp' 'WEIGHTS_addr_36_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 594 <SV = 593> <Delay = 7.30>
ST_594 : Operation 2187 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_36_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_35" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2187 'writeresp' 'WEIGHTS_addr_36_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 595 <SV = 594> <Delay = 7.30>
ST_595 : Operation 2188 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_36_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_35" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2188 'writeresp' 'WEIGHTS_addr_36_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 596 <SV = 595> <Delay = 7.30>
ST_596 : Operation 2189 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_36_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_35" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2189 'writeresp' 'WEIGHTS_addr_36_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_596 : Operation 2190 [1/1] (3.56ns)   --->   "%add_ln67_35 = add i64 %add_ln67, i64 35" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2190 'add' 'add_ln67_35' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 2191 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_36 = getelementptr i8 %WEIGHTS, i64 %add_ln67_35" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2191 'getelementptr' 'WEIGHTS_addr_36' <Predicate = true> <Delay = 0.00>

State 597 <SV = 596> <Delay = 7.30>
ST_597 : Operation 2192 [8/8] (7.30ns)   --->   "%WEIGHTS_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_36, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2192 'readreq' 'WEIGHTS_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 598 <SV = 597> <Delay = 7.30>
ST_598 : Operation 2193 [7/8] (7.30ns)   --->   "%WEIGHTS_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_36, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2193 'readreq' 'WEIGHTS_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 599 <SV = 598> <Delay = 7.30>
ST_599 : Operation 2194 [6/8] (7.30ns)   --->   "%WEIGHTS_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_36, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2194 'readreq' 'WEIGHTS_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 600 <SV = 599> <Delay = 7.30>
ST_600 : Operation 2195 [5/8] (7.30ns)   --->   "%WEIGHTS_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_36, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2195 'readreq' 'WEIGHTS_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 601 <SV = 600> <Delay = 7.30>
ST_601 : Operation 2196 [4/8] (7.30ns)   --->   "%WEIGHTS_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_36, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2196 'readreq' 'WEIGHTS_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 602 <SV = 601> <Delay = 7.30>
ST_602 : Operation 2197 [3/8] (7.30ns)   --->   "%WEIGHTS_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_36, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2197 'readreq' 'WEIGHTS_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 603 <SV = 602> <Delay = 7.30>
ST_603 : Operation 2198 [2/8] (7.30ns)   --->   "%WEIGHTS_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_36, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2198 'readreq' 'WEIGHTS_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 604 <SV = 603> <Delay = 7.30>
ST_604 : Operation 2199 [1/8] (7.30ns)   --->   "%WEIGHTS_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_36, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2199 'readreq' 'WEIGHTS_load_35_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_604 : Operation 2200 [3/3] (1.45ns) (grouped into DSP with root node w_new_98)   --->   "%mul_ln68_35 = mul i5 %sext_ln68_1, i5 %input_load_35_cast219_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2200 'mul' 'mul_ln68_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 605 <SV = 604> <Delay = 7.30>
ST_605 : Operation 2201 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_36_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_36" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2201 'read' 'WEIGHTS_addr_36_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_605 : Operation 2202 [2/3] (1.45ns) (grouped into DSP with root node w_new_98)   --->   "%mul_ln68_35 = mul i5 %sext_ln68_1, i5 %input_load_35_cast219_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2202 'mul' 'mul_ln68_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 606 <SV = 605> <Delay = 2.10>
ST_606 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln68_71 = sext i8 %WEIGHTS_addr_36_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2203 'sext' 'sext_ln68_71' <Predicate = true> <Delay = 0.00>
ST_606 : Operation 2204 [1/3] (0.00ns) (grouped into DSP with root node w_new_98)   --->   "%mul_ln68_35 = mul i5 %sext_ln68_1, i5 %input_load_35_cast219_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2204 'mul' 'mul_ln68_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_606 : Operation 2205 [1/1] (0.00ns) (grouped into DSP with root node w_new_98)   --->   "%sext_ln68_72 = sext i5 %mul_ln68_35" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2205 'sext' 'sext_ln68_72' <Predicate = true> <Delay = 0.00>
ST_606 : Operation 2206 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_98 = add i9 %sext_ln68_72, i9 %sext_ln68_71" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2206 'add' 'w_new_98' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 607 <SV = 606> <Delay = 7.30>
ST_607 : Operation 2207 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_98 = add i9 %sext_ln68_72, i9 %sext_ln68_71" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2207 'add' 'w_new_98' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_607 : Operation 2208 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_98, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2208 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_607 : Operation 2209 [1/1] (0.99ns)   --->   "%select_ln70_35 = select i1 %tmp_66, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2209 'select' 'select_ln70_35' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_607 : Operation 2210 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_37_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_36, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2210 'writereq' 'WEIGHTS_addr_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 608 <SV = 607> <Delay = 7.30>
ST_608 : Operation 2211 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_36, i8 %select_ln70_35, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2211 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 609 <SV = 608> <Delay = 7.30>
ST_609 : Operation 2212 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_37_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_36" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2212 'writeresp' 'WEIGHTS_addr_37_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 610 <SV = 609> <Delay = 7.30>
ST_610 : Operation 2213 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_37_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_36" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2213 'writeresp' 'WEIGHTS_addr_37_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 611 <SV = 610> <Delay = 7.30>
ST_611 : Operation 2214 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_37_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_36" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2214 'writeresp' 'WEIGHTS_addr_37_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 612 <SV = 611> <Delay = 7.30>
ST_612 : Operation 2215 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_37_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_36" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2215 'writeresp' 'WEIGHTS_addr_37_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 613 <SV = 612> <Delay = 7.30>
ST_613 : Operation 2216 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_37_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_36" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2216 'writeresp' 'WEIGHTS_addr_37_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_613 : Operation 2217 [1/1] (3.56ns)   --->   "%add_ln67_36 = add i64 %add_ln67, i64 36" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2217 'add' 'add_ln67_36' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 2218 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_37 = getelementptr i8 %WEIGHTS, i64 %add_ln67_36" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2218 'getelementptr' 'WEIGHTS_addr_37' <Predicate = true> <Delay = 0.00>

State 614 <SV = 613> <Delay = 7.30>
ST_614 : Operation 2219 [8/8] (7.30ns)   --->   "%WEIGHTS_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_37, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2219 'readreq' 'WEIGHTS_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 615 <SV = 614> <Delay = 7.30>
ST_615 : Operation 2220 [7/8] (7.30ns)   --->   "%WEIGHTS_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_37, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2220 'readreq' 'WEIGHTS_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 616 <SV = 615> <Delay = 7.30>
ST_616 : Operation 2221 [6/8] (7.30ns)   --->   "%WEIGHTS_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_37, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2221 'readreq' 'WEIGHTS_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 617 <SV = 616> <Delay = 7.30>
ST_617 : Operation 2222 [5/8] (7.30ns)   --->   "%WEIGHTS_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_37, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2222 'readreq' 'WEIGHTS_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 618 <SV = 617> <Delay = 7.30>
ST_618 : Operation 2223 [4/8] (7.30ns)   --->   "%WEIGHTS_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_37, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2223 'readreq' 'WEIGHTS_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 619 <SV = 618> <Delay = 7.30>
ST_619 : Operation 2224 [3/8] (7.30ns)   --->   "%WEIGHTS_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_37, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2224 'readreq' 'WEIGHTS_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 620 <SV = 619> <Delay = 7.30>
ST_620 : Operation 2225 [2/8] (7.30ns)   --->   "%WEIGHTS_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_37, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2225 'readreq' 'WEIGHTS_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 621 <SV = 620> <Delay = 7.30>
ST_621 : Operation 2226 [1/8] (7.30ns)   --->   "%WEIGHTS_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_37, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2226 'readreq' 'WEIGHTS_load_36_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_621 : Operation 2227 [3/3] (1.45ns) (grouped into DSP with root node w_new_99)   --->   "%mul_ln68_36 = mul i5 %sext_ln68_1, i5 %input_load_36_cast220_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2227 'mul' 'mul_ln68_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 622 <SV = 621> <Delay = 7.30>
ST_622 : Operation 2228 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_37_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_37" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2228 'read' 'WEIGHTS_addr_37_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_622 : Operation 2229 [2/3] (1.45ns) (grouped into DSP with root node w_new_99)   --->   "%mul_ln68_36 = mul i5 %sext_ln68_1, i5 %input_load_36_cast220_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2229 'mul' 'mul_ln68_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 623 <SV = 622> <Delay = 2.10>
ST_623 : Operation 2230 [1/1] (0.00ns)   --->   "%sext_ln68_73 = sext i8 %WEIGHTS_addr_37_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2230 'sext' 'sext_ln68_73' <Predicate = true> <Delay = 0.00>
ST_623 : Operation 2231 [1/3] (0.00ns) (grouped into DSP with root node w_new_99)   --->   "%mul_ln68_36 = mul i5 %sext_ln68_1, i5 %input_load_36_cast220_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2231 'mul' 'mul_ln68_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_623 : Operation 2232 [1/1] (0.00ns) (grouped into DSP with root node w_new_99)   --->   "%sext_ln68_74 = sext i5 %mul_ln68_36" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2232 'sext' 'sext_ln68_74' <Predicate = true> <Delay = 0.00>
ST_623 : Operation 2233 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_99 = add i9 %sext_ln68_74, i9 %sext_ln68_73" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2233 'add' 'w_new_99' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 624 <SV = 623> <Delay = 7.30>
ST_624 : Operation 2234 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_99 = add i9 %sext_ln68_74, i9 %sext_ln68_73" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2234 'add' 'w_new_99' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_624 : Operation 2235 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_99, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2235 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_624 : Operation 2236 [1/1] (0.99ns)   --->   "%select_ln70_36 = select i1 %tmp_67, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2236 'select' 'select_ln70_36' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_624 : Operation 2237 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_38_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_37, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2237 'writereq' 'WEIGHTS_addr_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 625 <SV = 624> <Delay = 7.30>
ST_625 : Operation 2238 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_37, i8 %select_ln70_36, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2238 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 626 <SV = 625> <Delay = 7.30>
ST_626 : Operation 2239 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_38_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_37" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2239 'writeresp' 'WEIGHTS_addr_38_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 627 <SV = 626> <Delay = 7.30>
ST_627 : Operation 2240 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_38_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_37" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2240 'writeresp' 'WEIGHTS_addr_38_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 628 <SV = 627> <Delay = 7.30>
ST_628 : Operation 2241 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_38_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_37" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2241 'writeresp' 'WEIGHTS_addr_38_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 629 <SV = 628> <Delay = 7.30>
ST_629 : Operation 2242 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_38_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_37" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2242 'writeresp' 'WEIGHTS_addr_38_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 630 <SV = 629> <Delay = 7.30>
ST_630 : Operation 2243 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_38_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_37" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2243 'writeresp' 'WEIGHTS_addr_38_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_630 : Operation 2244 [1/1] (3.56ns)   --->   "%add_ln67_37 = add i64 %add_ln67, i64 37" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2244 'add' 'add_ln67_37' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 2245 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_38 = getelementptr i8 %WEIGHTS, i64 %add_ln67_37" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2245 'getelementptr' 'WEIGHTS_addr_38' <Predicate = true> <Delay = 0.00>

State 631 <SV = 630> <Delay = 7.30>
ST_631 : Operation 2246 [8/8] (7.30ns)   --->   "%WEIGHTS_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_38, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2246 'readreq' 'WEIGHTS_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 632 <SV = 631> <Delay = 7.30>
ST_632 : Operation 2247 [7/8] (7.30ns)   --->   "%WEIGHTS_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_38, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2247 'readreq' 'WEIGHTS_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 633 <SV = 632> <Delay = 7.30>
ST_633 : Operation 2248 [6/8] (7.30ns)   --->   "%WEIGHTS_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_38, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2248 'readreq' 'WEIGHTS_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 634 <SV = 633> <Delay = 7.30>
ST_634 : Operation 2249 [5/8] (7.30ns)   --->   "%WEIGHTS_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_38, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2249 'readreq' 'WEIGHTS_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 635 <SV = 634> <Delay = 7.30>
ST_635 : Operation 2250 [4/8] (7.30ns)   --->   "%WEIGHTS_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_38, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2250 'readreq' 'WEIGHTS_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 636 <SV = 635> <Delay = 7.30>
ST_636 : Operation 2251 [3/8] (7.30ns)   --->   "%WEIGHTS_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_38, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2251 'readreq' 'WEIGHTS_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 637 <SV = 636> <Delay = 7.30>
ST_637 : Operation 2252 [2/8] (7.30ns)   --->   "%WEIGHTS_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_38, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2252 'readreq' 'WEIGHTS_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 638 <SV = 637> <Delay = 7.30>
ST_638 : Operation 2253 [1/8] (7.30ns)   --->   "%WEIGHTS_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_38, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2253 'readreq' 'WEIGHTS_load_37_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_638 : Operation 2254 [3/3] (1.45ns) (grouped into DSP with root node w_new_100)   --->   "%mul_ln68_37 = mul i5 %sext_ln68_1, i5 %input_load_37_cast221_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2254 'mul' 'mul_ln68_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 639 <SV = 638> <Delay = 7.30>
ST_639 : Operation 2255 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_38_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_38" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2255 'read' 'WEIGHTS_addr_38_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_639 : Operation 2256 [2/3] (1.45ns) (grouped into DSP with root node w_new_100)   --->   "%mul_ln68_37 = mul i5 %sext_ln68_1, i5 %input_load_37_cast221_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2256 'mul' 'mul_ln68_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 640 <SV = 639> <Delay = 2.10>
ST_640 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln68_75 = sext i8 %WEIGHTS_addr_38_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2257 'sext' 'sext_ln68_75' <Predicate = true> <Delay = 0.00>
ST_640 : Operation 2258 [1/3] (0.00ns) (grouped into DSP with root node w_new_100)   --->   "%mul_ln68_37 = mul i5 %sext_ln68_1, i5 %input_load_37_cast221_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2258 'mul' 'mul_ln68_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_640 : Operation 2259 [1/1] (0.00ns) (grouped into DSP with root node w_new_100)   --->   "%sext_ln68_76 = sext i5 %mul_ln68_37" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2259 'sext' 'sext_ln68_76' <Predicate = true> <Delay = 0.00>
ST_640 : Operation 2260 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_100 = add i9 %sext_ln68_76, i9 %sext_ln68_75" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2260 'add' 'w_new_100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 641 <SV = 640> <Delay = 7.30>
ST_641 : Operation 2261 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_100 = add i9 %sext_ln68_76, i9 %sext_ln68_75" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2261 'add' 'w_new_100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_641 : Operation 2262 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_100, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2262 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_641 : Operation 2263 [1/1] (0.99ns)   --->   "%select_ln70_37 = select i1 %tmp_68, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2263 'select' 'select_ln70_37' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_641 : Operation 2264 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_39_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_38, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2264 'writereq' 'WEIGHTS_addr_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 642 <SV = 641> <Delay = 7.30>
ST_642 : Operation 2265 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_38, i8 %select_ln70_37, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2265 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 643 <SV = 642> <Delay = 7.30>
ST_643 : Operation 2266 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_39_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_38" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2266 'writeresp' 'WEIGHTS_addr_39_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 644 <SV = 643> <Delay = 7.30>
ST_644 : Operation 2267 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_39_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_38" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2267 'writeresp' 'WEIGHTS_addr_39_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 645 <SV = 644> <Delay = 7.30>
ST_645 : Operation 2268 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_39_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_38" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2268 'writeresp' 'WEIGHTS_addr_39_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 646 <SV = 645> <Delay = 7.30>
ST_646 : Operation 2269 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_39_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_38" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2269 'writeresp' 'WEIGHTS_addr_39_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 647 <SV = 646> <Delay = 7.30>
ST_647 : Operation 2270 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_39_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_38" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2270 'writeresp' 'WEIGHTS_addr_39_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_647 : Operation 2271 [1/1] (3.56ns)   --->   "%add_ln67_38 = add i64 %add_ln67, i64 38" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2271 'add' 'add_ln67_38' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 2272 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_39 = getelementptr i8 %WEIGHTS, i64 %add_ln67_38" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2272 'getelementptr' 'WEIGHTS_addr_39' <Predicate = true> <Delay = 0.00>

State 648 <SV = 647> <Delay = 7.30>
ST_648 : Operation 2273 [8/8] (7.30ns)   --->   "%WEIGHTS_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_39, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2273 'readreq' 'WEIGHTS_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 649 <SV = 648> <Delay = 7.30>
ST_649 : Operation 2274 [7/8] (7.30ns)   --->   "%WEIGHTS_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_39, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2274 'readreq' 'WEIGHTS_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 650 <SV = 649> <Delay = 7.30>
ST_650 : Operation 2275 [6/8] (7.30ns)   --->   "%WEIGHTS_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_39, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2275 'readreq' 'WEIGHTS_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 651 <SV = 650> <Delay = 7.30>
ST_651 : Operation 2276 [5/8] (7.30ns)   --->   "%WEIGHTS_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_39, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2276 'readreq' 'WEIGHTS_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 652 <SV = 651> <Delay = 7.30>
ST_652 : Operation 2277 [4/8] (7.30ns)   --->   "%WEIGHTS_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_39, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2277 'readreq' 'WEIGHTS_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 653 <SV = 652> <Delay = 7.30>
ST_653 : Operation 2278 [3/8] (7.30ns)   --->   "%WEIGHTS_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_39, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2278 'readreq' 'WEIGHTS_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 654 <SV = 653> <Delay = 7.30>
ST_654 : Operation 2279 [2/8] (7.30ns)   --->   "%WEIGHTS_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_39, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2279 'readreq' 'WEIGHTS_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 655 <SV = 654> <Delay = 7.30>
ST_655 : Operation 2280 [1/8] (7.30ns)   --->   "%WEIGHTS_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_39, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2280 'readreq' 'WEIGHTS_load_38_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_655 : Operation 2281 [3/3] (1.45ns) (grouped into DSP with root node w_new_101)   --->   "%mul_ln68_38 = mul i5 %sext_ln68_1, i5 %input_load_38_cast222_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2281 'mul' 'mul_ln68_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 656 <SV = 655> <Delay = 7.30>
ST_656 : Operation 2282 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_39_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_39" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2282 'read' 'WEIGHTS_addr_39_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_656 : Operation 2283 [2/3] (1.45ns) (grouped into DSP with root node w_new_101)   --->   "%mul_ln68_38 = mul i5 %sext_ln68_1, i5 %input_load_38_cast222_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2283 'mul' 'mul_ln68_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 657 <SV = 656> <Delay = 2.10>
ST_657 : Operation 2284 [1/1] (0.00ns)   --->   "%sext_ln68_77 = sext i8 %WEIGHTS_addr_39_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2284 'sext' 'sext_ln68_77' <Predicate = true> <Delay = 0.00>
ST_657 : Operation 2285 [1/3] (0.00ns) (grouped into DSP with root node w_new_101)   --->   "%mul_ln68_38 = mul i5 %sext_ln68_1, i5 %input_load_38_cast222_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2285 'mul' 'mul_ln68_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_657 : Operation 2286 [1/1] (0.00ns) (grouped into DSP with root node w_new_101)   --->   "%sext_ln68_78 = sext i5 %mul_ln68_38" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2286 'sext' 'sext_ln68_78' <Predicate = true> <Delay = 0.00>
ST_657 : Operation 2287 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_101 = add i9 %sext_ln68_78, i9 %sext_ln68_77" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2287 'add' 'w_new_101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 658 <SV = 657> <Delay = 7.30>
ST_658 : Operation 2288 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_101 = add i9 %sext_ln68_78, i9 %sext_ln68_77" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2288 'add' 'w_new_101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_658 : Operation 2289 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_101, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2289 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_658 : Operation 2290 [1/1] (0.99ns)   --->   "%select_ln70_38 = select i1 %tmp_69, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2290 'select' 'select_ln70_38' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_658 : Operation 2291 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_40_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_39, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2291 'writereq' 'WEIGHTS_addr_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 659 <SV = 658> <Delay = 7.30>
ST_659 : Operation 2292 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_39, i8 %select_ln70_38, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2292 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 660 <SV = 659> <Delay = 7.30>
ST_660 : Operation 2293 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_40_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_39" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2293 'writeresp' 'WEIGHTS_addr_40_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 661 <SV = 660> <Delay = 7.30>
ST_661 : Operation 2294 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_40_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_39" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2294 'writeresp' 'WEIGHTS_addr_40_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 662 <SV = 661> <Delay = 7.30>
ST_662 : Operation 2295 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_40_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_39" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2295 'writeresp' 'WEIGHTS_addr_40_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 663 <SV = 662> <Delay = 7.30>
ST_663 : Operation 2296 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_40_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_39" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2296 'writeresp' 'WEIGHTS_addr_40_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 664 <SV = 663> <Delay = 7.30>
ST_664 : Operation 2297 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_40_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_39" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2297 'writeresp' 'WEIGHTS_addr_40_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_664 : Operation 2298 [1/1] (3.56ns)   --->   "%add_ln67_39 = add i64 %add_ln67, i64 39" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2298 'add' 'add_ln67_39' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 2299 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_40 = getelementptr i8 %WEIGHTS, i64 %add_ln67_39" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2299 'getelementptr' 'WEIGHTS_addr_40' <Predicate = true> <Delay = 0.00>

State 665 <SV = 664> <Delay = 7.30>
ST_665 : Operation 2300 [8/8] (7.30ns)   --->   "%WEIGHTS_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_40, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2300 'readreq' 'WEIGHTS_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 666 <SV = 665> <Delay = 7.30>
ST_666 : Operation 2301 [7/8] (7.30ns)   --->   "%WEIGHTS_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_40, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2301 'readreq' 'WEIGHTS_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 667 <SV = 666> <Delay = 7.30>
ST_667 : Operation 2302 [6/8] (7.30ns)   --->   "%WEIGHTS_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_40, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2302 'readreq' 'WEIGHTS_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 668 <SV = 667> <Delay = 7.30>
ST_668 : Operation 2303 [5/8] (7.30ns)   --->   "%WEIGHTS_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_40, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2303 'readreq' 'WEIGHTS_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 669 <SV = 668> <Delay = 7.30>
ST_669 : Operation 2304 [4/8] (7.30ns)   --->   "%WEIGHTS_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_40, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2304 'readreq' 'WEIGHTS_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 670 <SV = 669> <Delay = 7.30>
ST_670 : Operation 2305 [3/8] (7.30ns)   --->   "%WEIGHTS_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_40, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2305 'readreq' 'WEIGHTS_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 671 <SV = 670> <Delay = 7.30>
ST_671 : Operation 2306 [2/8] (7.30ns)   --->   "%WEIGHTS_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_40, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2306 'readreq' 'WEIGHTS_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 672 <SV = 671> <Delay = 7.30>
ST_672 : Operation 2307 [1/8] (7.30ns)   --->   "%WEIGHTS_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_40, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2307 'readreq' 'WEIGHTS_load_39_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_672 : Operation 2308 [3/3] (1.45ns) (grouped into DSP with root node w_new_102)   --->   "%mul_ln68_39 = mul i5 %sext_ln68_1, i5 %input_load_39_cast223_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2308 'mul' 'mul_ln68_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 673 <SV = 672> <Delay = 7.30>
ST_673 : Operation 2309 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_40_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_40" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2309 'read' 'WEIGHTS_addr_40_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_673 : Operation 2310 [2/3] (1.45ns) (grouped into DSP with root node w_new_102)   --->   "%mul_ln68_39 = mul i5 %sext_ln68_1, i5 %input_load_39_cast223_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2310 'mul' 'mul_ln68_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 674 <SV = 673> <Delay = 2.10>
ST_674 : Operation 2311 [1/1] (0.00ns)   --->   "%sext_ln68_79 = sext i8 %WEIGHTS_addr_40_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2311 'sext' 'sext_ln68_79' <Predicate = true> <Delay = 0.00>
ST_674 : Operation 2312 [1/3] (0.00ns) (grouped into DSP with root node w_new_102)   --->   "%mul_ln68_39 = mul i5 %sext_ln68_1, i5 %input_load_39_cast223_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2312 'mul' 'mul_ln68_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_674 : Operation 2313 [1/1] (0.00ns) (grouped into DSP with root node w_new_102)   --->   "%sext_ln68_80 = sext i5 %mul_ln68_39" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2313 'sext' 'sext_ln68_80' <Predicate = true> <Delay = 0.00>
ST_674 : Operation 2314 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_102 = add i9 %sext_ln68_80, i9 %sext_ln68_79" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2314 'add' 'w_new_102' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 675 <SV = 674> <Delay = 7.30>
ST_675 : Operation 2315 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_102 = add i9 %sext_ln68_80, i9 %sext_ln68_79" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2315 'add' 'w_new_102' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_675 : Operation 2316 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_102, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2316 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_675 : Operation 2317 [1/1] (0.99ns)   --->   "%select_ln70_39 = select i1 %tmp_70, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2317 'select' 'select_ln70_39' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_675 : Operation 2318 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_41_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_40, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2318 'writereq' 'WEIGHTS_addr_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 676 <SV = 675> <Delay = 7.30>
ST_676 : Operation 2319 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_40, i8 %select_ln70_39, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2319 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 677 <SV = 676> <Delay = 7.30>
ST_677 : Operation 2320 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_41_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_40" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2320 'writeresp' 'WEIGHTS_addr_41_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 678 <SV = 677> <Delay = 7.30>
ST_678 : Operation 2321 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_41_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_40" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2321 'writeresp' 'WEIGHTS_addr_41_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 679 <SV = 678> <Delay = 7.30>
ST_679 : Operation 2322 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_41_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_40" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2322 'writeresp' 'WEIGHTS_addr_41_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 680 <SV = 679> <Delay = 7.30>
ST_680 : Operation 2323 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_41_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_40" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2323 'writeresp' 'WEIGHTS_addr_41_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 681 <SV = 680> <Delay = 7.30>
ST_681 : Operation 2324 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_41_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_40" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2324 'writeresp' 'WEIGHTS_addr_41_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_681 : Operation 2325 [1/1] (3.56ns)   --->   "%add_ln67_40 = add i64 %add_ln67, i64 40" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2325 'add' 'add_ln67_40' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 2326 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_41 = getelementptr i8 %WEIGHTS, i64 %add_ln67_40" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2326 'getelementptr' 'WEIGHTS_addr_41' <Predicate = true> <Delay = 0.00>

State 682 <SV = 681> <Delay = 7.30>
ST_682 : Operation 2327 [8/8] (7.30ns)   --->   "%WEIGHTS_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_41, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2327 'readreq' 'WEIGHTS_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 683 <SV = 682> <Delay = 7.30>
ST_683 : Operation 2328 [7/8] (7.30ns)   --->   "%WEIGHTS_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_41, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2328 'readreq' 'WEIGHTS_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 684 <SV = 683> <Delay = 7.30>
ST_684 : Operation 2329 [6/8] (7.30ns)   --->   "%WEIGHTS_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_41, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2329 'readreq' 'WEIGHTS_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 685 <SV = 684> <Delay = 7.30>
ST_685 : Operation 2330 [5/8] (7.30ns)   --->   "%WEIGHTS_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_41, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2330 'readreq' 'WEIGHTS_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 686 <SV = 685> <Delay = 7.30>
ST_686 : Operation 2331 [4/8] (7.30ns)   --->   "%WEIGHTS_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_41, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2331 'readreq' 'WEIGHTS_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 687 <SV = 686> <Delay = 7.30>
ST_687 : Operation 2332 [3/8] (7.30ns)   --->   "%WEIGHTS_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_41, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2332 'readreq' 'WEIGHTS_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 688 <SV = 687> <Delay = 7.30>
ST_688 : Operation 2333 [2/8] (7.30ns)   --->   "%WEIGHTS_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_41, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2333 'readreq' 'WEIGHTS_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 689 <SV = 688> <Delay = 7.30>
ST_689 : Operation 2334 [1/8] (7.30ns)   --->   "%WEIGHTS_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_41, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2334 'readreq' 'WEIGHTS_load_40_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_689 : Operation 2335 [3/3] (1.45ns) (grouped into DSP with root node w_new_103)   --->   "%mul_ln68_40 = mul i5 %sext_ln68_1, i5 %input_load_40_cast224_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2335 'mul' 'mul_ln68_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 690 <SV = 689> <Delay = 7.30>
ST_690 : Operation 2336 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_41_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_41" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2336 'read' 'WEIGHTS_addr_41_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_690 : Operation 2337 [2/3] (1.45ns) (grouped into DSP with root node w_new_103)   --->   "%mul_ln68_40 = mul i5 %sext_ln68_1, i5 %input_load_40_cast224_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2337 'mul' 'mul_ln68_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 691 <SV = 690> <Delay = 2.10>
ST_691 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln68_81 = sext i8 %WEIGHTS_addr_41_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2338 'sext' 'sext_ln68_81' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 2339 [1/3] (0.00ns) (grouped into DSP with root node w_new_103)   --->   "%mul_ln68_40 = mul i5 %sext_ln68_1, i5 %input_load_40_cast224_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2339 'mul' 'mul_ln68_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_691 : Operation 2340 [1/1] (0.00ns) (grouped into DSP with root node w_new_103)   --->   "%sext_ln68_82 = sext i5 %mul_ln68_40" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2340 'sext' 'sext_ln68_82' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 2341 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_103 = add i9 %sext_ln68_82, i9 %sext_ln68_81" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2341 'add' 'w_new_103' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 692 <SV = 691> <Delay = 7.30>
ST_692 : Operation 2342 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_103 = add i9 %sext_ln68_82, i9 %sext_ln68_81" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2342 'add' 'w_new_103' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_692 : Operation 2343 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_103, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2343 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 2344 [1/1] (0.99ns)   --->   "%select_ln70_40 = select i1 %tmp_71, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2344 'select' 'select_ln70_40' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_692 : Operation 2345 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_42_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_41, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2345 'writereq' 'WEIGHTS_addr_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 693 <SV = 692> <Delay = 7.30>
ST_693 : Operation 2346 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_41, i8 %select_ln70_40, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2346 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 694 <SV = 693> <Delay = 7.30>
ST_694 : Operation 2347 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_42_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_41" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2347 'writeresp' 'WEIGHTS_addr_42_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 695 <SV = 694> <Delay = 7.30>
ST_695 : Operation 2348 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_42_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_41" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2348 'writeresp' 'WEIGHTS_addr_42_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 696 <SV = 695> <Delay = 7.30>
ST_696 : Operation 2349 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_42_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_41" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2349 'writeresp' 'WEIGHTS_addr_42_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 697 <SV = 696> <Delay = 7.30>
ST_697 : Operation 2350 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_42_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_41" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2350 'writeresp' 'WEIGHTS_addr_42_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 698 <SV = 697> <Delay = 7.30>
ST_698 : Operation 2351 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_42_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_41" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2351 'writeresp' 'WEIGHTS_addr_42_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_698 : Operation 2352 [1/1] (3.56ns)   --->   "%add_ln67_41 = add i64 %add_ln67, i64 41" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2352 'add' 'add_ln67_41' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_698 : Operation 2353 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_42 = getelementptr i8 %WEIGHTS, i64 %add_ln67_41" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2353 'getelementptr' 'WEIGHTS_addr_42' <Predicate = true> <Delay = 0.00>

State 699 <SV = 698> <Delay = 7.30>
ST_699 : Operation 2354 [8/8] (7.30ns)   --->   "%WEIGHTS_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_42, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2354 'readreq' 'WEIGHTS_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 700 <SV = 699> <Delay = 7.30>
ST_700 : Operation 2355 [7/8] (7.30ns)   --->   "%WEIGHTS_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_42, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2355 'readreq' 'WEIGHTS_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 701 <SV = 700> <Delay = 7.30>
ST_701 : Operation 2356 [6/8] (7.30ns)   --->   "%WEIGHTS_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_42, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2356 'readreq' 'WEIGHTS_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 702 <SV = 701> <Delay = 7.30>
ST_702 : Operation 2357 [5/8] (7.30ns)   --->   "%WEIGHTS_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_42, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2357 'readreq' 'WEIGHTS_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 703 <SV = 702> <Delay = 7.30>
ST_703 : Operation 2358 [4/8] (7.30ns)   --->   "%WEIGHTS_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_42, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2358 'readreq' 'WEIGHTS_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 704 <SV = 703> <Delay = 7.30>
ST_704 : Operation 2359 [3/8] (7.30ns)   --->   "%WEIGHTS_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_42, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2359 'readreq' 'WEIGHTS_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 705 <SV = 704> <Delay = 7.30>
ST_705 : Operation 2360 [2/8] (7.30ns)   --->   "%WEIGHTS_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_42, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2360 'readreq' 'WEIGHTS_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 706 <SV = 705> <Delay = 7.30>
ST_706 : Operation 2361 [1/8] (7.30ns)   --->   "%WEIGHTS_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_42, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2361 'readreq' 'WEIGHTS_load_41_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_706 : Operation 2362 [3/3] (1.45ns) (grouped into DSP with root node w_new_104)   --->   "%mul_ln68_41 = mul i5 %sext_ln68_1, i5 %input_load_41_cast225_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2362 'mul' 'mul_ln68_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 707 <SV = 706> <Delay = 7.30>
ST_707 : Operation 2363 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_42_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_42" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2363 'read' 'WEIGHTS_addr_42_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_707 : Operation 2364 [2/3] (1.45ns) (grouped into DSP with root node w_new_104)   --->   "%mul_ln68_41 = mul i5 %sext_ln68_1, i5 %input_load_41_cast225_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2364 'mul' 'mul_ln68_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 708 <SV = 707> <Delay = 2.10>
ST_708 : Operation 2365 [1/1] (0.00ns)   --->   "%sext_ln68_83 = sext i8 %WEIGHTS_addr_42_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2365 'sext' 'sext_ln68_83' <Predicate = true> <Delay = 0.00>
ST_708 : Operation 2366 [1/3] (0.00ns) (grouped into DSP with root node w_new_104)   --->   "%mul_ln68_41 = mul i5 %sext_ln68_1, i5 %input_load_41_cast225_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2366 'mul' 'mul_ln68_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_708 : Operation 2367 [1/1] (0.00ns) (grouped into DSP with root node w_new_104)   --->   "%sext_ln68_84 = sext i5 %mul_ln68_41" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2367 'sext' 'sext_ln68_84' <Predicate = true> <Delay = 0.00>
ST_708 : Operation 2368 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_104 = add i9 %sext_ln68_84, i9 %sext_ln68_83" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2368 'add' 'w_new_104' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 709 <SV = 708> <Delay = 7.30>
ST_709 : Operation 2369 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_104 = add i9 %sext_ln68_84, i9 %sext_ln68_83" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2369 'add' 'w_new_104' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_709 : Operation 2370 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_104, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2370 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_709 : Operation 2371 [1/1] (0.99ns)   --->   "%select_ln70_41 = select i1 %tmp_72, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2371 'select' 'select_ln70_41' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_709 : Operation 2372 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_43_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_42, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2372 'writereq' 'WEIGHTS_addr_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 710 <SV = 709> <Delay = 7.30>
ST_710 : Operation 2373 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_42, i8 %select_ln70_41, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2373 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 711 <SV = 710> <Delay = 7.30>
ST_711 : Operation 2374 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_43_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_42" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2374 'writeresp' 'WEIGHTS_addr_43_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 712 <SV = 711> <Delay = 7.30>
ST_712 : Operation 2375 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_43_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_42" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2375 'writeresp' 'WEIGHTS_addr_43_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 713 <SV = 712> <Delay = 7.30>
ST_713 : Operation 2376 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_43_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_42" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2376 'writeresp' 'WEIGHTS_addr_43_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 714 <SV = 713> <Delay = 7.30>
ST_714 : Operation 2377 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_43_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_42" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2377 'writeresp' 'WEIGHTS_addr_43_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 715 <SV = 714> <Delay = 7.30>
ST_715 : Operation 2378 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_43_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_42" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2378 'writeresp' 'WEIGHTS_addr_43_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_715 : Operation 2379 [1/1] (3.56ns)   --->   "%add_ln67_42 = add i64 %add_ln67, i64 42" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2379 'add' 'add_ln67_42' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_715 : Operation 2380 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_43 = getelementptr i8 %WEIGHTS, i64 %add_ln67_42" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2380 'getelementptr' 'WEIGHTS_addr_43' <Predicate = true> <Delay = 0.00>

State 716 <SV = 715> <Delay = 7.30>
ST_716 : Operation 2381 [8/8] (7.30ns)   --->   "%WEIGHTS_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_43, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2381 'readreq' 'WEIGHTS_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 717 <SV = 716> <Delay = 7.30>
ST_717 : Operation 2382 [7/8] (7.30ns)   --->   "%WEIGHTS_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_43, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2382 'readreq' 'WEIGHTS_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 718 <SV = 717> <Delay = 7.30>
ST_718 : Operation 2383 [6/8] (7.30ns)   --->   "%WEIGHTS_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_43, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2383 'readreq' 'WEIGHTS_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 719 <SV = 718> <Delay = 7.30>
ST_719 : Operation 2384 [5/8] (7.30ns)   --->   "%WEIGHTS_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_43, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2384 'readreq' 'WEIGHTS_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 720 <SV = 719> <Delay = 7.30>
ST_720 : Operation 2385 [4/8] (7.30ns)   --->   "%WEIGHTS_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_43, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2385 'readreq' 'WEIGHTS_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 721 <SV = 720> <Delay = 7.30>
ST_721 : Operation 2386 [3/8] (7.30ns)   --->   "%WEIGHTS_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_43, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2386 'readreq' 'WEIGHTS_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 722 <SV = 721> <Delay = 7.30>
ST_722 : Operation 2387 [2/8] (7.30ns)   --->   "%WEIGHTS_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_43, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2387 'readreq' 'WEIGHTS_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 723 <SV = 722> <Delay = 7.30>
ST_723 : Operation 2388 [1/8] (7.30ns)   --->   "%WEIGHTS_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_43, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2388 'readreq' 'WEIGHTS_load_42_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_723 : Operation 2389 [3/3] (1.45ns) (grouped into DSP with root node w_new_105)   --->   "%mul_ln68_42 = mul i5 %sext_ln68_1, i5 %input_load_42_cast226_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2389 'mul' 'mul_ln68_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 724 <SV = 723> <Delay = 7.30>
ST_724 : Operation 2390 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_43_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_43" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2390 'read' 'WEIGHTS_addr_43_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_724 : Operation 2391 [2/3] (1.45ns) (grouped into DSP with root node w_new_105)   --->   "%mul_ln68_42 = mul i5 %sext_ln68_1, i5 %input_load_42_cast226_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2391 'mul' 'mul_ln68_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 725 <SV = 724> <Delay = 2.10>
ST_725 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln68_85 = sext i8 %WEIGHTS_addr_43_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2392 'sext' 'sext_ln68_85' <Predicate = true> <Delay = 0.00>
ST_725 : Operation 2393 [1/3] (0.00ns) (grouped into DSP with root node w_new_105)   --->   "%mul_ln68_42 = mul i5 %sext_ln68_1, i5 %input_load_42_cast226_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2393 'mul' 'mul_ln68_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_725 : Operation 2394 [1/1] (0.00ns) (grouped into DSP with root node w_new_105)   --->   "%sext_ln68_86 = sext i5 %mul_ln68_42" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2394 'sext' 'sext_ln68_86' <Predicate = true> <Delay = 0.00>
ST_725 : Operation 2395 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_105 = add i9 %sext_ln68_86, i9 %sext_ln68_85" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2395 'add' 'w_new_105' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 726 <SV = 725> <Delay = 7.30>
ST_726 : Operation 2396 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_105 = add i9 %sext_ln68_86, i9 %sext_ln68_85" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2396 'add' 'w_new_105' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_726 : Operation 2397 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_105, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2397 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_726 : Operation 2398 [1/1] (0.99ns)   --->   "%select_ln70_42 = select i1 %tmp_73, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2398 'select' 'select_ln70_42' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_726 : Operation 2399 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_44_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_43, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2399 'writereq' 'WEIGHTS_addr_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 727 <SV = 726> <Delay = 7.30>
ST_727 : Operation 2400 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_43, i8 %select_ln70_42, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2400 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 728 <SV = 727> <Delay = 7.30>
ST_728 : Operation 2401 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_44_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_43" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2401 'writeresp' 'WEIGHTS_addr_44_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 729 <SV = 728> <Delay = 7.30>
ST_729 : Operation 2402 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_44_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_43" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2402 'writeresp' 'WEIGHTS_addr_44_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 730 <SV = 729> <Delay = 7.30>
ST_730 : Operation 2403 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_44_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_43" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2403 'writeresp' 'WEIGHTS_addr_44_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 731 <SV = 730> <Delay = 7.30>
ST_731 : Operation 2404 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_44_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_43" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2404 'writeresp' 'WEIGHTS_addr_44_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 732 <SV = 731> <Delay = 7.30>
ST_732 : Operation 2405 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_44_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_43" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2405 'writeresp' 'WEIGHTS_addr_44_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_732 : Operation 2406 [1/1] (3.56ns)   --->   "%add_ln67_43 = add i64 %add_ln67, i64 43" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2406 'add' 'add_ln67_43' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 2407 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_44 = getelementptr i8 %WEIGHTS, i64 %add_ln67_43" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2407 'getelementptr' 'WEIGHTS_addr_44' <Predicate = true> <Delay = 0.00>

State 733 <SV = 732> <Delay = 7.30>
ST_733 : Operation 2408 [8/8] (7.30ns)   --->   "%WEIGHTS_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_44, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2408 'readreq' 'WEIGHTS_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 734 <SV = 733> <Delay = 7.30>
ST_734 : Operation 2409 [7/8] (7.30ns)   --->   "%WEIGHTS_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_44, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2409 'readreq' 'WEIGHTS_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 735 <SV = 734> <Delay = 7.30>
ST_735 : Operation 2410 [6/8] (7.30ns)   --->   "%WEIGHTS_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_44, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2410 'readreq' 'WEIGHTS_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 736 <SV = 735> <Delay = 7.30>
ST_736 : Operation 2411 [5/8] (7.30ns)   --->   "%WEIGHTS_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_44, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2411 'readreq' 'WEIGHTS_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 737 <SV = 736> <Delay = 7.30>
ST_737 : Operation 2412 [4/8] (7.30ns)   --->   "%WEIGHTS_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_44, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2412 'readreq' 'WEIGHTS_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 738 <SV = 737> <Delay = 7.30>
ST_738 : Operation 2413 [3/8] (7.30ns)   --->   "%WEIGHTS_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_44, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2413 'readreq' 'WEIGHTS_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 739 <SV = 738> <Delay = 7.30>
ST_739 : Operation 2414 [2/8] (7.30ns)   --->   "%WEIGHTS_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_44, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2414 'readreq' 'WEIGHTS_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 740 <SV = 739> <Delay = 7.30>
ST_740 : Operation 2415 [1/8] (7.30ns)   --->   "%WEIGHTS_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_44, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2415 'readreq' 'WEIGHTS_load_43_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_740 : Operation 2416 [3/3] (1.45ns) (grouped into DSP with root node w_new_106)   --->   "%mul_ln68_43 = mul i5 %sext_ln68_1, i5 %input_load_43_cast227_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2416 'mul' 'mul_ln68_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 741 <SV = 740> <Delay = 7.30>
ST_741 : Operation 2417 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_44_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_44" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2417 'read' 'WEIGHTS_addr_44_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_741 : Operation 2418 [2/3] (1.45ns) (grouped into DSP with root node w_new_106)   --->   "%mul_ln68_43 = mul i5 %sext_ln68_1, i5 %input_load_43_cast227_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2418 'mul' 'mul_ln68_43' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 742 <SV = 741> <Delay = 2.10>
ST_742 : Operation 2419 [1/1] (0.00ns)   --->   "%sext_ln68_87 = sext i8 %WEIGHTS_addr_44_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2419 'sext' 'sext_ln68_87' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 2420 [1/3] (0.00ns) (grouped into DSP with root node w_new_106)   --->   "%mul_ln68_43 = mul i5 %sext_ln68_1, i5 %input_load_43_cast227_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2420 'mul' 'mul_ln68_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_742 : Operation 2421 [1/1] (0.00ns) (grouped into DSP with root node w_new_106)   --->   "%sext_ln68_88 = sext i5 %mul_ln68_43" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2421 'sext' 'sext_ln68_88' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 2422 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_106 = add i9 %sext_ln68_88, i9 %sext_ln68_87" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2422 'add' 'w_new_106' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 743 <SV = 742> <Delay = 7.30>
ST_743 : Operation 2423 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_106 = add i9 %sext_ln68_88, i9 %sext_ln68_87" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2423 'add' 'w_new_106' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_743 : Operation 2424 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_106, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2424 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 2425 [1/1] (0.99ns)   --->   "%select_ln70_43 = select i1 %tmp_74, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2425 'select' 'select_ln70_43' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_743 : Operation 2426 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_45_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_44, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2426 'writereq' 'WEIGHTS_addr_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 744 <SV = 743> <Delay = 7.30>
ST_744 : Operation 2427 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_44, i8 %select_ln70_43, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2427 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 745 <SV = 744> <Delay = 7.30>
ST_745 : Operation 2428 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_45_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_44" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2428 'writeresp' 'WEIGHTS_addr_45_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 746 <SV = 745> <Delay = 7.30>
ST_746 : Operation 2429 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_45_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_44" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2429 'writeresp' 'WEIGHTS_addr_45_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 747 <SV = 746> <Delay = 7.30>
ST_747 : Operation 2430 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_45_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_44" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2430 'writeresp' 'WEIGHTS_addr_45_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 748 <SV = 747> <Delay = 7.30>
ST_748 : Operation 2431 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_45_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_44" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2431 'writeresp' 'WEIGHTS_addr_45_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 749 <SV = 748> <Delay = 7.30>
ST_749 : Operation 2432 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_45_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_44" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2432 'writeresp' 'WEIGHTS_addr_45_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_749 : Operation 2433 [1/1] (3.56ns)   --->   "%add_ln67_44 = add i64 %add_ln67, i64 44" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2433 'add' 'add_ln67_44' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 2434 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_45 = getelementptr i8 %WEIGHTS, i64 %add_ln67_44" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2434 'getelementptr' 'WEIGHTS_addr_45' <Predicate = true> <Delay = 0.00>

State 750 <SV = 749> <Delay = 7.30>
ST_750 : Operation 2435 [8/8] (7.30ns)   --->   "%WEIGHTS_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_45, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2435 'readreq' 'WEIGHTS_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 751 <SV = 750> <Delay = 7.30>
ST_751 : Operation 2436 [7/8] (7.30ns)   --->   "%WEIGHTS_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_45, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2436 'readreq' 'WEIGHTS_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 752 <SV = 751> <Delay = 7.30>
ST_752 : Operation 2437 [6/8] (7.30ns)   --->   "%WEIGHTS_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_45, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2437 'readreq' 'WEIGHTS_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 753 <SV = 752> <Delay = 7.30>
ST_753 : Operation 2438 [5/8] (7.30ns)   --->   "%WEIGHTS_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_45, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2438 'readreq' 'WEIGHTS_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 754 <SV = 753> <Delay = 7.30>
ST_754 : Operation 2439 [4/8] (7.30ns)   --->   "%WEIGHTS_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_45, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2439 'readreq' 'WEIGHTS_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 755 <SV = 754> <Delay = 7.30>
ST_755 : Operation 2440 [3/8] (7.30ns)   --->   "%WEIGHTS_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_45, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2440 'readreq' 'WEIGHTS_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 756 <SV = 755> <Delay = 7.30>
ST_756 : Operation 2441 [2/8] (7.30ns)   --->   "%WEIGHTS_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_45, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2441 'readreq' 'WEIGHTS_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 757 <SV = 756> <Delay = 7.30>
ST_757 : Operation 2442 [1/8] (7.30ns)   --->   "%WEIGHTS_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_45, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2442 'readreq' 'WEIGHTS_load_44_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_757 : Operation 2443 [3/3] (1.45ns) (grouped into DSP with root node w_new_107)   --->   "%mul_ln68_44 = mul i5 %sext_ln68_1, i5 %input_load_44_cast228_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2443 'mul' 'mul_ln68_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 758 <SV = 757> <Delay = 7.30>
ST_758 : Operation 2444 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_45_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_45" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2444 'read' 'WEIGHTS_addr_45_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_758 : Operation 2445 [2/3] (1.45ns) (grouped into DSP with root node w_new_107)   --->   "%mul_ln68_44 = mul i5 %sext_ln68_1, i5 %input_load_44_cast228_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2445 'mul' 'mul_ln68_44' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 759 <SV = 758> <Delay = 2.10>
ST_759 : Operation 2446 [1/1] (0.00ns)   --->   "%sext_ln68_89 = sext i8 %WEIGHTS_addr_45_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2446 'sext' 'sext_ln68_89' <Predicate = true> <Delay = 0.00>
ST_759 : Operation 2447 [1/3] (0.00ns) (grouped into DSP with root node w_new_107)   --->   "%mul_ln68_44 = mul i5 %sext_ln68_1, i5 %input_load_44_cast228_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2447 'mul' 'mul_ln68_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_759 : Operation 2448 [1/1] (0.00ns) (grouped into DSP with root node w_new_107)   --->   "%sext_ln68_90 = sext i5 %mul_ln68_44" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2448 'sext' 'sext_ln68_90' <Predicate = true> <Delay = 0.00>
ST_759 : Operation 2449 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_107 = add i9 %sext_ln68_90, i9 %sext_ln68_89" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2449 'add' 'w_new_107' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 760 <SV = 759> <Delay = 7.30>
ST_760 : Operation 2450 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_107 = add i9 %sext_ln68_90, i9 %sext_ln68_89" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2450 'add' 'w_new_107' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_760 : Operation 2451 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_107, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2451 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_760 : Operation 2452 [1/1] (0.99ns)   --->   "%select_ln70_44 = select i1 %tmp_75, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2452 'select' 'select_ln70_44' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_760 : Operation 2453 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_46_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_45, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2453 'writereq' 'WEIGHTS_addr_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 761 <SV = 760> <Delay = 7.30>
ST_761 : Operation 2454 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_45, i8 %select_ln70_44, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2454 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 762 <SV = 761> <Delay = 7.30>
ST_762 : Operation 2455 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_46_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_45" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2455 'writeresp' 'WEIGHTS_addr_46_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 763 <SV = 762> <Delay = 7.30>
ST_763 : Operation 2456 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_46_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_45" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2456 'writeresp' 'WEIGHTS_addr_46_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 764 <SV = 763> <Delay = 7.30>
ST_764 : Operation 2457 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_46_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_45" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2457 'writeresp' 'WEIGHTS_addr_46_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 765 <SV = 764> <Delay = 7.30>
ST_765 : Operation 2458 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_46_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_45" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2458 'writeresp' 'WEIGHTS_addr_46_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 766 <SV = 765> <Delay = 7.30>
ST_766 : Operation 2459 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_46_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_45" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2459 'writeresp' 'WEIGHTS_addr_46_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_766 : Operation 2460 [1/1] (3.56ns)   --->   "%add_ln67_45 = add i64 %add_ln67, i64 45" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2460 'add' 'add_ln67_45' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 2461 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_46 = getelementptr i8 %WEIGHTS, i64 %add_ln67_45" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2461 'getelementptr' 'WEIGHTS_addr_46' <Predicate = true> <Delay = 0.00>

State 767 <SV = 766> <Delay = 7.30>
ST_767 : Operation 2462 [8/8] (7.30ns)   --->   "%WEIGHTS_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_46, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2462 'readreq' 'WEIGHTS_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 768 <SV = 767> <Delay = 7.30>
ST_768 : Operation 2463 [7/8] (7.30ns)   --->   "%WEIGHTS_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_46, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2463 'readreq' 'WEIGHTS_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 769 <SV = 768> <Delay = 7.30>
ST_769 : Operation 2464 [6/8] (7.30ns)   --->   "%WEIGHTS_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_46, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2464 'readreq' 'WEIGHTS_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 770 <SV = 769> <Delay = 7.30>
ST_770 : Operation 2465 [5/8] (7.30ns)   --->   "%WEIGHTS_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_46, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2465 'readreq' 'WEIGHTS_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 771 <SV = 770> <Delay = 7.30>
ST_771 : Operation 2466 [4/8] (7.30ns)   --->   "%WEIGHTS_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_46, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2466 'readreq' 'WEIGHTS_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 772 <SV = 771> <Delay = 7.30>
ST_772 : Operation 2467 [3/8] (7.30ns)   --->   "%WEIGHTS_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_46, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2467 'readreq' 'WEIGHTS_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 773 <SV = 772> <Delay = 7.30>
ST_773 : Operation 2468 [2/8] (7.30ns)   --->   "%WEIGHTS_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_46, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2468 'readreq' 'WEIGHTS_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 774 <SV = 773> <Delay = 7.30>
ST_774 : Operation 2469 [1/8] (7.30ns)   --->   "%WEIGHTS_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_46, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2469 'readreq' 'WEIGHTS_load_45_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_774 : Operation 2470 [3/3] (1.45ns) (grouped into DSP with root node w_new_108)   --->   "%mul_ln68_45 = mul i5 %sext_ln68_1, i5 %input_load_45_cast229_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2470 'mul' 'mul_ln68_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 775 <SV = 774> <Delay = 7.30>
ST_775 : Operation 2471 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_46_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_46" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2471 'read' 'WEIGHTS_addr_46_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_775 : Operation 2472 [2/3] (1.45ns) (grouped into DSP with root node w_new_108)   --->   "%mul_ln68_45 = mul i5 %sext_ln68_1, i5 %input_load_45_cast229_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2472 'mul' 'mul_ln68_45' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 776 <SV = 775> <Delay = 2.10>
ST_776 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln68_91 = sext i8 %WEIGHTS_addr_46_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2473 'sext' 'sext_ln68_91' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 2474 [1/3] (0.00ns) (grouped into DSP with root node w_new_108)   --->   "%mul_ln68_45 = mul i5 %sext_ln68_1, i5 %input_load_45_cast229_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2474 'mul' 'mul_ln68_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_776 : Operation 2475 [1/1] (0.00ns) (grouped into DSP with root node w_new_108)   --->   "%sext_ln68_92 = sext i5 %mul_ln68_45" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2475 'sext' 'sext_ln68_92' <Predicate = true> <Delay = 0.00>
ST_776 : Operation 2476 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_108 = add i9 %sext_ln68_92, i9 %sext_ln68_91" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2476 'add' 'w_new_108' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 777 <SV = 776> <Delay = 7.30>
ST_777 : Operation 2477 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_108 = add i9 %sext_ln68_92, i9 %sext_ln68_91" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2477 'add' 'w_new_108' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_777 : Operation 2478 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_108, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2478 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_777 : Operation 2479 [1/1] (0.99ns)   --->   "%select_ln70_45 = select i1 %tmp_76, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2479 'select' 'select_ln70_45' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_777 : Operation 2480 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_47_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_46, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2480 'writereq' 'WEIGHTS_addr_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 778 <SV = 777> <Delay = 7.30>
ST_778 : Operation 2481 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_46, i8 %select_ln70_45, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2481 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 779 <SV = 778> <Delay = 7.30>
ST_779 : Operation 2482 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_47_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_46" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2482 'writeresp' 'WEIGHTS_addr_47_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 780 <SV = 779> <Delay = 7.30>
ST_780 : Operation 2483 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_47_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_46" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2483 'writeresp' 'WEIGHTS_addr_47_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 781 <SV = 780> <Delay = 7.30>
ST_781 : Operation 2484 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_47_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_46" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2484 'writeresp' 'WEIGHTS_addr_47_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 782 <SV = 781> <Delay = 7.30>
ST_782 : Operation 2485 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_47_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_46" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2485 'writeresp' 'WEIGHTS_addr_47_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 783 <SV = 782> <Delay = 7.30>
ST_783 : Operation 2486 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_47_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_46" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2486 'writeresp' 'WEIGHTS_addr_47_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_783 : Operation 2487 [1/1] (3.56ns)   --->   "%add_ln67_46 = add i64 %add_ln67, i64 46" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2487 'add' 'add_ln67_46' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 2488 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_47 = getelementptr i8 %WEIGHTS, i64 %add_ln67_46" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2488 'getelementptr' 'WEIGHTS_addr_47' <Predicate = true> <Delay = 0.00>

State 784 <SV = 783> <Delay = 7.30>
ST_784 : Operation 2489 [8/8] (7.30ns)   --->   "%WEIGHTS_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_47, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2489 'readreq' 'WEIGHTS_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 785 <SV = 784> <Delay = 7.30>
ST_785 : Operation 2490 [7/8] (7.30ns)   --->   "%WEIGHTS_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_47, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2490 'readreq' 'WEIGHTS_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 786 <SV = 785> <Delay = 7.30>
ST_786 : Operation 2491 [6/8] (7.30ns)   --->   "%WEIGHTS_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_47, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2491 'readreq' 'WEIGHTS_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 787 <SV = 786> <Delay = 7.30>
ST_787 : Operation 2492 [5/8] (7.30ns)   --->   "%WEIGHTS_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_47, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2492 'readreq' 'WEIGHTS_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 788 <SV = 787> <Delay = 7.30>
ST_788 : Operation 2493 [4/8] (7.30ns)   --->   "%WEIGHTS_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_47, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2493 'readreq' 'WEIGHTS_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 789 <SV = 788> <Delay = 7.30>
ST_789 : Operation 2494 [3/8] (7.30ns)   --->   "%WEIGHTS_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_47, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2494 'readreq' 'WEIGHTS_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 790 <SV = 789> <Delay = 7.30>
ST_790 : Operation 2495 [2/8] (7.30ns)   --->   "%WEIGHTS_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_47, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2495 'readreq' 'WEIGHTS_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 791 <SV = 790> <Delay = 7.30>
ST_791 : Operation 2496 [1/8] (7.30ns)   --->   "%WEIGHTS_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_47, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2496 'readreq' 'WEIGHTS_load_46_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_791 : Operation 2497 [3/3] (1.45ns) (grouped into DSP with root node w_new_109)   --->   "%mul_ln68_46 = mul i5 %sext_ln68_1, i5 %input_load_46_cast230_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2497 'mul' 'mul_ln68_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 792 <SV = 791> <Delay = 7.30>
ST_792 : Operation 2498 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_47_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_47" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2498 'read' 'WEIGHTS_addr_47_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_792 : Operation 2499 [2/3] (1.45ns) (grouped into DSP with root node w_new_109)   --->   "%mul_ln68_46 = mul i5 %sext_ln68_1, i5 %input_load_46_cast230_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2499 'mul' 'mul_ln68_46' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 793 <SV = 792> <Delay = 2.10>
ST_793 : Operation 2500 [1/1] (0.00ns)   --->   "%sext_ln68_93 = sext i8 %WEIGHTS_addr_47_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2500 'sext' 'sext_ln68_93' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 2501 [1/3] (0.00ns) (grouped into DSP with root node w_new_109)   --->   "%mul_ln68_46 = mul i5 %sext_ln68_1, i5 %input_load_46_cast230_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2501 'mul' 'mul_ln68_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_793 : Operation 2502 [1/1] (0.00ns) (grouped into DSP with root node w_new_109)   --->   "%sext_ln68_94 = sext i5 %mul_ln68_46" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2502 'sext' 'sext_ln68_94' <Predicate = true> <Delay = 0.00>
ST_793 : Operation 2503 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_109 = add i9 %sext_ln68_94, i9 %sext_ln68_93" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2503 'add' 'w_new_109' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 794 <SV = 793> <Delay = 7.30>
ST_794 : Operation 2504 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_109 = add i9 %sext_ln68_94, i9 %sext_ln68_93" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2504 'add' 'w_new_109' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_794 : Operation 2505 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_109, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2505 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_794 : Operation 2506 [1/1] (0.99ns)   --->   "%select_ln70_46 = select i1 %tmp_77, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2506 'select' 'select_ln70_46' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_794 : Operation 2507 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_48_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_47, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2507 'writereq' 'WEIGHTS_addr_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 795 <SV = 794> <Delay = 7.30>
ST_795 : Operation 2508 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_47, i8 %select_ln70_46, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2508 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 796 <SV = 795> <Delay = 7.30>
ST_796 : Operation 2509 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_48_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_47" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2509 'writeresp' 'WEIGHTS_addr_48_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 797 <SV = 796> <Delay = 7.30>
ST_797 : Operation 2510 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_48_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_47" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2510 'writeresp' 'WEIGHTS_addr_48_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 798 <SV = 797> <Delay = 7.30>
ST_798 : Operation 2511 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_48_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_47" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2511 'writeresp' 'WEIGHTS_addr_48_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 799 <SV = 798> <Delay = 7.30>
ST_799 : Operation 2512 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_48_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_47" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2512 'writeresp' 'WEIGHTS_addr_48_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 800 <SV = 799> <Delay = 7.30>
ST_800 : Operation 2513 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_48_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_47" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2513 'writeresp' 'WEIGHTS_addr_48_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_800 : Operation 2514 [1/1] (3.56ns)   --->   "%add_ln67_47 = add i64 %add_ln67, i64 47" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2514 'add' 'add_ln67_47' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 2515 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_48 = getelementptr i8 %WEIGHTS, i64 %add_ln67_47" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2515 'getelementptr' 'WEIGHTS_addr_48' <Predicate = true> <Delay = 0.00>

State 801 <SV = 800> <Delay = 7.30>
ST_801 : Operation 2516 [8/8] (7.30ns)   --->   "%WEIGHTS_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_48, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2516 'readreq' 'WEIGHTS_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 802 <SV = 801> <Delay = 7.30>
ST_802 : Operation 2517 [7/8] (7.30ns)   --->   "%WEIGHTS_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_48, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2517 'readreq' 'WEIGHTS_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 803 <SV = 802> <Delay = 7.30>
ST_803 : Operation 2518 [6/8] (7.30ns)   --->   "%WEIGHTS_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_48, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2518 'readreq' 'WEIGHTS_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 804 <SV = 803> <Delay = 7.30>
ST_804 : Operation 2519 [5/8] (7.30ns)   --->   "%WEIGHTS_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_48, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2519 'readreq' 'WEIGHTS_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 805 <SV = 804> <Delay = 7.30>
ST_805 : Operation 2520 [4/8] (7.30ns)   --->   "%WEIGHTS_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_48, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2520 'readreq' 'WEIGHTS_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 806 <SV = 805> <Delay = 7.30>
ST_806 : Operation 2521 [3/8] (7.30ns)   --->   "%WEIGHTS_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_48, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2521 'readreq' 'WEIGHTS_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 807 <SV = 806> <Delay = 7.30>
ST_807 : Operation 2522 [2/8] (7.30ns)   --->   "%WEIGHTS_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_48, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2522 'readreq' 'WEIGHTS_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 808 <SV = 807> <Delay = 7.30>
ST_808 : Operation 2523 [1/8] (7.30ns)   --->   "%WEIGHTS_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_48, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2523 'readreq' 'WEIGHTS_load_47_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_808 : Operation 2524 [3/3] (1.45ns) (grouped into DSP with root node w_new_110)   --->   "%mul_ln68_47 = mul i5 %sext_ln68_1, i5 %input_load_47_cast231_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2524 'mul' 'mul_ln68_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 809 <SV = 808> <Delay = 7.30>
ST_809 : Operation 2525 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_48_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_48" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2525 'read' 'WEIGHTS_addr_48_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_809 : Operation 2526 [2/3] (1.45ns) (grouped into DSP with root node w_new_110)   --->   "%mul_ln68_47 = mul i5 %sext_ln68_1, i5 %input_load_47_cast231_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2526 'mul' 'mul_ln68_47' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 810 <SV = 809> <Delay = 2.10>
ST_810 : Operation 2527 [1/1] (0.00ns)   --->   "%sext_ln68_95 = sext i8 %WEIGHTS_addr_48_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2527 'sext' 'sext_ln68_95' <Predicate = true> <Delay = 0.00>
ST_810 : Operation 2528 [1/3] (0.00ns) (grouped into DSP with root node w_new_110)   --->   "%mul_ln68_47 = mul i5 %sext_ln68_1, i5 %input_load_47_cast231_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2528 'mul' 'mul_ln68_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_810 : Operation 2529 [1/1] (0.00ns) (grouped into DSP with root node w_new_110)   --->   "%sext_ln68_96 = sext i5 %mul_ln68_47" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2529 'sext' 'sext_ln68_96' <Predicate = true> <Delay = 0.00>
ST_810 : Operation 2530 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_110 = add i9 %sext_ln68_96, i9 %sext_ln68_95" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2530 'add' 'w_new_110' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 811 <SV = 810> <Delay = 7.30>
ST_811 : Operation 2531 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_110 = add i9 %sext_ln68_96, i9 %sext_ln68_95" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2531 'add' 'w_new_110' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_811 : Operation 2532 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_110, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2532 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_811 : Operation 2533 [1/1] (0.99ns)   --->   "%select_ln70_47 = select i1 %tmp_78, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2533 'select' 'select_ln70_47' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_811 : Operation 2534 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_49_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_48, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2534 'writereq' 'WEIGHTS_addr_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 812 <SV = 811> <Delay = 7.30>
ST_812 : Operation 2535 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_48, i8 %select_ln70_47, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2535 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 813 <SV = 812> <Delay = 7.30>
ST_813 : Operation 2536 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_49_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_48" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2536 'writeresp' 'WEIGHTS_addr_49_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 814 <SV = 813> <Delay = 7.30>
ST_814 : Operation 2537 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_49_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_48" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2537 'writeresp' 'WEIGHTS_addr_49_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 815 <SV = 814> <Delay = 7.30>
ST_815 : Operation 2538 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_49_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_48" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2538 'writeresp' 'WEIGHTS_addr_49_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 816 <SV = 815> <Delay = 7.30>
ST_816 : Operation 2539 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_49_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_48" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2539 'writeresp' 'WEIGHTS_addr_49_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 817 <SV = 816> <Delay = 7.30>
ST_817 : Operation 2540 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_49_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_48" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2540 'writeresp' 'WEIGHTS_addr_49_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_817 : Operation 2541 [1/1] (3.56ns)   --->   "%add_ln67_48 = add i64 %add_ln67, i64 48" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2541 'add' 'add_ln67_48' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_817 : Operation 2542 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_49 = getelementptr i8 %WEIGHTS, i64 %add_ln67_48" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2542 'getelementptr' 'WEIGHTS_addr_49' <Predicate = true> <Delay = 0.00>

State 818 <SV = 817> <Delay = 7.30>
ST_818 : Operation 2543 [8/8] (7.30ns)   --->   "%WEIGHTS_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_49, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2543 'readreq' 'WEIGHTS_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 819 <SV = 818> <Delay = 7.30>
ST_819 : Operation 2544 [7/8] (7.30ns)   --->   "%WEIGHTS_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_49, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2544 'readreq' 'WEIGHTS_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 820 <SV = 819> <Delay = 7.30>
ST_820 : Operation 2545 [6/8] (7.30ns)   --->   "%WEIGHTS_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_49, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2545 'readreq' 'WEIGHTS_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 821 <SV = 820> <Delay = 7.30>
ST_821 : Operation 2546 [5/8] (7.30ns)   --->   "%WEIGHTS_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_49, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2546 'readreq' 'WEIGHTS_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 822 <SV = 821> <Delay = 7.30>
ST_822 : Operation 2547 [4/8] (7.30ns)   --->   "%WEIGHTS_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_49, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2547 'readreq' 'WEIGHTS_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 823 <SV = 822> <Delay = 7.30>
ST_823 : Operation 2548 [3/8] (7.30ns)   --->   "%WEIGHTS_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_49, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2548 'readreq' 'WEIGHTS_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 824 <SV = 823> <Delay = 7.30>
ST_824 : Operation 2549 [2/8] (7.30ns)   --->   "%WEIGHTS_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_49, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2549 'readreq' 'WEIGHTS_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 825 <SV = 824> <Delay = 7.30>
ST_825 : Operation 2550 [1/8] (7.30ns)   --->   "%WEIGHTS_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_49, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2550 'readreq' 'WEIGHTS_load_48_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_825 : Operation 2551 [3/3] (1.45ns) (grouped into DSP with root node w_new_111)   --->   "%mul_ln68_48 = mul i5 %sext_ln68_1, i5 %input_load_48_cast232_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2551 'mul' 'mul_ln68_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 826 <SV = 825> <Delay = 7.30>
ST_826 : Operation 2552 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_49_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_49" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2552 'read' 'WEIGHTS_addr_49_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_826 : Operation 2553 [2/3] (1.45ns) (grouped into DSP with root node w_new_111)   --->   "%mul_ln68_48 = mul i5 %sext_ln68_1, i5 %input_load_48_cast232_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2553 'mul' 'mul_ln68_48' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 827 <SV = 826> <Delay = 2.10>
ST_827 : Operation 2554 [1/1] (0.00ns)   --->   "%sext_ln68_97 = sext i8 %WEIGHTS_addr_49_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2554 'sext' 'sext_ln68_97' <Predicate = true> <Delay = 0.00>
ST_827 : Operation 2555 [1/3] (0.00ns) (grouped into DSP with root node w_new_111)   --->   "%mul_ln68_48 = mul i5 %sext_ln68_1, i5 %input_load_48_cast232_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2555 'mul' 'mul_ln68_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_827 : Operation 2556 [1/1] (0.00ns) (grouped into DSP with root node w_new_111)   --->   "%sext_ln68_98 = sext i5 %mul_ln68_48" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2556 'sext' 'sext_ln68_98' <Predicate = true> <Delay = 0.00>
ST_827 : Operation 2557 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_111 = add i9 %sext_ln68_98, i9 %sext_ln68_97" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2557 'add' 'w_new_111' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 828 <SV = 827> <Delay = 7.30>
ST_828 : Operation 2558 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_111 = add i9 %sext_ln68_98, i9 %sext_ln68_97" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2558 'add' 'w_new_111' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_828 : Operation 2559 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_111, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2559 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_828 : Operation 2560 [1/1] (0.99ns)   --->   "%select_ln70_48 = select i1 %tmp_79, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2560 'select' 'select_ln70_48' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_828 : Operation 2561 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_50_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_49, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2561 'writereq' 'WEIGHTS_addr_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 829 <SV = 828> <Delay = 7.30>
ST_829 : Operation 2562 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_49, i8 %select_ln70_48, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2562 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 830 <SV = 829> <Delay = 7.30>
ST_830 : Operation 2563 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_50_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_49" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2563 'writeresp' 'WEIGHTS_addr_50_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 831 <SV = 830> <Delay = 7.30>
ST_831 : Operation 2564 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_50_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_49" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2564 'writeresp' 'WEIGHTS_addr_50_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 832 <SV = 831> <Delay = 7.30>
ST_832 : Operation 2565 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_50_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_49" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2565 'writeresp' 'WEIGHTS_addr_50_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 833 <SV = 832> <Delay = 7.30>
ST_833 : Operation 2566 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_50_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_49" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2566 'writeresp' 'WEIGHTS_addr_50_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 834 <SV = 833> <Delay = 7.30>
ST_834 : Operation 2567 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_50_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_49" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2567 'writeresp' 'WEIGHTS_addr_50_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_834 : Operation 2568 [1/1] (3.56ns)   --->   "%add_ln67_49 = add i64 %add_ln67, i64 49" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2568 'add' 'add_ln67_49' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 2569 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_50 = getelementptr i8 %WEIGHTS, i64 %add_ln67_49" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2569 'getelementptr' 'WEIGHTS_addr_50' <Predicate = true> <Delay = 0.00>

State 835 <SV = 834> <Delay = 7.30>
ST_835 : Operation 2570 [8/8] (7.30ns)   --->   "%WEIGHTS_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_50, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2570 'readreq' 'WEIGHTS_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 836 <SV = 835> <Delay = 7.30>
ST_836 : Operation 2571 [7/8] (7.30ns)   --->   "%WEIGHTS_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_50, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2571 'readreq' 'WEIGHTS_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 837 <SV = 836> <Delay = 7.30>
ST_837 : Operation 2572 [6/8] (7.30ns)   --->   "%WEIGHTS_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_50, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2572 'readreq' 'WEIGHTS_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 838 <SV = 837> <Delay = 7.30>
ST_838 : Operation 2573 [5/8] (7.30ns)   --->   "%WEIGHTS_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_50, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2573 'readreq' 'WEIGHTS_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 839 <SV = 838> <Delay = 7.30>
ST_839 : Operation 2574 [4/8] (7.30ns)   --->   "%WEIGHTS_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_50, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2574 'readreq' 'WEIGHTS_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 840 <SV = 839> <Delay = 7.30>
ST_840 : Operation 2575 [3/8] (7.30ns)   --->   "%WEIGHTS_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_50, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2575 'readreq' 'WEIGHTS_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 841 <SV = 840> <Delay = 7.30>
ST_841 : Operation 2576 [2/8] (7.30ns)   --->   "%WEIGHTS_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_50, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2576 'readreq' 'WEIGHTS_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 842 <SV = 841> <Delay = 7.30>
ST_842 : Operation 2577 [1/8] (7.30ns)   --->   "%WEIGHTS_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_50, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2577 'readreq' 'WEIGHTS_load_49_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_842 : Operation 2578 [3/3] (1.45ns) (grouped into DSP with root node w_new_112)   --->   "%mul_ln68_49 = mul i5 %sext_ln68_1, i5 %input_load_49_cast233_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2578 'mul' 'mul_ln68_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 843 <SV = 842> <Delay = 7.30>
ST_843 : Operation 2579 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_50_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_50" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2579 'read' 'WEIGHTS_addr_50_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_843 : Operation 2580 [2/3] (1.45ns) (grouped into DSP with root node w_new_112)   --->   "%mul_ln68_49 = mul i5 %sext_ln68_1, i5 %input_load_49_cast233_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2580 'mul' 'mul_ln68_49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 844 <SV = 843> <Delay = 2.10>
ST_844 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln68_99 = sext i8 %WEIGHTS_addr_50_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2581 'sext' 'sext_ln68_99' <Predicate = true> <Delay = 0.00>
ST_844 : Operation 2582 [1/3] (0.00ns) (grouped into DSP with root node w_new_112)   --->   "%mul_ln68_49 = mul i5 %sext_ln68_1, i5 %input_load_49_cast233_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2582 'mul' 'mul_ln68_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_844 : Operation 2583 [1/1] (0.00ns) (grouped into DSP with root node w_new_112)   --->   "%sext_ln68_100 = sext i5 %mul_ln68_49" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2583 'sext' 'sext_ln68_100' <Predicate = true> <Delay = 0.00>
ST_844 : Operation 2584 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_112 = add i9 %sext_ln68_100, i9 %sext_ln68_99" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2584 'add' 'w_new_112' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 845 <SV = 844> <Delay = 7.30>
ST_845 : Operation 2585 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_112 = add i9 %sext_ln68_100, i9 %sext_ln68_99" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2585 'add' 'w_new_112' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_845 : Operation 2586 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_112, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2586 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_845 : Operation 2587 [1/1] (0.99ns)   --->   "%select_ln70_49 = select i1 %tmp_80, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2587 'select' 'select_ln70_49' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_845 : Operation 2588 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_51_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_50, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2588 'writereq' 'WEIGHTS_addr_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 846 <SV = 845> <Delay = 7.30>
ST_846 : Operation 2589 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_50, i8 %select_ln70_49, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2589 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 847 <SV = 846> <Delay = 7.30>
ST_847 : Operation 2590 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_51_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_50" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2590 'writeresp' 'WEIGHTS_addr_51_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 848 <SV = 847> <Delay = 7.30>
ST_848 : Operation 2591 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_51_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_50" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2591 'writeresp' 'WEIGHTS_addr_51_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 849 <SV = 848> <Delay = 7.30>
ST_849 : Operation 2592 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_51_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_50" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2592 'writeresp' 'WEIGHTS_addr_51_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 850 <SV = 849> <Delay = 7.30>
ST_850 : Operation 2593 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_51_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_50" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2593 'writeresp' 'WEIGHTS_addr_51_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 851 <SV = 850> <Delay = 7.30>
ST_851 : Operation 2594 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_51_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_50" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2594 'writeresp' 'WEIGHTS_addr_51_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_851 : Operation 2595 [1/1] (3.56ns)   --->   "%add_ln67_50 = add i64 %add_ln67, i64 50" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2595 'add' 'add_ln67_50' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_851 : Operation 2596 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_51 = getelementptr i8 %WEIGHTS, i64 %add_ln67_50" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2596 'getelementptr' 'WEIGHTS_addr_51' <Predicate = true> <Delay = 0.00>

State 852 <SV = 851> <Delay = 7.30>
ST_852 : Operation 2597 [8/8] (7.30ns)   --->   "%WEIGHTS_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_51, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2597 'readreq' 'WEIGHTS_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 853 <SV = 852> <Delay = 7.30>
ST_853 : Operation 2598 [7/8] (7.30ns)   --->   "%WEIGHTS_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_51, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2598 'readreq' 'WEIGHTS_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 854 <SV = 853> <Delay = 7.30>
ST_854 : Operation 2599 [6/8] (7.30ns)   --->   "%WEIGHTS_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_51, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2599 'readreq' 'WEIGHTS_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 855 <SV = 854> <Delay = 7.30>
ST_855 : Operation 2600 [5/8] (7.30ns)   --->   "%WEIGHTS_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_51, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2600 'readreq' 'WEIGHTS_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 856 <SV = 855> <Delay = 7.30>
ST_856 : Operation 2601 [4/8] (7.30ns)   --->   "%WEIGHTS_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_51, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2601 'readreq' 'WEIGHTS_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 857 <SV = 856> <Delay = 7.30>
ST_857 : Operation 2602 [3/8] (7.30ns)   --->   "%WEIGHTS_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_51, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2602 'readreq' 'WEIGHTS_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 858 <SV = 857> <Delay = 7.30>
ST_858 : Operation 2603 [2/8] (7.30ns)   --->   "%WEIGHTS_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_51, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2603 'readreq' 'WEIGHTS_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 859 <SV = 858> <Delay = 7.30>
ST_859 : Operation 2604 [1/8] (7.30ns)   --->   "%WEIGHTS_load_50_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_51, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2604 'readreq' 'WEIGHTS_load_50_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_859 : Operation 2605 [3/3] (1.45ns) (grouped into DSP with root node w_new_113)   --->   "%mul_ln68_50 = mul i5 %sext_ln68_1, i5 %input_load_50_cast234_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2605 'mul' 'mul_ln68_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 860 <SV = 859> <Delay = 7.30>
ST_860 : Operation 2606 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_51_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_51" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2606 'read' 'WEIGHTS_addr_51_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_860 : Operation 2607 [2/3] (1.45ns) (grouped into DSP with root node w_new_113)   --->   "%mul_ln68_50 = mul i5 %sext_ln68_1, i5 %input_load_50_cast234_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2607 'mul' 'mul_ln68_50' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 861 <SV = 860> <Delay = 2.10>
ST_861 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln68_101 = sext i8 %WEIGHTS_addr_51_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2608 'sext' 'sext_ln68_101' <Predicate = true> <Delay = 0.00>
ST_861 : Operation 2609 [1/3] (0.00ns) (grouped into DSP with root node w_new_113)   --->   "%mul_ln68_50 = mul i5 %sext_ln68_1, i5 %input_load_50_cast234_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2609 'mul' 'mul_ln68_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_861 : Operation 2610 [1/1] (0.00ns) (grouped into DSP with root node w_new_113)   --->   "%sext_ln68_102 = sext i5 %mul_ln68_50" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2610 'sext' 'sext_ln68_102' <Predicate = true> <Delay = 0.00>
ST_861 : Operation 2611 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_113 = add i9 %sext_ln68_102, i9 %sext_ln68_101" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2611 'add' 'w_new_113' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 862 <SV = 861> <Delay = 7.30>
ST_862 : Operation 2612 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_113 = add i9 %sext_ln68_102, i9 %sext_ln68_101" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2612 'add' 'w_new_113' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_862 : Operation 2613 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_113, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2613 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_862 : Operation 2614 [1/1] (0.99ns)   --->   "%select_ln70_50 = select i1 %tmp_81, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2614 'select' 'select_ln70_50' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_862 : Operation 2615 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_52_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_51, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2615 'writereq' 'WEIGHTS_addr_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 863 <SV = 862> <Delay = 7.30>
ST_863 : Operation 2616 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_51, i8 %select_ln70_50, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2616 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 864 <SV = 863> <Delay = 7.30>
ST_864 : Operation 2617 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_52_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_51" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2617 'writeresp' 'WEIGHTS_addr_52_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 865 <SV = 864> <Delay = 7.30>
ST_865 : Operation 2618 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_52_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_51" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2618 'writeresp' 'WEIGHTS_addr_52_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 866 <SV = 865> <Delay = 7.30>
ST_866 : Operation 2619 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_52_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_51" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2619 'writeresp' 'WEIGHTS_addr_52_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 867 <SV = 866> <Delay = 7.30>
ST_867 : Operation 2620 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_52_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_51" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2620 'writeresp' 'WEIGHTS_addr_52_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 868 <SV = 867> <Delay = 7.30>
ST_868 : Operation 2621 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_52_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_51" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2621 'writeresp' 'WEIGHTS_addr_52_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_868 : Operation 2622 [1/1] (3.56ns)   --->   "%add_ln67_51 = add i64 %add_ln67, i64 51" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2622 'add' 'add_ln67_51' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_868 : Operation 2623 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_52 = getelementptr i8 %WEIGHTS, i64 %add_ln67_51" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2623 'getelementptr' 'WEIGHTS_addr_52' <Predicate = true> <Delay = 0.00>

State 869 <SV = 868> <Delay = 7.30>
ST_869 : Operation 2624 [8/8] (7.30ns)   --->   "%WEIGHTS_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_52, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2624 'readreq' 'WEIGHTS_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 870 <SV = 869> <Delay = 7.30>
ST_870 : Operation 2625 [7/8] (7.30ns)   --->   "%WEIGHTS_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_52, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2625 'readreq' 'WEIGHTS_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 871 <SV = 870> <Delay = 7.30>
ST_871 : Operation 2626 [6/8] (7.30ns)   --->   "%WEIGHTS_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_52, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2626 'readreq' 'WEIGHTS_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 872 <SV = 871> <Delay = 7.30>
ST_872 : Operation 2627 [5/8] (7.30ns)   --->   "%WEIGHTS_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_52, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2627 'readreq' 'WEIGHTS_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 873 <SV = 872> <Delay = 7.30>
ST_873 : Operation 2628 [4/8] (7.30ns)   --->   "%WEIGHTS_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_52, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2628 'readreq' 'WEIGHTS_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 874 <SV = 873> <Delay = 7.30>
ST_874 : Operation 2629 [3/8] (7.30ns)   --->   "%WEIGHTS_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_52, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2629 'readreq' 'WEIGHTS_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 875 <SV = 874> <Delay = 7.30>
ST_875 : Operation 2630 [2/8] (7.30ns)   --->   "%WEIGHTS_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_52, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2630 'readreq' 'WEIGHTS_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 876 <SV = 875> <Delay = 7.30>
ST_876 : Operation 2631 [1/8] (7.30ns)   --->   "%WEIGHTS_load_51_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_52, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2631 'readreq' 'WEIGHTS_load_51_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_876 : Operation 2632 [3/3] (1.45ns) (grouped into DSP with root node w_new_114)   --->   "%mul_ln68_51 = mul i5 %sext_ln68_1, i5 %input_load_51_cast235_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2632 'mul' 'mul_ln68_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 877 <SV = 876> <Delay = 7.30>
ST_877 : Operation 2633 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_52_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_52" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2633 'read' 'WEIGHTS_addr_52_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_877 : Operation 2634 [2/3] (1.45ns) (grouped into DSP with root node w_new_114)   --->   "%mul_ln68_51 = mul i5 %sext_ln68_1, i5 %input_load_51_cast235_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2634 'mul' 'mul_ln68_51' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 878 <SV = 877> <Delay = 2.10>
ST_878 : Operation 2635 [1/1] (0.00ns)   --->   "%sext_ln68_103 = sext i8 %WEIGHTS_addr_52_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2635 'sext' 'sext_ln68_103' <Predicate = true> <Delay = 0.00>
ST_878 : Operation 2636 [1/3] (0.00ns) (grouped into DSP with root node w_new_114)   --->   "%mul_ln68_51 = mul i5 %sext_ln68_1, i5 %input_load_51_cast235_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2636 'mul' 'mul_ln68_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_878 : Operation 2637 [1/1] (0.00ns) (grouped into DSP with root node w_new_114)   --->   "%sext_ln68_104 = sext i5 %mul_ln68_51" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2637 'sext' 'sext_ln68_104' <Predicate = true> <Delay = 0.00>
ST_878 : Operation 2638 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_114 = add i9 %sext_ln68_104, i9 %sext_ln68_103" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2638 'add' 'w_new_114' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 879 <SV = 878> <Delay = 7.30>
ST_879 : Operation 2639 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_114 = add i9 %sext_ln68_104, i9 %sext_ln68_103" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2639 'add' 'w_new_114' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_879 : Operation 2640 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_114, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2640 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_879 : Operation 2641 [1/1] (0.99ns)   --->   "%select_ln70_51 = select i1 %tmp_82, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2641 'select' 'select_ln70_51' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_879 : Operation 2642 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_53_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_52, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2642 'writereq' 'WEIGHTS_addr_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 880 <SV = 879> <Delay = 7.30>
ST_880 : Operation 2643 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_52, i8 %select_ln70_51, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2643 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 881 <SV = 880> <Delay = 7.30>
ST_881 : Operation 2644 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_53_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_52" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2644 'writeresp' 'WEIGHTS_addr_53_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 882 <SV = 881> <Delay = 7.30>
ST_882 : Operation 2645 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_53_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_52" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2645 'writeresp' 'WEIGHTS_addr_53_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 883 <SV = 882> <Delay = 7.30>
ST_883 : Operation 2646 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_53_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_52" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2646 'writeresp' 'WEIGHTS_addr_53_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 884 <SV = 883> <Delay = 7.30>
ST_884 : Operation 2647 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_53_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_52" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2647 'writeresp' 'WEIGHTS_addr_53_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 885 <SV = 884> <Delay = 7.30>
ST_885 : Operation 2648 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_53_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_52" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2648 'writeresp' 'WEIGHTS_addr_53_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_885 : Operation 2649 [1/1] (3.56ns)   --->   "%add_ln67_52 = add i64 %add_ln67, i64 52" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2649 'add' 'add_ln67_52' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_885 : Operation 2650 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_53 = getelementptr i8 %WEIGHTS, i64 %add_ln67_52" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2650 'getelementptr' 'WEIGHTS_addr_53' <Predicate = true> <Delay = 0.00>

State 886 <SV = 885> <Delay = 7.30>
ST_886 : Operation 2651 [8/8] (7.30ns)   --->   "%WEIGHTS_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_53, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2651 'readreq' 'WEIGHTS_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 887 <SV = 886> <Delay = 7.30>
ST_887 : Operation 2652 [7/8] (7.30ns)   --->   "%WEIGHTS_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_53, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2652 'readreq' 'WEIGHTS_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 888 <SV = 887> <Delay = 7.30>
ST_888 : Operation 2653 [6/8] (7.30ns)   --->   "%WEIGHTS_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_53, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2653 'readreq' 'WEIGHTS_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 889 <SV = 888> <Delay = 7.30>
ST_889 : Operation 2654 [5/8] (7.30ns)   --->   "%WEIGHTS_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_53, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2654 'readreq' 'WEIGHTS_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 890 <SV = 889> <Delay = 7.30>
ST_890 : Operation 2655 [4/8] (7.30ns)   --->   "%WEIGHTS_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_53, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2655 'readreq' 'WEIGHTS_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 891 <SV = 890> <Delay = 7.30>
ST_891 : Operation 2656 [3/8] (7.30ns)   --->   "%WEIGHTS_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_53, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2656 'readreq' 'WEIGHTS_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 892 <SV = 891> <Delay = 7.30>
ST_892 : Operation 2657 [2/8] (7.30ns)   --->   "%WEIGHTS_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_53, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2657 'readreq' 'WEIGHTS_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 893 <SV = 892> <Delay = 7.30>
ST_893 : Operation 2658 [1/8] (7.30ns)   --->   "%WEIGHTS_load_52_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_53, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2658 'readreq' 'WEIGHTS_load_52_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_893 : Operation 2659 [3/3] (1.45ns) (grouped into DSP with root node w_new_115)   --->   "%mul_ln68_52 = mul i5 %sext_ln68_1, i5 %input_load_52_cast236_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2659 'mul' 'mul_ln68_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 894 <SV = 893> <Delay = 7.30>
ST_894 : Operation 2660 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_53_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_53" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2660 'read' 'WEIGHTS_addr_53_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_894 : Operation 2661 [2/3] (1.45ns) (grouped into DSP with root node w_new_115)   --->   "%mul_ln68_52 = mul i5 %sext_ln68_1, i5 %input_load_52_cast236_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2661 'mul' 'mul_ln68_52' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 895 <SV = 894> <Delay = 2.10>
ST_895 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln68_105 = sext i8 %WEIGHTS_addr_53_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2662 'sext' 'sext_ln68_105' <Predicate = true> <Delay = 0.00>
ST_895 : Operation 2663 [1/3] (0.00ns) (grouped into DSP with root node w_new_115)   --->   "%mul_ln68_52 = mul i5 %sext_ln68_1, i5 %input_load_52_cast236_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2663 'mul' 'mul_ln68_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_895 : Operation 2664 [1/1] (0.00ns) (grouped into DSP with root node w_new_115)   --->   "%sext_ln68_106 = sext i5 %mul_ln68_52" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2664 'sext' 'sext_ln68_106' <Predicate = true> <Delay = 0.00>
ST_895 : Operation 2665 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_115 = add i9 %sext_ln68_106, i9 %sext_ln68_105" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2665 'add' 'w_new_115' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 896 <SV = 895> <Delay = 7.30>
ST_896 : Operation 2666 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_115 = add i9 %sext_ln68_106, i9 %sext_ln68_105" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2666 'add' 'w_new_115' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_896 : Operation 2667 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_115, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2667 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_896 : Operation 2668 [1/1] (0.99ns)   --->   "%select_ln70_52 = select i1 %tmp_83, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2668 'select' 'select_ln70_52' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_896 : Operation 2669 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_54_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_53, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2669 'writereq' 'WEIGHTS_addr_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 897 <SV = 896> <Delay = 7.30>
ST_897 : Operation 2670 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_53, i8 %select_ln70_52, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2670 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 898 <SV = 897> <Delay = 7.30>
ST_898 : Operation 2671 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_54_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_53" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2671 'writeresp' 'WEIGHTS_addr_54_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 899 <SV = 898> <Delay = 7.30>
ST_899 : Operation 2672 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_54_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_53" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2672 'writeresp' 'WEIGHTS_addr_54_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 900 <SV = 899> <Delay = 7.30>
ST_900 : Operation 2673 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_54_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_53" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2673 'writeresp' 'WEIGHTS_addr_54_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 901 <SV = 900> <Delay = 7.30>
ST_901 : Operation 2674 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_54_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_53" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2674 'writeresp' 'WEIGHTS_addr_54_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 902 <SV = 901> <Delay = 7.30>
ST_902 : Operation 2675 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_54_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_53" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2675 'writeresp' 'WEIGHTS_addr_54_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_902 : Operation 2676 [1/1] (3.56ns)   --->   "%add_ln67_53 = add i64 %add_ln67, i64 53" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2676 'add' 'add_ln67_53' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_902 : Operation 2677 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_54 = getelementptr i8 %WEIGHTS, i64 %add_ln67_53" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2677 'getelementptr' 'WEIGHTS_addr_54' <Predicate = true> <Delay = 0.00>

State 903 <SV = 902> <Delay = 7.30>
ST_903 : Operation 2678 [8/8] (7.30ns)   --->   "%WEIGHTS_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_54, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2678 'readreq' 'WEIGHTS_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 904 <SV = 903> <Delay = 7.30>
ST_904 : Operation 2679 [7/8] (7.30ns)   --->   "%WEIGHTS_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_54, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2679 'readreq' 'WEIGHTS_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 905 <SV = 904> <Delay = 7.30>
ST_905 : Operation 2680 [6/8] (7.30ns)   --->   "%WEIGHTS_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_54, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2680 'readreq' 'WEIGHTS_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 906 <SV = 905> <Delay = 7.30>
ST_906 : Operation 2681 [5/8] (7.30ns)   --->   "%WEIGHTS_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_54, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2681 'readreq' 'WEIGHTS_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 907 <SV = 906> <Delay = 7.30>
ST_907 : Operation 2682 [4/8] (7.30ns)   --->   "%WEIGHTS_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_54, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2682 'readreq' 'WEIGHTS_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 908 <SV = 907> <Delay = 7.30>
ST_908 : Operation 2683 [3/8] (7.30ns)   --->   "%WEIGHTS_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_54, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2683 'readreq' 'WEIGHTS_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 909 <SV = 908> <Delay = 7.30>
ST_909 : Operation 2684 [2/8] (7.30ns)   --->   "%WEIGHTS_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_54, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2684 'readreq' 'WEIGHTS_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 910 <SV = 909> <Delay = 7.30>
ST_910 : Operation 2685 [1/8] (7.30ns)   --->   "%WEIGHTS_load_53_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_54, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2685 'readreq' 'WEIGHTS_load_53_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_910 : Operation 2686 [3/3] (1.45ns) (grouped into DSP with root node w_new_116)   --->   "%mul_ln68_53 = mul i5 %sext_ln68_1, i5 %input_load_53_cast237_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2686 'mul' 'mul_ln68_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 911 <SV = 910> <Delay = 7.30>
ST_911 : Operation 2687 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_54_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_54" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2687 'read' 'WEIGHTS_addr_54_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_911 : Operation 2688 [2/3] (1.45ns) (grouped into DSP with root node w_new_116)   --->   "%mul_ln68_53 = mul i5 %sext_ln68_1, i5 %input_load_53_cast237_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2688 'mul' 'mul_ln68_53' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 912 <SV = 911> <Delay = 2.10>
ST_912 : Operation 2689 [1/1] (0.00ns)   --->   "%sext_ln68_107 = sext i8 %WEIGHTS_addr_54_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2689 'sext' 'sext_ln68_107' <Predicate = true> <Delay = 0.00>
ST_912 : Operation 2690 [1/3] (0.00ns) (grouped into DSP with root node w_new_116)   --->   "%mul_ln68_53 = mul i5 %sext_ln68_1, i5 %input_load_53_cast237_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2690 'mul' 'mul_ln68_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_912 : Operation 2691 [1/1] (0.00ns) (grouped into DSP with root node w_new_116)   --->   "%sext_ln68_108 = sext i5 %mul_ln68_53" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2691 'sext' 'sext_ln68_108' <Predicate = true> <Delay = 0.00>
ST_912 : Operation 2692 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_116 = add i9 %sext_ln68_108, i9 %sext_ln68_107" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2692 'add' 'w_new_116' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 913 <SV = 912> <Delay = 7.30>
ST_913 : Operation 2693 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_116 = add i9 %sext_ln68_108, i9 %sext_ln68_107" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2693 'add' 'w_new_116' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_913 : Operation 2694 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_116, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2694 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 2695 [1/1] (0.99ns)   --->   "%select_ln70_53 = select i1 %tmp_84, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2695 'select' 'select_ln70_53' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_913 : Operation 2696 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_55_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_54, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2696 'writereq' 'WEIGHTS_addr_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 914 <SV = 913> <Delay = 7.30>
ST_914 : Operation 2697 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_54, i8 %select_ln70_53, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2697 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 915 <SV = 914> <Delay = 7.30>
ST_915 : Operation 2698 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_55_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_54" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2698 'writeresp' 'WEIGHTS_addr_55_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 916 <SV = 915> <Delay = 7.30>
ST_916 : Operation 2699 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_55_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_54" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2699 'writeresp' 'WEIGHTS_addr_55_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 917 <SV = 916> <Delay = 7.30>
ST_917 : Operation 2700 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_55_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_54" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2700 'writeresp' 'WEIGHTS_addr_55_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 918 <SV = 917> <Delay = 7.30>
ST_918 : Operation 2701 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_55_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_54" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2701 'writeresp' 'WEIGHTS_addr_55_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 919 <SV = 918> <Delay = 7.30>
ST_919 : Operation 2702 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_55_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_54" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2702 'writeresp' 'WEIGHTS_addr_55_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_919 : Operation 2703 [1/1] (3.56ns)   --->   "%add_ln67_54 = add i64 %add_ln67, i64 54" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2703 'add' 'add_ln67_54' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_919 : Operation 2704 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_55 = getelementptr i8 %WEIGHTS, i64 %add_ln67_54" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2704 'getelementptr' 'WEIGHTS_addr_55' <Predicate = true> <Delay = 0.00>

State 920 <SV = 919> <Delay = 7.30>
ST_920 : Operation 2705 [8/8] (7.30ns)   --->   "%WEIGHTS_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_55, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2705 'readreq' 'WEIGHTS_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 921 <SV = 920> <Delay = 7.30>
ST_921 : Operation 2706 [7/8] (7.30ns)   --->   "%WEIGHTS_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_55, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2706 'readreq' 'WEIGHTS_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 922 <SV = 921> <Delay = 7.30>
ST_922 : Operation 2707 [6/8] (7.30ns)   --->   "%WEIGHTS_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_55, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2707 'readreq' 'WEIGHTS_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 923 <SV = 922> <Delay = 7.30>
ST_923 : Operation 2708 [5/8] (7.30ns)   --->   "%WEIGHTS_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_55, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2708 'readreq' 'WEIGHTS_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 924 <SV = 923> <Delay = 7.30>
ST_924 : Operation 2709 [4/8] (7.30ns)   --->   "%WEIGHTS_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_55, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2709 'readreq' 'WEIGHTS_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 925 <SV = 924> <Delay = 7.30>
ST_925 : Operation 2710 [3/8] (7.30ns)   --->   "%WEIGHTS_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_55, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2710 'readreq' 'WEIGHTS_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 926 <SV = 925> <Delay = 7.30>
ST_926 : Operation 2711 [2/8] (7.30ns)   --->   "%WEIGHTS_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_55, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2711 'readreq' 'WEIGHTS_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 927 <SV = 926> <Delay = 7.30>
ST_927 : Operation 2712 [1/8] (7.30ns)   --->   "%WEIGHTS_load_54_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_55, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2712 'readreq' 'WEIGHTS_load_54_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_927 : Operation 2713 [3/3] (1.45ns) (grouped into DSP with root node w_new_117)   --->   "%mul_ln68_54 = mul i5 %sext_ln68_1, i5 %input_load_54_cast238_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2713 'mul' 'mul_ln68_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 928 <SV = 927> <Delay = 7.30>
ST_928 : Operation 2714 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_55_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_55" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2714 'read' 'WEIGHTS_addr_55_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_928 : Operation 2715 [2/3] (1.45ns) (grouped into DSP with root node w_new_117)   --->   "%mul_ln68_54 = mul i5 %sext_ln68_1, i5 %input_load_54_cast238_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2715 'mul' 'mul_ln68_54' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 929 <SV = 928> <Delay = 2.10>
ST_929 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln68_109 = sext i8 %WEIGHTS_addr_55_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2716 'sext' 'sext_ln68_109' <Predicate = true> <Delay = 0.00>
ST_929 : Operation 2717 [1/3] (0.00ns) (grouped into DSP with root node w_new_117)   --->   "%mul_ln68_54 = mul i5 %sext_ln68_1, i5 %input_load_54_cast238_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2717 'mul' 'mul_ln68_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_929 : Operation 2718 [1/1] (0.00ns) (grouped into DSP with root node w_new_117)   --->   "%sext_ln68_110 = sext i5 %mul_ln68_54" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2718 'sext' 'sext_ln68_110' <Predicate = true> <Delay = 0.00>
ST_929 : Operation 2719 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_117 = add i9 %sext_ln68_110, i9 %sext_ln68_109" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2719 'add' 'w_new_117' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 930 <SV = 929> <Delay = 7.30>
ST_930 : Operation 2720 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_117 = add i9 %sext_ln68_110, i9 %sext_ln68_109" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2720 'add' 'w_new_117' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_930 : Operation 2721 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_117, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2721 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_930 : Operation 2722 [1/1] (0.99ns)   --->   "%select_ln70_54 = select i1 %tmp_85, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2722 'select' 'select_ln70_54' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_930 : Operation 2723 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_56_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_55, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2723 'writereq' 'WEIGHTS_addr_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 931 <SV = 930> <Delay = 7.30>
ST_931 : Operation 2724 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_55, i8 %select_ln70_54, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2724 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 932 <SV = 931> <Delay = 7.30>
ST_932 : Operation 2725 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_56_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_55" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2725 'writeresp' 'WEIGHTS_addr_56_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 933 <SV = 932> <Delay = 7.30>
ST_933 : Operation 2726 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_56_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_55" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2726 'writeresp' 'WEIGHTS_addr_56_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 934 <SV = 933> <Delay = 7.30>
ST_934 : Operation 2727 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_56_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_55" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2727 'writeresp' 'WEIGHTS_addr_56_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 935 <SV = 934> <Delay = 7.30>
ST_935 : Operation 2728 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_56_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_55" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2728 'writeresp' 'WEIGHTS_addr_56_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 936 <SV = 935> <Delay = 7.30>
ST_936 : Operation 2729 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_56_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_55" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2729 'writeresp' 'WEIGHTS_addr_56_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_936 : Operation 2730 [1/1] (3.56ns)   --->   "%add_ln67_55 = add i64 %add_ln67, i64 55" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2730 'add' 'add_ln67_55' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 2731 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_56 = getelementptr i8 %WEIGHTS, i64 %add_ln67_55" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2731 'getelementptr' 'WEIGHTS_addr_56' <Predicate = true> <Delay = 0.00>
ST_936 : Operation 2732 [1/1] (3.56ns)   --->   "%add_ln67_56 = add i64 %add_ln67, i64 56" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2732 'add' 'add_ln67_56' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 2733 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_57 = getelementptr i8 %WEIGHTS, i64 %add_ln67_56" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2733 'getelementptr' 'WEIGHTS_addr_57' <Predicate = true> <Delay = 0.00>
ST_936 : Operation 2734 [1/1] (3.56ns)   --->   "%add_ln67_57 = add i64 %add_ln67, i64 57" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2734 'add' 'add_ln67_57' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 2735 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_58 = getelementptr i8 %WEIGHTS, i64 %add_ln67_57" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2735 'getelementptr' 'WEIGHTS_addr_58' <Predicate = true> <Delay = 0.00>
ST_936 : Operation 2736 [1/1] (3.56ns)   --->   "%add_ln67_58 = add i64 %add_ln67, i64 58" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2736 'add' 'add_ln67_58' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 2737 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_59 = getelementptr i8 %WEIGHTS, i64 %add_ln67_58" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2737 'getelementptr' 'WEIGHTS_addr_59' <Predicate = true> <Delay = 0.00>
ST_936 : Operation 2738 [1/1] (3.56ns)   --->   "%add_ln67_59 = add i64 %add_ln67, i64 59" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2738 'add' 'add_ln67_59' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 2739 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_60 = getelementptr i8 %WEIGHTS, i64 %add_ln67_59" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2739 'getelementptr' 'WEIGHTS_addr_60' <Predicate = true> <Delay = 0.00>
ST_936 : Operation 2740 [1/1] (3.56ns)   --->   "%add_ln67_60 = add i64 %add_ln67, i64 60" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2740 'add' 'add_ln67_60' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 2741 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_61 = getelementptr i8 %WEIGHTS, i64 %add_ln67_60" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2741 'getelementptr' 'WEIGHTS_addr_61' <Predicate = true> <Delay = 0.00>
ST_936 : Operation 2742 [1/1] (3.56ns)   --->   "%add_ln67_61 = add i64 %add_ln67, i64 61" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2742 'add' 'add_ln67_61' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 2743 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_62 = getelementptr i8 %WEIGHTS, i64 %add_ln67_61" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2743 'getelementptr' 'WEIGHTS_addr_62' <Predicate = true> <Delay = 0.00>
ST_936 : Operation 2744 [1/1] (3.56ns)   --->   "%add_ln67_62 = add i64 %add_ln67, i64 62" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2744 'add' 'add_ln67_62' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 2745 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_63 = getelementptr i8 %WEIGHTS, i64 %add_ln67_62" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2745 'getelementptr' 'WEIGHTS_addr_63' <Predicate = true> <Delay = 0.00>
ST_936 : Operation 2746 [1/1] (3.56ns)   --->   "%add_ln67_63 = add i64 %add_ln67, i64 63" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2746 'add' 'add_ln67_63' <Predicate = true> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 2747 [1/1] (0.00ns)   --->   "%WEIGHTS_addr_64 = getelementptr i8 %WEIGHTS, i64 %add_ln67_63" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2747 'getelementptr' 'WEIGHTS_addr_64' <Predicate = true> <Delay = 0.00>

State 937 <SV = 936> <Delay = 7.30>
ST_937 : Operation 2748 [8/8] (7.30ns)   --->   "%WEIGHTS_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_56, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2748 'readreq' 'WEIGHTS_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 938 <SV = 937> <Delay = 7.30>
ST_938 : Operation 2749 [7/8] (7.30ns)   --->   "%WEIGHTS_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_56, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2749 'readreq' 'WEIGHTS_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 939 <SV = 938> <Delay = 7.30>
ST_939 : Operation 2750 [6/8] (7.30ns)   --->   "%WEIGHTS_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_56, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2750 'readreq' 'WEIGHTS_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 940 <SV = 939> <Delay = 7.30>
ST_940 : Operation 2751 [5/8] (7.30ns)   --->   "%WEIGHTS_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_56, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2751 'readreq' 'WEIGHTS_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 941 <SV = 940> <Delay = 7.30>
ST_941 : Operation 2752 [4/8] (7.30ns)   --->   "%WEIGHTS_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_56, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2752 'readreq' 'WEIGHTS_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 942 <SV = 941> <Delay = 7.30>
ST_942 : Operation 2753 [3/8] (7.30ns)   --->   "%WEIGHTS_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_56, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2753 'readreq' 'WEIGHTS_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 943 <SV = 942> <Delay = 7.30>
ST_943 : Operation 2754 [2/8] (7.30ns)   --->   "%WEIGHTS_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_56, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2754 'readreq' 'WEIGHTS_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 944 <SV = 943> <Delay = 7.30>
ST_944 : Operation 2755 [1/8] (7.30ns)   --->   "%WEIGHTS_load_55_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_56, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2755 'readreq' 'WEIGHTS_load_55_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_944 : Operation 2756 [3/3] (1.45ns) (grouped into DSP with root node w_new_118)   --->   "%mul_ln68_55 = mul i5 %sext_ln68_1, i5 %input_load_55_cast239_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2756 'mul' 'mul_ln68_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 945 <SV = 944> <Delay = 7.30>
ST_945 : Operation 2757 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_56_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_56" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2757 'read' 'WEIGHTS_addr_56_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_945 : Operation 2758 [2/3] (1.45ns) (grouped into DSP with root node w_new_118)   --->   "%mul_ln68_55 = mul i5 %sext_ln68_1, i5 %input_load_55_cast239_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2758 'mul' 'mul_ln68_55' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 946 <SV = 945> <Delay = 2.10>
ST_946 : Operation 2759 [1/1] (0.00ns)   --->   "%sext_ln68_111 = sext i8 %WEIGHTS_addr_56_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2759 'sext' 'sext_ln68_111' <Predicate = true> <Delay = 0.00>
ST_946 : Operation 2760 [1/3] (0.00ns) (grouped into DSP with root node w_new_118)   --->   "%mul_ln68_55 = mul i5 %sext_ln68_1, i5 %input_load_55_cast239_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2760 'mul' 'mul_ln68_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_946 : Operation 2761 [1/1] (0.00ns) (grouped into DSP with root node w_new_118)   --->   "%sext_ln68_112 = sext i5 %mul_ln68_55" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2761 'sext' 'sext_ln68_112' <Predicate = true> <Delay = 0.00>
ST_946 : Operation 2762 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_118 = add i9 %sext_ln68_112, i9 %sext_ln68_111" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2762 'add' 'w_new_118' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 947 <SV = 946> <Delay = 7.30>
ST_947 : Operation 2763 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_118 = add i9 %sext_ln68_112, i9 %sext_ln68_111" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2763 'add' 'w_new_118' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_947 : Operation 2764 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_118, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2764 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_947 : Operation 2765 [1/1] (0.99ns)   --->   "%select_ln70_55 = select i1 %tmp_86, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2765 'select' 'select_ln70_55' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_947 : Operation 2766 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_57_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_56, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2766 'writereq' 'WEIGHTS_addr_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 948 <SV = 947> <Delay = 7.30>
ST_948 : Operation 2767 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_56, i8 %select_ln70_55, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2767 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 949 <SV = 948> <Delay = 7.30>
ST_949 : Operation 2768 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_57_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_56" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2768 'writeresp' 'WEIGHTS_addr_57_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 950 <SV = 949> <Delay = 7.30>
ST_950 : Operation 2769 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_57_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_56" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2769 'writeresp' 'WEIGHTS_addr_57_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 951 <SV = 950> <Delay = 7.30>
ST_951 : Operation 2770 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_57_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_56" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2770 'writeresp' 'WEIGHTS_addr_57_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 952 <SV = 951> <Delay = 7.30>
ST_952 : Operation 2771 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_57_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_56" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2771 'writeresp' 'WEIGHTS_addr_57_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 953 <SV = 952> <Delay = 7.30>
ST_953 : Operation 2772 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_57_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_56" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2772 'writeresp' 'WEIGHTS_addr_57_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 954 <SV = 953> <Delay = 7.30>
ST_954 : Operation 2773 [8/8] (7.30ns)   --->   "%WEIGHTS_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_57, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2773 'readreq' 'WEIGHTS_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 955 <SV = 954> <Delay = 7.30>
ST_955 : Operation 2774 [7/8] (7.30ns)   --->   "%WEIGHTS_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_57, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2774 'readreq' 'WEIGHTS_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 956 <SV = 955> <Delay = 7.30>
ST_956 : Operation 2775 [6/8] (7.30ns)   --->   "%WEIGHTS_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_57, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2775 'readreq' 'WEIGHTS_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 957 <SV = 956> <Delay = 7.30>
ST_957 : Operation 2776 [5/8] (7.30ns)   --->   "%WEIGHTS_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_57, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2776 'readreq' 'WEIGHTS_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 958 <SV = 957> <Delay = 7.30>
ST_958 : Operation 2777 [4/8] (7.30ns)   --->   "%WEIGHTS_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_57, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2777 'readreq' 'WEIGHTS_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 959 <SV = 958> <Delay = 7.30>
ST_959 : Operation 2778 [3/8] (7.30ns)   --->   "%WEIGHTS_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_57, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2778 'readreq' 'WEIGHTS_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 960 <SV = 959> <Delay = 7.30>
ST_960 : Operation 2779 [2/8] (7.30ns)   --->   "%WEIGHTS_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_57, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2779 'readreq' 'WEIGHTS_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 961 <SV = 960> <Delay = 7.30>
ST_961 : Operation 2780 [1/8] (7.30ns)   --->   "%WEIGHTS_load_56_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_57, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2780 'readreq' 'WEIGHTS_load_56_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_961 : Operation 2781 [3/3] (1.45ns) (grouped into DSP with root node w_new_119)   --->   "%mul_ln68_56 = mul i5 %sext_ln68_1, i5 %input_load_56_cast240_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2781 'mul' 'mul_ln68_56' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 962 <SV = 961> <Delay = 7.30>
ST_962 : Operation 2782 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_57_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_57" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2782 'read' 'WEIGHTS_addr_57_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_962 : Operation 2783 [2/3] (1.45ns) (grouped into DSP with root node w_new_119)   --->   "%mul_ln68_56 = mul i5 %sext_ln68_1, i5 %input_load_56_cast240_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2783 'mul' 'mul_ln68_56' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 963 <SV = 962> <Delay = 2.10>
ST_963 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln68_113 = sext i8 %WEIGHTS_addr_57_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2784 'sext' 'sext_ln68_113' <Predicate = true> <Delay = 0.00>
ST_963 : Operation 2785 [1/3] (0.00ns) (grouped into DSP with root node w_new_119)   --->   "%mul_ln68_56 = mul i5 %sext_ln68_1, i5 %input_load_56_cast240_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2785 'mul' 'mul_ln68_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_963 : Operation 2786 [1/1] (0.00ns) (grouped into DSP with root node w_new_119)   --->   "%sext_ln68_114 = sext i5 %mul_ln68_56" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2786 'sext' 'sext_ln68_114' <Predicate = true> <Delay = 0.00>
ST_963 : Operation 2787 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_119 = add i9 %sext_ln68_114, i9 %sext_ln68_113" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2787 'add' 'w_new_119' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 964 <SV = 963> <Delay = 7.30>
ST_964 : Operation 2788 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_119 = add i9 %sext_ln68_114, i9 %sext_ln68_113" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2788 'add' 'w_new_119' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_964 : Operation 2789 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_119, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2789 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_964 : Operation 2790 [1/1] (0.99ns)   --->   "%select_ln70_56 = select i1 %tmp_87, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2790 'select' 'select_ln70_56' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_964 : Operation 2791 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_58_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_57, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2791 'writereq' 'WEIGHTS_addr_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 965 <SV = 964> <Delay = 7.30>
ST_965 : Operation 2792 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_57, i8 %select_ln70_56, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2792 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 966 <SV = 965> <Delay = 7.30>
ST_966 : Operation 2793 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_58_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_57" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2793 'writeresp' 'WEIGHTS_addr_58_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 967 <SV = 966> <Delay = 7.30>
ST_967 : Operation 2794 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_58_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_57" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2794 'writeresp' 'WEIGHTS_addr_58_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 968 <SV = 967> <Delay = 7.30>
ST_968 : Operation 2795 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_58_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_57" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2795 'writeresp' 'WEIGHTS_addr_58_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 969 <SV = 968> <Delay = 7.30>
ST_969 : Operation 2796 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_58_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_57" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2796 'writeresp' 'WEIGHTS_addr_58_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 970 <SV = 969> <Delay = 7.30>
ST_970 : Operation 2797 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_58_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_57" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2797 'writeresp' 'WEIGHTS_addr_58_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 971 <SV = 970> <Delay = 7.30>
ST_971 : Operation 2798 [8/8] (7.30ns)   --->   "%WEIGHTS_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_58, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2798 'readreq' 'WEIGHTS_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 972 <SV = 971> <Delay = 7.30>
ST_972 : Operation 2799 [7/8] (7.30ns)   --->   "%WEIGHTS_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_58, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2799 'readreq' 'WEIGHTS_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 973 <SV = 972> <Delay = 7.30>
ST_973 : Operation 2800 [6/8] (7.30ns)   --->   "%WEIGHTS_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_58, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2800 'readreq' 'WEIGHTS_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 974 <SV = 973> <Delay = 7.30>
ST_974 : Operation 2801 [5/8] (7.30ns)   --->   "%WEIGHTS_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_58, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2801 'readreq' 'WEIGHTS_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 975 <SV = 974> <Delay = 7.30>
ST_975 : Operation 2802 [4/8] (7.30ns)   --->   "%WEIGHTS_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_58, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2802 'readreq' 'WEIGHTS_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 976 <SV = 975> <Delay = 7.30>
ST_976 : Operation 2803 [3/8] (7.30ns)   --->   "%WEIGHTS_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_58, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2803 'readreq' 'WEIGHTS_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 977 <SV = 976> <Delay = 7.30>
ST_977 : Operation 2804 [2/8] (7.30ns)   --->   "%WEIGHTS_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_58, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2804 'readreq' 'WEIGHTS_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 978 <SV = 977> <Delay = 7.30>
ST_978 : Operation 2805 [1/8] (7.30ns)   --->   "%WEIGHTS_load_57_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_58, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2805 'readreq' 'WEIGHTS_load_57_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_978 : Operation 2806 [3/3] (1.45ns) (grouped into DSP with root node w_new_120)   --->   "%mul_ln68_57 = mul i5 %sext_ln68_1, i5 %input_load_57_cast241_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2806 'mul' 'mul_ln68_57' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 979 <SV = 978> <Delay = 7.30>
ST_979 : Operation 2807 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_58_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_58" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2807 'read' 'WEIGHTS_addr_58_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_979 : Operation 2808 [2/3] (1.45ns) (grouped into DSP with root node w_new_120)   --->   "%mul_ln68_57 = mul i5 %sext_ln68_1, i5 %input_load_57_cast241_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2808 'mul' 'mul_ln68_57' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 980 <SV = 979> <Delay = 2.10>
ST_980 : Operation 2809 [1/1] (0.00ns)   --->   "%sext_ln68_115 = sext i8 %WEIGHTS_addr_58_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2809 'sext' 'sext_ln68_115' <Predicate = true> <Delay = 0.00>
ST_980 : Operation 2810 [1/3] (0.00ns) (grouped into DSP with root node w_new_120)   --->   "%mul_ln68_57 = mul i5 %sext_ln68_1, i5 %input_load_57_cast241_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2810 'mul' 'mul_ln68_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_980 : Operation 2811 [1/1] (0.00ns) (grouped into DSP with root node w_new_120)   --->   "%sext_ln68_116 = sext i5 %mul_ln68_57" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2811 'sext' 'sext_ln68_116' <Predicate = true> <Delay = 0.00>
ST_980 : Operation 2812 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_120 = add i9 %sext_ln68_116, i9 %sext_ln68_115" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2812 'add' 'w_new_120' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 981 <SV = 980> <Delay = 7.30>
ST_981 : Operation 2813 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_120 = add i9 %sext_ln68_116, i9 %sext_ln68_115" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2813 'add' 'w_new_120' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_981 : Operation 2814 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_120, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2814 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_981 : Operation 2815 [1/1] (0.99ns)   --->   "%select_ln70_57 = select i1 %tmp_88, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2815 'select' 'select_ln70_57' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_981 : Operation 2816 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_59_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_58, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2816 'writereq' 'WEIGHTS_addr_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 982 <SV = 981> <Delay = 7.30>
ST_982 : Operation 2817 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_58, i8 %select_ln70_57, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2817 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 983 <SV = 982> <Delay = 7.30>
ST_983 : Operation 2818 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_59_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_58" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2818 'writeresp' 'WEIGHTS_addr_59_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 984 <SV = 983> <Delay = 7.30>
ST_984 : Operation 2819 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_59_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_58" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2819 'writeresp' 'WEIGHTS_addr_59_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 985 <SV = 984> <Delay = 7.30>
ST_985 : Operation 2820 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_59_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_58" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2820 'writeresp' 'WEIGHTS_addr_59_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 986 <SV = 985> <Delay = 7.30>
ST_986 : Operation 2821 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_59_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_58" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2821 'writeresp' 'WEIGHTS_addr_59_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 987 <SV = 986> <Delay = 7.30>
ST_987 : Operation 2822 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_59_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_58" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2822 'writeresp' 'WEIGHTS_addr_59_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 988 <SV = 987> <Delay = 7.30>
ST_988 : Operation 2823 [8/8] (7.30ns)   --->   "%WEIGHTS_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_59, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2823 'readreq' 'WEIGHTS_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 989 <SV = 988> <Delay = 7.30>
ST_989 : Operation 2824 [7/8] (7.30ns)   --->   "%WEIGHTS_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_59, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2824 'readreq' 'WEIGHTS_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 990 <SV = 989> <Delay = 7.30>
ST_990 : Operation 2825 [6/8] (7.30ns)   --->   "%WEIGHTS_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_59, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2825 'readreq' 'WEIGHTS_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 991 <SV = 990> <Delay = 7.30>
ST_991 : Operation 2826 [5/8] (7.30ns)   --->   "%WEIGHTS_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_59, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2826 'readreq' 'WEIGHTS_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 992 <SV = 991> <Delay = 7.30>
ST_992 : Operation 2827 [4/8] (7.30ns)   --->   "%WEIGHTS_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_59, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2827 'readreq' 'WEIGHTS_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 993 <SV = 992> <Delay = 7.30>
ST_993 : Operation 2828 [3/8] (7.30ns)   --->   "%WEIGHTS_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_59, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2828 'readreq' 'WEIGHTS_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 994 <SV = 993> <Delay = 7.30>
ST_994 : Operation 2829 [2/8] (7.30ns)   --->   "%WEIGHTS_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_59, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2829 'readreq' 'WEIGHTS_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 995 <SV = 994> <Delay = 7.30>
ST_995 : Operation 2830 [1/8] (7.30ns)   --->   "%WEIGHTS_load_58_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_59, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2830 'readreq' 'WEIGHTS_load_58_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_995 : Operation 2831 [3/3] (1.45ns) (grouped into DSP with root node w_new_121)   --->   "%mul_ln68_58 = mul i5 %sext_ln68_1, i5 %input_load_58_cast242_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2831 'mul' 'mul_ln68_58' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 996 <SV = 995> <Delay = 7.30>
ST_996 : Operation 2832 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_59_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_59" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2832 'read' 'WEIGHTS_addr_59_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_996 : Operation 2833 [2/3] (1.45ns) (grouped into DSP with root node w_new_121)   --->   "%mul_ln68_58 = mul i5 %sext_ln68_1, i5 %input_load_58_cast242_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2833 'mul' 'mul_ln68_58' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 997 <SV = 996> <Delay = 2.10>
ST_997 : Operation 2834 [1/1] (0.00ns)   --->   "%sext_ln68_117 = sext i8 %WEIGHTS_addr_59_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2834 'sext' 'sext_ln68_117' <Predicate = true> <Delay = 0.00>
ST_997 : Operation 2835 [1/3] (0.00ns) (grouped into DSP with root node w_new_121)   --->   "%mul_ln68_58 = mul i5 %sext_ln68_1, i5 %input_load_58_cast242_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2835 'mul' 'mul_ln68_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_997 : Operation 2836 [1/1] (0.00ns) (grouped into DSP with root node w_new_121)   --->   "%sext_ln68_118 = sext i5 %mul_ln68_58" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2836 'sext' 'sext_ln68_118' <Predicate = true> <Delay = 0.00>
ST_997 : Operation 2837 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_121 = add i9 %sext_ln68_118, i9 %sext_ln68_117" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2837 'add' 'w_new_121' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 998 <SV = 997> <Delay = 7.30>
ST_998 : Operation 2838 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_121 = add i9 %sext_ln68_118, i9 %sext_ln68_117" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2838 'add' 'w_new_121' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_998 : Operation 2839 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_121, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2839 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_998 : Operation 2840 [1/1] (0.99ns)   --->   "%select_ln70_58 = select i1 %tmp_89, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2840 'select' 'select_ln70_58' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_998 : Operation 2841 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_60_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_59, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2841 'writereq' 'WEIGHTS_addr_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 999 <SV = 998> <Delay = 7.30>
ST_999 : Operation 2842 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_59, i8 %select_ln70_58, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2842 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1000 <SV = 999> <Delay = 7.30>
ST_1000 : Operation 2843 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_60_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_59" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2843 'writeresp' 'WEIGHTS_addr_60_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1001 <SV = 1000> <Delay = 7.30>
ST_1001 : Operation 2844 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_60_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_59" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2844 'writeresp' 'WEIGHTS_addr_60_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1002 <SV = 1001> <Delay = 7.30>
ST_1002 : Operation 2845 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_60_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_59" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2845 'writeresp' 'WEIGHTS_addr_60_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1003 <SV = 1002> <Delay = 7.30>
ST_1003 : Operation 2846 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_60_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_59" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2846 'writeresp' 'WEIGHTS_addr_60_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1004 <SV = 1003> <Delay = 7.30>
ST_1004 : Operation 2847 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_60_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_59" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2847 'writeresp' 'WEIGHTS_addr_60_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1005 <SV = 1004> <Delay = 7.30>
ST_1005 : Operation 2848 [8/8] (7.30ns)   --->   "%WEIGHTS_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_60, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2848 'readreq' 'WEIGHTS_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1006 <SV = 1005> <Delay = 7.30>
ST_1006 : Operation 2849 [7/8] (7.30ns)   --->   "%WEIGHTS_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_60, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2849 'readreq' 'WEIGHTS_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1007 <SV = 1006> <Delay = 7.30>
ST_1007 : Operation 2850 [6/8] (7.30ns)   --->   "%WEIGHTS_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_60, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2850 'readreq' 'WEIGHTS_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1008 <SV = 1007> <Delay = 7.30>
ST_1008 : Operation 2851 [5/8] (7.30ns)   --->   "%WEIGHTS_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_60, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2851 'readreq' 'WEIGHTS_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1009 <SV = 1008> <Delay = 7.30>
ST_1009 : Operation 2852 [4/8] (7.30ns)   --->   "%WEIGHTS_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_60, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2852 'readreq' 'WEIGHTS_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1010 <SV = 1009> <Delay = 7.30>
ST_1010 : Operation 2853 [3/8] (7.30ns)   --->   "%WEIGHTS_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_60, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2853 'readreq' 'WEIGHTS_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1011 <SV = 1010> <Delay = 7.30>
ST_1011 : Operation 2854 [2/8] (7.30ns)   --->   "%WEIGHTS_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_60, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2854 'readreq' 'WEIGHTS_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1012 <SV = 1011> <Delay = 7.30>
ST_1012 : Operation 2855 [1/8] (7.30ns)   --->   "%WEIGHTS_load_59_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_60, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2855 'readreq' 'WEIGHTS_load_59_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1012 : Operation 2856 [3/3] (1.45ns) (grouped into DSP with root node w_new_122)   --->   "%mul_ln68_59 = mul i5 %sext_ln68_1, i5 %input_load_59_cast243_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2856 'mul' 'mul_ln68_59' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1013 <SV = 1012> <Delay = 7.30>
ST_1013 : Operation 2857 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_60_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_60" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2857 'read' 'WEIGHTS_addr_60_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1013 : Operation 2858 [2/3] (1.45ns) (grouped into DSP with root node w_new_122)   --->   "%mul_ln68_59 = mul i5 %sext_ln68_1, i5 %input_load_59_cast243_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2858 'mul' 'mul_ln68_59' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1014 <SV = 1013> <Delay = 2.10>
ST_1014 : Operation 2859 [1/1] (0.00ns)   --->   "%sext_ln68_119 = sext i8 %WEIGHTS_addr_60_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2859 'sext' 'sext_ln68_119' <Predicate = true> <Delay = 0.00>
ST_1014 : Operation 2860 [1/3] (0.00ns) (grouped into DSP with root node w_new_122)   --->   "%mul_ln68_59 = mul i5 %sext_ln68_1, i5 %input_load_59_cast243_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2860 'mul' 'mul_ln68_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1014 : Operation 2861 [1/1] (0.00ns) (grouped into DSP with root node w_new_122)   --->   "%sext_ln68_120 = sext i5 %mul_ln68_59" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2861 'sext' 'sext_ln68_120' <Predicate = true> <Delay = 0.00>
ST_1014 : Operation 2862 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_122 = add i9 %sext_ln68_120, i9 %sext_ln68_119" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2862 'add' 'w_new_122' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1015 <SV = 1014> <Delay = 7.30>
ST_1015 : Operation 2863 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_122 = add i9 %sext_ln68_120, i9 %sext_ln68_119" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2863 'add' 'w_new_122' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1015 : Operation 2864 [1/1] (0.00ns)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_122, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2864 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1015 : Operation 2865 [1/1] (0.99ns)   --->   "%select_ln70_59 = select i1 %tmp_90, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2865 'select' 'select_ln70_59' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1015 : Operation 2866 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_61_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_60, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2866 'writereq' 'WEIGHTS_addr_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1016 <SV = 1015> <Delay = 7.30>
ST_1016 : Operation 2867 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_60, i8 %select_ln70_59, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2867 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1017 <SV = 1016> <Delay = 7.30>
ST_1017 : Operation 2868 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_61_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_60" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2868 'writeresp' 'WEIGHTS_addr_61_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1018 <SV = 1017> <Delay = 7.30>
ST_1018 : Operation 2869 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_61_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_60" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2869 'writeresp' 'WEIGHTS_addr_61_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1019 <SV = 1018> <Delay = 7.30>
ST_1019 : Operation 2870 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_61_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_60" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2870 'writeresp' 'WEIGHTS_addr_61_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1020 <SV = 1019> <Delay = 7.30>
ST_1020 : Operation 2871 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_61_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_60" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2871 'writeresp' 'WEIGHTS_addr_61_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1021 <SV = 1020> <Delay = 7.30>
ST_1021 : Operation 2872 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_61_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_60" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2872 'writeresp' 'WEIGHTS_addr_61_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1022 <SV = 1021> <Delay = 7.30>
ST_1022 : Operation 2873 [8/8] (7.30ns)   --->   "%WEIGHTS_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_61, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2873 'readreq' 'WEIGHTS_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1023 <SV = 1022> <Delay = 7.30>
ST_1023 : Operation 2874 [7/8] (7.30ns)   --->   "%WEIGHTS_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_61, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2874 'readreq' 'WEIGHTS_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1024 <SV = 1023> <Delay = 7.30>
ST_1024 : Operation 2875 [6/8] (7.30ns)   --->   "%WEIGHTS_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_61, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2875 'readreq' 'WEIGHTS_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1025 <SV = 1024> <Delay = 7.30>
ST_1025 : Operation 2876 [5/8] (7.30ns)   --->   "%WEIGHTS_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_61, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2876 'readreq' 'WEIGHTS_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1025 : Operation 2977 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 2977 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 1.61>

State 1026 <SV = 1025> <Delay = 7.30>
ST_1026 : Operation 2877 [4/8] (7.30ns)   --->   "%WEIGHTS_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_61, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2877 'readreq' 'WEIGHTS_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1027 <SV = 1026> <Delay = 7.30>
ST_1027 : Operation 2878 [3/8] (7.30ns)   --->   "%WEIGHTS_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_61, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2878 'readreq' 'WEIGHTS_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1028 <SV = 1027> <Delay = 7.30>
ST_1028 : Operation 2879 [2/8] (7.30ns)   --->   "%WEIGHTS_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_61, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2879 'readreq' 'WEIGHTS_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1029 <SV = 1028> <Delay = 7.30>
ST_1029 : Operation 2880 [1/8] (7.30ns)   --->   "%WEIGHTS_load_60_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_61, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2880 'readreq' 'WEIGHTS_load_60_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1029 : Operation 2881 [3/3] (1.45ns) (grouped into DSP with root node w_new_123)   --->   "%mul_ln68_60 = mul i5 %sext_ln68_1, i5 %input_load_60_cast244_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2881 'mul' 'mul_ln68_60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1030 <SV = 1029> <Delay = 7.30>
ST_1030 : Operation 2882 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_61_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_61" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2882 'read' 'WEIGHTS_addr_61_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1030 : Operation 2883 [2/3] (1.45ns) (grouped into DSP with root node w_new_123)   --->   "%mul_ln68_60 = mul i5 %sext_ln68_1, i5 %input_load_60_cast244_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2883 'mul' 'mul_ln68_60' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1031 <SV = 1030> <Delay = 2.10>
ST_1031 : Operation 2884 [1/1] (0.00ns)   --->   "%sext_ln68_121 = sext i8 %WEIGHTS_addr_61_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2884 'sext' 'sext_ln68_121' <Predicate = true> <Delay = 0.00>
ST_1031 : Operation 2885 [1/3] (0.00ns) (grouped into DSP with root node w_new_123)   --->   "%mul_ln68_60 = mul i5 %sext_ln68_1, i5 %input_load_60_cast244_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2885 'mul' 'mul_ln68_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1031 : Operation 2886 [1/1] (0.00ns) (grouped into DSP with root node w_new_123)   --->   "%sext_ln68_122 = sext i5 %mul_ln68_60" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2886 'sext' 'sext_ln68_122' <Predicate = true> <Delay = 0.00>
ST_1031 : Operation 2887 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_123 = add i9 %sext_ln68_122, i9 %sext_ln68_121" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2887 'add' 'w_new_123' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1032 <SV = 1031> <Delay = 7.30>
ST_1032 : Operation 2888 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_123 = add i9 %sext_ln68_122, i9 %sext_ln68_121" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2888 'add' 'w_new_123' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1032 : Operation 2889 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_123, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2889 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1032 : Operation 2890 [1/1] (0.99ns)   --->   "%select_ln70_60 = select i1 %tmp_91, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2890 'select' 'select_ln70_60' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1032 : Operation 2891 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_62_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_61, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2891 'writereq' 'WEIGHTS_addr_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1033 <SV = 1032> <Delay = 7.30>
ST_1033 : Operation 2892 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_61, i8 %select_ln70_60, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2892 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1034 <SV = 1033> <Delay = 7.30>
ST_1034 : Operation 2893 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_62_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_61" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2893 'writeresp' 'WEIGHTS_addr_62_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1035 <SV = 1034> <Delay = 7.30>
ST_1035 : Operation 2894 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_62_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_61" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2894 'writeresp' 'WEIGHTS_addr_62_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1036 <SV = 1035> <Delay = 7.30>
ST_1036 : Operation 2895 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_62_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_61" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2895 'writeresp' 'WEIGHTS_addr_62_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1037 <SV = 1036> <Delay = 7.30>
ST_1037 : Operation 2896 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_62_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_61" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2896 'writeresp' 'WEIGHTS_addr_62_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1038 <SV = 1037> <Delay = 7.30>
ST_1038 : Operation 2897 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_62_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_61" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2897 'writeresp' 'WEIGHTS_addr_62_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1039 <SV = 1038> <Delay = 7.30>
ST_1039 : Operation 2898 [8/8] (7.30ns)   --->   "%WEIGHTS_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_62, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2898 'readreq' 'WEIGHTS_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1040 <SV = 1039> <Delay = 7.30>
ST_1040 : Operation 2899 [7/8] (7.30ns)   --->   "%WEIGHTS_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_62, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2899 'readreq' 'WEIGHTS_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1041 <SV = 1040> <Delay = 7.30>
ST_1041 : Operation 2900 [6/8] (7.30ns)   --->   "%WEIGHTS_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_62, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2900 'readreq' 'WEIGHTS_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1042 <SV = 1041> <Delay = 7.30>
ST_1042 : Operation 2901 [5/8] (7.30ns)   --->   "%WEIGHTS_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_62, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2901 'readreq' 'WEIGHTS_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1043 <SV = 1042> <Delay = 7.30>
ST_1043 : Operation 2902 [4/8] (7.30ns)   --->   "%WEIGHTS_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_62, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2902 'readreq' 'WEIGHTS_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1044 <SV = 1043> <Delay = 7.30>
ST_1044 : Operation 2903 [3/8] (7.30ns)   --->   "%WEIGHTS_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_62, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2903 'readreq' 'WEIGHTS_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1045 <SV = 1044> <Delay = 7.30>
ST_1045 : Operation 2904 [2/8] (7.30ns)   --->   "%WEIGHTS_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_62, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2904 'readreq' 'WEIGHTS_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1046 <SV = 1045> <Delay = 7.30>
ST_1046 : Operation 2905 [1/8] (7.30ns)   --->   "%WEIGHTS_load_61_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_62, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2905 'readreq' 'WEIGHTS_load_61_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1046 : Operation 2906 [3/3] (1.45ns) (grouped into DSP with root node w_new_124)   --->   "%mul_ln68_61 = mul i5 %sext_ln68_1, i5 %input_load_61_cast245_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2906 'mul' 'mul_ln68_61' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1047 <SV = 1046> <Delay = 7.30>
ST_1047 : Operation 2907 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_62_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_62" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2907 'read' 'WEIGHTS_addr_62_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1047 : Operation 2908 [2/3] (1.45ns) (grouped into DSP with root node w_new_124)   --->   "%mul_ln68_61 = mul i5 %sext_ln68_1, i5 %input_load_61_cast245_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2908 'mul' 'mul_ln68_61' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1048 <SV = 1047> <Delay = 2.10>
ST_1048 : Operation 2909 [1/1] (0.00ns)   --->   "%sext_ln68_123 = sext i8 %WEIGHTS_addr_62_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2909 'sext' 'sext_ln68_123' <Predicate = true> <Delay = 0.00>
ST_1048 : Operation 2910 [1/3] (0.00ns) (grouped into DSP with root node w_new_124)   --->   "%mul_ln68_61 = mul i5 %sext_ln68_1, i5 %input_load_61_cast245_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2910 'mul' 'mul_ln68_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1048 : Operation 2911 [1/1] (0.00ns) (grouped into DSP with root node w_new_124)   --->   "%sext_ln68_124 = sext i5 %mul_ln68_61" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2911 'sext' 'sext_ln68_124' <Predicate = true> <Delay = 0.00>
ST_1048 : Operation 2912 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_124 = add i9 %sext_ln68_124, i9 %sext_ln68_123" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2912 'add' 'w_new_124' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1049 <SV = 1048> <Delay = 7.30>
ST_1049 : Operation 2913 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_124 = add i9 %sext_ln68_124, i9 %sext_ln68_123" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2913 'add' 'w_new_124' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1049 : Operation 2914 [1/1] (0.00ns)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_124, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2914 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1049 : Operation 2915 [1/1] (0.99ns)   --->   "%select_ln70_61 = select i1 %tmp_92, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2915 'select' 'select_ln70_61' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1049 : Operation 2916 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_63_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_62, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2916 'writereq' 'WEIGHTS_addr_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1050 <SV = 1049> <Delay = 7.30>
ST_1050 : Operation 2917 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_62, i8 %select_ln70_61, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2917 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1051 <SV = 1050> <Delay = 7.30>
ST_1051 : Operation 2918 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_63_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_62" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2918 'writeresp' 'WEIGHTS_addr_63_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1052 <SV = 1051> <Delay = 7.30>
ST_1052 : Operation 2919 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_63_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_62" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2919 'writeresp' 'WEIGHTS_addr_63_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1053 <SV = 1052> <Delay = 7.30>
ST_1053 : Operation 2920 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_63_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_62" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2920 'writeresp' 'WEIGHTS_addr_63_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1054 <SV = 1053> <Delay = 7.30>
ST_1054 : Operation 2921 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_63_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_62" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2921 'writeresp' 'WEIGHTS_addr_63_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1055 <SV = 1054> <Delay = 7.30>
ST_1055 : Operation 2922 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_63_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_62" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2922 'writeresp' 'WEIGHTS_addr_63_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1056 <SV = 1055> <Delay = 7.30>
ST_1056 : Operation 2923 [8/8] (7.30ns)   --->   "%WEIGHTS_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_63, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2923 'readreq' 'WEIGHTS_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1057 <SV = 1056> <Delay = 7.30>
ST_1057 : Operation 2924 [7/8] (7.30ns)   --->   "%WEIGHTS_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_63, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2924 'readreq' 'WEIGHTS_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1058 <SV = 1057> <Delay = 7.30>
ST_1058 : Operation 2925 [6/8] (7.30ns)   --->   "%WEIGHTS_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_63, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2925 'readreq' 'WEIGHTS_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1059 <SV = 1058> <Delay = 7.30>
ST_1059 : Operation 2926 [5/8] (7.30ns)   --->   "%WEIGHTS_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_63, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2926 'readreq' 'WEIGHTS_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1060 <SV = 1059> <Delay = 7.30>
ST_1060 : Operation 2927 [4/8] (7.30ns)   --->   "%WEIGHTS_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_63, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2927 'readreq' 'WEIGHTS_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1061 <SV = 1060> <Delay = 7.30>
ST_1061 : Operation 2928 [3/8] (7.30ns)   --->   "%WEIGHTS_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_63, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2928 'readreq' 'WEIGHTS_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1062 <SV = 1061> <Delay = 7.30>
ST_1062 : Operation 2929 [2/8] (7.30ns)   --->   "%WEIGHTS_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_63, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2929 'readreq' 'WEIGHTS_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1063 <SV = 1062> <Delay = 7.30>
ST_1063 : Operation 2930 [1/8] (7.30ns)   --->   "%WEIGHTS_load_62_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_63, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2930 'readreq' 'WEIGHTS_load_62_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1063 : Operation 2931 [3/3] (1.45ns) (grouped into DSP with root node w_new_125)   --->   "%mul_ln68_62 = mul i5 %sext_ln68_1, i5 %input_load_62_cast246_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2931 'mul' 'mul_ln68_62' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1064 <SV = 1063> <Delay = 7.30>
ST_1064 : Operation 2932 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_63_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_63" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2932 'read' 'WEIGHTS_addr_63_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1064 : Operation 2933 [2/3] (1.45ns) (grouped into DSP with root node w_new_125)   --->   "%mul_ln68_62 = mul i5 %sext_ln68_1, i5 %input_load_62_cast246_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2933 'mul' 'mul_ln68_62' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1065 <SV = 1064> <Delay = 2.10>
ST_1065 : Operation 2934 [1/1] (0.00ns)   --->   "%sext_ln68_125 = sext i8 %WEIGHTS_addr_63_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2934 'sext' 'sext_ln68_125' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 2935 [1/3] (0.00ns) (grouped into DSP with root node w_new_125)   --->   "%mul_ln68_62 = mul i5 %sext_ln68_1, i5 %input_load_62_cast246_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2935 'mul' 'mul_ln68_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1065 : Operation 2936 [1/1] (0.00ns) (grouped into DSP with root node w_new_125)   --->   "%sext_ln68_126 = sext i5 %mul_ln68_62" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2936 'sext' 'sext_ln68_126' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 2937 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_125 = add i9 %sext_ln68_126, i9 %sext_ln68_125" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2937 'add' 'w_new_125' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1066 <SV = 1065> <Delay = 7.30>
ST_1066 : Operation 2938 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_125 = add i9 %sext_ln68_126, i9 %sext_ln68_125" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2938 'add' 'w_new_125' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1066 : Operation 2939 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_125, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2939 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1066 : Operation 2940 [1/1] (0.99ns)   --->   "%select_ln70_62 = select i1 %tmp_93, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2940 'select' 'select_ln70_62' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1066 : Operation 2941 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_64_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_63, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2941 'writereq' 'WEIGHTS_addr_64_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1067 <SV = 1066> <Delay = 7.30>
ST_1067 : Operation 2942 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_63, i8 %select_ln70_62, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2942 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1068 <SV = 1067> <Delay = 7.30>
ST_1068 : Operation 2943 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_64_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_63" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2943 'writeresp' 'WEIGHTS_addr_64_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1069 <SV = 1068> <Delay = 7.30>
ST_1069 : Operation 2944 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_64_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_63" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2944 'writeresp' 'WEIGHTS_addr_64_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1070 <SV = 1069> <Delay = 7.30>
ST_1070 : Operation 2945 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_64_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_63" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2945 'writeresp' 'WEIGHTS_addr_64_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1071 <SV = 1070> <Delay = 7.30>
ST_1071 : Operation 2946 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_64_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_63" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2946 'writeresp' 'WEIGHTS_addr_64_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1072 <SV = 1071> <Delay = 7.30>
ST_1072 : Operation 2947 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_64_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_63" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2947 'writeresp' 'WEIGHTS_addr_64_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1073 <SV = 1072> <Delay = 7.30>
ST_1073 : Operation 2948 [8/8] (7.30ns)   --->   "%WEIGHTS_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_64, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2948 'readreq' 'WEIGHTS_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1074 <SV = 1073> <Delay = 7.30>
ST_1074 : Operation 2949 [7/8] (7.30ns)   --->   "%WEIGHTS_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_64, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2949 'readreq' 'WEIGHTS_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1075 <SV = 1074> <Delay = 7.30>
ST_1075 : Operation 2950 [6/8] (7.30ns)   --->   "%WEIGHTS_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_64, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2950 'readreq' 'WEIGHTS_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1076 <SV = 1075> <Delay = 7.30>
ST_1076 : Operation 2951 [5/8] (7.30ns)   --->   "%WEIGHTS_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_64, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2951 'readreq' 'WEIGHTS_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1077 <SV = 1076> <Delay = 7.30>
ST_1077 : Operation 2952 [4/8] (7.30ns)   --->   "%WEIGHTS_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_64, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2952 'readreq' 'WEIGHTS_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1078 <SV = 1077> <Delay = 7.30>
ST_1078 : Operation 2953 [3/8] (7.30ns)   --->   "%WEIGHTS_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_64, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2953 'readreq' 'WEIGHTS_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1079 <SV = 1078> <Delay = 7.30>
ST_1079 : Operation 2954 [2/8] (7.30ns)   --->   "%WEIGHTS_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_64, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2954 'readreq' 'WEIGHTS_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1080 <SV = 1079> <Delay = 7.30>
ST_1080 : Operation 2955 [1/8] (7.30ns)   --->   "%WEIGHTS_load_63_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr_64, i64 1" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2955 'readreq' 'WEIGHTS_load_63_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1080 : Operation 2956 [3/3] (1.45ns) (grouped into DSP with root node w_new_126)   --->   "%mul_ln68_63 = mul i5 %sext_ln68_1, i5 %sext_ln28_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2956 'mul' 'mul_ln68_63' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1081 <SV = 1080> <Delay = 7.30>
ST_1081 : Operation 2957 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_64_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr_64" [../src/forward_fw.cpp:67->../src/forward_fw.cpp:136]   --->   Operation 2957 'read' 'WEIGHTS_addr_64_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1081 : Operation 2958 [2/3] (1.45ns) (grouped into DSP with root node w_new_126)   --->   "%mul_ln68_63 = mul i5 %sext_ln68_1, i5 %sext_ln28_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2958 'mul' 'mul_ln68_63' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1082 <SV = 1081> <Delay = 2.10>
ST_1082 : Operation 2959 [1/1] (0.00ns)   --->   "%sext_ln68_127 = sext i8 %WEIGHTS_addr_64_read" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2959 'sext' 'sext_ln68_127' <Predicate = true> <Delay = 0.00>
ST_1082 : Operation 2960 [1/3] (0.00ns) (grouped into DSP with root node w_new_126)   --->   "%mul_ln68_63 = mul i5 %sext_ln68_1, i5 %sext_ln28_cast" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2960 'mul' 'mul_ln68_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1082 : Operation 2961 [1/1] (0.00ns) (grouped into DSP with root node w_new_126)   --->   "%sext_ln68_128 = sext i5 %mul_ln68_63" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2961 'sext' 'sext_ln68_128' <Predicate = true> <Delay = 0.00>
ST_1082 : Operation 2962 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_126 = add i9 %sext_ln68_128, i9 %sext_ln68_127" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2962 'add' 'w_new_126' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 1083 <SV = 1082> <Delay = 7.30>
ST_1083 : Operation 2963 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_126 = add i9 %sext_ln68_128, i9 %sext_ln68_127" [../src/forward_fw.cpp:68->../src/forward_fw.cpp:136]   --->   Operation 2963 'add' 'w_new_126' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1083 : Operation 2964 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_126, i32 8" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2964 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1083 : Operation 2965 [1/1] (0.99ns)   --->   "%select_ln70_63 = select i1 %tmp_94, i8 255, i8 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2965 'select' 'select_ln70_63' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1083 : Operation 2966 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_65_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr_64, i64 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2966 'writereq' 'WEIGHTS_addr_65_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1084 <SV = 1083> <Delay = 7.30>
ST_1084 : Operation 2967 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr_64, i8 %select_ln70_63, i1 1" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2967 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1085 <SV = 1084> <Delay = 7.30>
ST_1085 : Operation 2968 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_65_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_64" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2968 'writeresp' 'WEIGHTS_addr_65_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1086 <SV = 1085> <Delay = 7.30>
ST_1086 : Operation 2969 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_65_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_64" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2969 'writeresp' 'WEIGHTS_addr_65_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1087 <SV = 1086> <Delay = 7.30>
ST_1087 : Operation 2970 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_65_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_64" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2970 'writeresp' 'WEIGHTS_addr_65_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1088 <SV = 1087> <Delay = 7.30>
ST_1088 : Operation 2971 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_65_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_64" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2971 'writeresp' 'WEIGHTS_addr_65_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 1089 <SV = 1088> <Delay = 7.30>
ST_1089 : Operation 2972 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../src/forward_fw.cpp:64->../src/forward_fw.cpp:136]   --->   Operation 2972 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_1089 : Operation 2973 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [../src/forward_fw.cpp:64->../src/forward_fw.cpp:136]   --->   Operation 2973 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = true> <Delay = 0.00>
ST_1089 : Operation 2974 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../src/forward_fw.cpp:64->../src/forward_fw.cpp:136]   --->   Operation 2974 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_1089 : Operation 2975 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_65_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr_64" [../src/forward_fw.cpp:70->../src/forward_fw.cpp:136]   --->   Operation 2975 'writeresp' 'WEIGHTS_addr_65_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1089 : Operation 2976 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body.i168" [../src/forward_fw.cpp:64->../src/forward_fw.cpp:136]   --->   Operation 2976 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.170ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln64', ../src/forward_fw.cpp:64->../src/forward_fw.cpp:136) of constant 0 on local variable 'j', ../src/forward_fw.cpp:64->../src/forward_fw.cpp:136 [200]  (1.610 ns)
	'load' operation 6 bit ('j', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on local variable 'j', ../src/forward_fw.cpp:64->../src/forward_fw.cpp:136 [203]  (0.000 ns)
	'add' operation 64 bit ('add_ln67', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [223]  (3.560 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('WEIGHTS_addr_2', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [224]  (0.000 ns)
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [225]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [225]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [225]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [225]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [225]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [225]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [225]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [225]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_2_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [226]  (7.300 ns)

 <State 11>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[231] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [231]  (2.100 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_2_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [234]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [235]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_2_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [236]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_2_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [236]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_2_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [236]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_2_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [236]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_2_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [236]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_1_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [239]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_1_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [239]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_1_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [239]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_1_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [239]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_1_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [239]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_1_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [239]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_1_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [239]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_1_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [239]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_3_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [240]  (7.300 ns)

 <State 28>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[244] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [244]  (2.100 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_3_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [247]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [248]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_3_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [249]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_3_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [249]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_3_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [249]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_3_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [249]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_3_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [249]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_2_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [252]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_2_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [252]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_2_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [252]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_2_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [252]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_2_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [252]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_2_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [252]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_2_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [252]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_2_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [252]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_4_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [253]  (7.300 ns)

 <State 45>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[257] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [257]  (2.100 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_4_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [260]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [261]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_4_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [262]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_4_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [262]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_4_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [262]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_4_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [262]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_4_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [262]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_3_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [265]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_3_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [265]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_3_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [265]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_3_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [265]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_3_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [265]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_3_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [265]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_3_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [265]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_3_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [265]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_5_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [266]  (7.300 ns)

 <State 62>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[270] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [270]  (2.100 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_5_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [273]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [274]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_5_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [275]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_5_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [275]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_5_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [275]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_5_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [275]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_5_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [275]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_4_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [278]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_4_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [278]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_4_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [278]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_4_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [278]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_4_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [278]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_4_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [278]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_4_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [278]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_4_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [278]  (7.300 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_6_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [279]  (7.300 ns)

 <State 79>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[283] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [283]  (2.100 ns)

 <State 80>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_6_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [286]  (7.300 ns)

 <State 81>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [287]  (7.300 ns)

 <State 82>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_6_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [288]  (7.300 ns)

 <State 83>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_6_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [288]  (7.300 ns)

 <State 84>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_6_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [288]  (7.300 ns)

 <State 85>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_6_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [288]  (7.300 ns)

 <State 86>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_6_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [288]  (7.300 ns)

 <State 87>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_5_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [291]  (7.300 ns)

 <State 88>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_5_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [291]  (7.300 ns)

 <State 89>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_5_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [291]  (7.300 ns)

 <State 90>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_5_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [291]  (7.300 ns)

 <State 91>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_5_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [291]  (7.300 ns)

 <State 92>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_5_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [291]  (7.300 ns)

 <State 93>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_5_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [291]  (7.300 ns)

 <State 94>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_5_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [291]  (7.300 ns)

 <State 95>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_7_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [292]  (7.300 ns)

 <State 96>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[296] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [296]  (2.100 ns)

 <State 97>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_7_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [299]  (7.300 ns)

 <State 98>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [300]  (7.300 ns)

 <State 99>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_7_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [301]  (7.300 ns)

 <State 100>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_7_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [301]  (7.300 ns)

 <State 101>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_7_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [301]  (7.300 ns)

 <State 102>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_7_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [301]  (7.300 ns)

 <State 103>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_7_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [301]  (7.300 ns)

 <State 104>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_6_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [304]  (7.300 ns)

 <State 105>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_6_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [304]  (7.300 ns)

 <State 106>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_6_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [304]  (7.300 ns)

 <State 107>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_6_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [304]  (7.300 ns)

 <State 108>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_6_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [304]  (7.300 ns)

 <State 109>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_6_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [304]  (7.300 ns)

 <State 110>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_6_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [304]  (7.300 ns)

 <State 111>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_6_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [304]  (7.300 ns)

 <State 112>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_8_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [305]  (7.300 ns)

 <State 113>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[309] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [309]  (2.100 ns)

 <State 114>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_8_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [312]  (7.300 ns)

 <State 115>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [313]  (7.300 ns)

 <State 116>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_8_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [314]  (7.300 ns)

 <State 117>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_8_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [314]  (7.300 ns)

 <State 118>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_8_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [314]  (7.300 ns)

 <State 119>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_8_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [314]  (7.300 ns)

 <State 120>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_8_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [314]  (7.300 ns)

 <State 121>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_7_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [317]  (7.300 ns)

 <State 122>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_7_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [317]  (7.300 ns)

 <State 123>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_7_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [317]  (7.300 ns)

 <State 124>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_7_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [317]  (7.300 ns)

 <State 125>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_7_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [317]  (7.300 ns)

 <State 126>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_7_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [317]  (7.300 ns)

 <State 127>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_7_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [317]  (7.300 ns)

 <State 128>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_7_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [317]  (7.300 ns)

 <State 129>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_9_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [318]  (7.300 ns)

 <State 130>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[322] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [322]  (2.100 ns)

 <State 131>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_9_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [325]  (7.300 ns)

 <State 132>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [326]  (7.300 ns)

 <State 133>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_9_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [327]  (7.300 ns)

 <State 134>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_9_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [327]  (7.300 ns)

 <State 135>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_9_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [327]  (7.300 ns)

 <State 136>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_9_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [327]  (7.300 ns)

 <State 137>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_9_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [327]  (7.300 ns)

 <State 138>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_8_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [330]  (7.300 ns)

 <State 139>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_8_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [330]  (7.300 ns)

 <State 140>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_8_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [330]  (7.300 ns)

 <State 141>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_8_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [330]  (7.300 ns)

 <State 142>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_8_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [330]  (7.300 ns)

 <State 143>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_8_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [330]  (7.300 ns)

 <State 144>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_8_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [330]  (7.300 ns)

 <State 145>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_8_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [330]  (7.300 ns)

 <State 146>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_10_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [331]  (7.300 ns)

 <State 147>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[335] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [335]  (2.100 ns)

 <State 148>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_10_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [338]  (7.300 ns)

 <State 149>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [339]  (7.300 ns)

 <State 150>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_10_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [340]  (7.300 ns)

 <State 151>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_10_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [340]  (7.300 ns)

 <State 152>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_10_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [340]  (7.300 ns)

 <State 153>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_10_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [340]  (7.300 ns)

 <State 154>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_10_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [340]  (7.300 ns)

 <State 155>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_9_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [343]  (7.300 ns)

 <State 156>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_9_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [343]  (7.300 ns)

 <State 157>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_9_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [343]  (7.300 ns)

 <State 158>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_9_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [343]  (7.300 ns)

 <State 159>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_9_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [343]  (7.300 ns)

 <State 160>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_9_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [343]  (7.300 ns)

 <State 161>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_9_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [343]  (7.300 ns)

 <State 162>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_9_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [343]  (7.300 ns)

 <State 163>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_11_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [344]  (7.300 ns)

 <State 164>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[348] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [348]  (2.100 ns)

 <State 165>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_11_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [351]  (7.300 ns)

 <State 166>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [352]  (7.300 ns)

 <State 167>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_11_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [353]  (7.300 ns)

 <State 168>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_11_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [353]  (7.300 ns)

 <State 169>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_11_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [353]  (7.300 ns)

 <State 170>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_11_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [353]  (7.300 ns)

 <State 171>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_11_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [353]  (7.300 ns)

 <State 172>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_10_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [356]  (7.300 ns)

 <State 173>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_10_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [356]  (7.300 ns)

 <State 174>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_10_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [356]  (7.300 ns)

 <State 175>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_10_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [356]  (7.300 ns)

 <State 176>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_10_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [356]  (7.300 ns)

 <State 177>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_10_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [356]  (7.300 ns)

 <State 178>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_10_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [356]  (7.300 ns)

 <State 179>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_10_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [356]  (7.300 ns)

 <State 180>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_12_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [357]  (7.300 ns)

 <State 181>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[361] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [361]  (2.100 ns)

 <State 182>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_12_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [364]  (7.300 ns)

 <State 183>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [365]  (7.300 ns)

 <State 184>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_12_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [366]  (7.300 ns)

 <State 185>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_12_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [366]  (7.300 ns)

 <State 186>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_12_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [366]  (7.300 ns)

 <State 187>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_12_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [366]  (7.300 ns)

 <State 188>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_12_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [366]  (7.300 ns)

 <State 189>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_11_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [369]  (7.300 ns)

 <State 190>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_11_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [369]  (7.300 ns)

 <State 191>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_11_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [369]  (7.300 ns)

 <State 192>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_11_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [369]  (7.300 ns)

 <State 193>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_11_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [369]  (7.300 ns)

 <State 194>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_11_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [369]  (7.300 ns)

 <State 195>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_11_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [369]  (7.300 ns)

 <State 196>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_11_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [369]  (7.300 ns)

 <State 197>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_13_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [370]  (7.300 ns)

 <State 198>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[374] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [374]  (2.100 ns)

 <State 199>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_13_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [377]  (7.300 ns)

 <State 200>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [378]  (7.300 ns)

 <State 201>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_13_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [379]  (7.300 ns)

 <State 202>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_13_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [379]  (7.300 ns)

 <State 203>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_13_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [379]  (7.300 ns)

 <State 204>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_13_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [379]  (7.300 ns)

 <State 205>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_13_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [379]  (7.300 ns)

 <State 206>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_12_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [382]  (7.300 ns)

 <State 207>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_12_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [382]  (7.300 ns)

 <State 208>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_12_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [382]  (7.300 ns)

 <State 209>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_12_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [382]  (7.300 ns)

 <State 210>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_12_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [382]  (7.300 ns)

 <State 211>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_12_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [382]  (7.300 ns)

 <State 212>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_12_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [382]  (7.300 ns)

 <State 213>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_12_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [382]  (7.300 ns)

 <State 214>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_14_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [383]  (7.300 ns)

 <State 215>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[387] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [387]  (2.100 ns)

 <State 216>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_14_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [390]  (7.300 ns)

 <State 217>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [391]  (7.300 ns)

 <State 218>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_14_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [392]  (7.300 ns)

 <State 219>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_14_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [392]  (7.300 ns)

 <State 220>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_14_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [392]  (7.300 ns)

 <State 221>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_14_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [392]  (7.300 ns)

 <State 222>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_14_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [392]  (7.300 ns)

 <State 223>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_13_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [395]  (7.300 ns)

 <State 224>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_13_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [395]  (7.300 ns)

 <State 225>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_13_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [395]  (7.300 ns)

 <State 226>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_13_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [395]  (7.300 ns)

 <State 227>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_13_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [395]  (7.300 ns)

 <State 228>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_13_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [395]  (7.300 ns)

 <State 229>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_13_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [395]  (7.300 ns)

 <State 230>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_13_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [395]  (7.300 ns)

 <State 231>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_15_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [396]  (7.300 ns)

 <State 232>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[400] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [400]  (2.100 ns)

 <State 233>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_15_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [403]  (7.300 ns)

 <State 234>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [404]  (7.300 ns)

 <State 235>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_15_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [405]  (7.300 ns)

 <State 236>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_15_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [405]  (7.300 ns)

 <State 237>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_15_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [405]  (7.300 ns)

 <State 238>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_15_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [405]  (7.300 ns)

 <State 239>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_15_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [405]  (7.300 ns)

 <State 240>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_14_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [408]  (7.300 ns)

 <State 241>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_14_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [408]  (7.300 ns)

 <State 242>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_14_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [408]  (7.300 ns)

 <State 243>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_14_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [408]  (7.300 ns)

 <State 244>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_14_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [408]  (7.300 ns)

 <State 245>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_14_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [408]  (7.300 ns)

 <State 246>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_14_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [408]  (7.300 ns)

 <State 247>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_14_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [408]  (7.300 ns)

 <State 248>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_16_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [409]  (7.300 ns)

 <State 249>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[413] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [413]  (2.100 ns)

 <State 250>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_16_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [416]  (7.300 ns)

 <State 251>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [417]  (7.300 ns)

 <State 252>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_16_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [418]  (7.300 ns)

 <State 253>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_16_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [418]  (7.300 ns)

 <State 254>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_16_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [418]  (7.300 ns)

 <State 255>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_16_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [418]  (7.300 ns)

 <State 256>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_16_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [418]  (7.300 ns)

 <State 257>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_15_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [421]  (7.300 ns)

 <State 258>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_15_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [421]  (7.300 ns)

 <State 259>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_15_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [421]  (7.300 ns)

 <State 260>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_15_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [421]  (7.300 ns)

 <State 261>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_15_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [421]  (7.300 ns)

 <State 262>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_15_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [421]  (7.300 ns)

 <State 263>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_15_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [421]  (7.300 ns)

 <State 264>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_15_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [421]  (7.300 ns)

 <State 265>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_17_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [422]  (7.300 ns)

 <State 266>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[426] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [426]  (2.100 ns)

 <State 267>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_17_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [429]  (7.300 ns)

 <State 268>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [430]  (7.300 ns)

 <State 269>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_17_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [431]  (7.300 ns)

 <State 270>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_17_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [431]  (7.300 ns)

 <State 271>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_17_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [431]  (7.300 ns)

 <State 272>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_17_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [431]  (7.300 ns)

 <State 273>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_17_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [431]  (7.300 ns)

 <State 274>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_16_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [434]  (7.300 ns)

 <State 275>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_16_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [434]  (7.300 ns)

 <State 276>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_16_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [434]  (7.300 ns)

 <State 277>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_16_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [434]  (7.300 ns)

 <State 278>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_16_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [434]  (7.300 ns)

 <State 279>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_16_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [434]  (7.300 ns)

 <State 280>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_16_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [434]  (7.300 ns)

 <State 281>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_16_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [434]  (7.300 ns)

 <State 282>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_18_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [435]  (7.300 ns)

 <State 283>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[439] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [439]  (2.100 ns)

 <State 284>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_18_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [442]  (7.300 ns)

 <State 285>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [443]  (7.300 ns)

 <State 286>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_18_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [444]  (7.300 ns)

 <State 287>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_18_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [444]  (7.300 ns)

 <State 288>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_18_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [444]  (7.300 ns)

 <State 289>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_18_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [444]  (7.300 ns)

 <State 290>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_18_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [444]  (7.300 ns)

 <State 291>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_17_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [447]  (7.300 ns)

 <State 292>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_17_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [447]  (7.300 ns)

 <State 293>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_17_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [447]  (7.300 ns)

 <State 294>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_17_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [447]  (7.300 ns)

 <State 295>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_17_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [447]  (7.300 ns)

 <State 296>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_17_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [447]  (7.300 ns)

 <State 297>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_17_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [447]  (7.300 ns)

 <State 298>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_17_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [447]  (7.300 ns)

 <State 299>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_19_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [448]  (7.300 ns)

 <State 300>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[452] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [452]  (2.100 ns)

 <State 301>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_19_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [455]  (7.300 ns)

 <State 302>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [456]  (7.300 ns)

 <State 303>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_19_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [457]  (7.300 ns)

 <State 304>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_19_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [457]  (7.300 ns)

 <State 305>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_19_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [457]  (7.300 ns)

 <State 306>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_19_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [457]  (7.300 ns)

 <State 307>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_19_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [457]  (7.300 ns)

 <State 308>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_18_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [460]  (7.300 ns)

 <State 309>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_18_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [460]  (7.300 ns)

 <State 310>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_18_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [460]  (7.300 ns)

 <State 311>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_18_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [460]  (7.300 ns)

 <State 312>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_18_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [460]  (7.300 ns)

 <State 313>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_18_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [460]  (7.300 ns)

 <State 314>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_18_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [460]  (7.300 ns)

 <State 315>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_18_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [460]  (7.300 ns)

 <State 316>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_20_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [461]  (7.300 ns)

 <State 317>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[465] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [465]  (2.100 ns)

 <State 318>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_20_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [468]  (7.300 ns)

 <State 319>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [469]  (7.300 ns)

 <State 320>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_20_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [470]  (7.300 ns)

 <State 321>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_20_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [470]  (7.300 ns)

 <State 322>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_20_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [470]  (7.300 ns)

 <State 323>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_20_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [470]  (7.300 ns)

 <State 324>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_20_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [470]  (7.300 ns)

 <State 325>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_19_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [473]  (7.300 ns)

 <State 326>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_19_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [473]  (7.300 ns)

 <State 327>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_19_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [473]  (7.300 ns)

 <State 328>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_19_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [473]  (7.300 ns)

 <State 329>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_19_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [473]  (7.300 ns)

 <State 330>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_19_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [473]  (7.300 ns)

 <State 331>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_19_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [473]  (7.300 ns)

 <State 332>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_19_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [473]  (7.300 ns)

 <State 333>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_21_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [474]  (7.300 ns)

 <State 334>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[478] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [478]  (2.100 ns)

 <State 335>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_21_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [481]  (7.300 ns)

 <State 336>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [482]  (7.300 ns)

 <State 337>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_21_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [483]  (7.300 ns)

 <State 338>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_21_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [483]  (7.300 ns)

 <State 339>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_21_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [483]  (7.300 ns)

 <State 340>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_21_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [483]  (7.300 ns)

 <State 341>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_21_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [483]  (7.300 ns)

 <State 342>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_20_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [486]  (7.300 ns)

 <State 343>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_20_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [486]  (7.300 ns)

 <State 344>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_20_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [486]  (7.300 ns)

 <State 345>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_20_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [486]  (7.300 ns)

 <State 346>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_20_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [486]  (7.300 ns)

 <State 347>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_20_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [486]  (7.300 ns)

 <State 348>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_20_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [486]  (7.300 ns)

 <State 349>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_20_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [486]  (7.300 ns)

 <State 350>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_22_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [487]  (7.300 ns)

 <State 351>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[491] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [491]  (2.100 ns)

 <State 352>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_22_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [494]  (7.300 ns)

 <State 353>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [495]  (7.300 ns)

 <State 354>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_22_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [496]  (7.300 ns)

 <State 355>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_22_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [496]  (7.300 ns)

 <State 356>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_22_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [496]  (7.300 ns)

 <State 357>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_22_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [496]  (7.300 ns)

 <State 358>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_22_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [496]  (7.300 ns)

 <State 359>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_21_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [499]  (7.300 ns)

 <State 360>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_21_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [499]  (7.300 ns)

 <State 361>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_21_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [499]  (7.300 ns)

 <State 362>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_21_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [499]  (7.300 ns)

 <State 363>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_21_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [499]  (7.300 ns)

 <State 364>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_21_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [499]  (7.300 ns)

 <State 365>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_21_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [499]  (7.300 ns)

 <State 366>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_21_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [499]  (7.300 ns)

 <State 367>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_23_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [500]  (7.300 ns)

 <State 368>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[504] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [504]  (2.100 ns)

 <State 369>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_23_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [507]  (7.300 ns)

 <State 370>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [508]  (7.300 ns)

 <State 371>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_23_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [509]  (7.300 ns)

 <State 372>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_23_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [509]  (7.300 ns)

 <State 373>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_23_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [509]  (7.300 ns)

 <State 374>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_23_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [509]  (7.300 ns)

 <State 375>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_23_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [509]  (7.300 ns)

 <State 376>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_22_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [512]  (7.300 ns)

 <State 377>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_22_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [512]  (7.300 ns)

 <State 378>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_22_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [512]  (7.300 ns)

 <State 379>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_22_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [512]  (7.300 ns)

 <State 380>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_22_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [512]  (7.300 ns)

 <State 381>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_22_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [512]  (7.300 ns)

 <State 382>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_22_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [512]  (7.300 ns)

 <State 383>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_22_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [512]  (7.300 ns)

 <State 384>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_24_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [513]  (7.300 ns)

 <State 385>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[517] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [517]  (2.100 ns)

 <State 386>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_24_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [520]  (7.300 ns)

 <State 387>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [521]  (7.300 ns)

 <State 388>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_24_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [522]  (7.300 ns)

 <State 389>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_24_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [522]  (7.300 ns)

 <State 390>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_24_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [522]  (7.300 ns)

 <State 391>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_24_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [522]  (7.300 ns)

 <State 392>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_24_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [522]  (7.300 ns)

 <State 393>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_23_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [525]  (7.300 ns)

 <State 394>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_23_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [525]  (7.300 ns)

 <State 395>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_23_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [525]  (7.300 ns)

 <State 396>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_23_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [525]  (7.300 ns)

 <State 397>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_23_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [525]  (7.300 ns)

 <State 398>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_23_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [525]  (7.300 ns)

 <State 399>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_23_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [525]  (7.300 ns)

 <State 400>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_23_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [525]  (7.300 ns)

 <State 401>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_25_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [526]  (7.300 ns)

 <State 402>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[530] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [530]  (2.100 ns)

 <State 403>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_25_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [533]  (7.300 ns)

 <State 404>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [534]  (7.300 ns)

 <State 405>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_25_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [535]  (7.300 ns)

 <State 406>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_25_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [535]  (7.300 ns)

 <State 407>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_25_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [535]  (7.300 ns)

 <State 408>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_25_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [535]  (7.300 ns)

 <State 409>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_25_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [535]  (7.300 ns)

 <State 410>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_24_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [538]  (7.300 ns)

 <State 411>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_24_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [538]  (7.300 ns)

 <State 412>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_24_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [538]  (7.300 ns)

 <State 413>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_24_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [538]  (7.300 ns)

 <State 414>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_24_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [538]  (7.300 ns)

 <State 415>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_24_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [538]  (7.300 ns)

 <State 416>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_24_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [538]  (7.300 ns)

 <State 417>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_24_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [538]  (7.300 ns)

 <State 418>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_26_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [539]  (7.300 ns)

 <State 419>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[543] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [543]  (2.100 ns)

 <State 420>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_26_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [546]  (7.300 ns)

 <State 421>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [547]  (7.300 ns)

 <State 422>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_26_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [548]  (7.300 ns)

 <State 423>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_26_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [548]  (7.300 ns)

 <State 424>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_26_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [548]  (7.300 ns)

 <State 425>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_26_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [548]  (7.300 ns)

 <State 426>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_26_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [548]  (7.300 ns)

 <State 427>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_25_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [551]  (7.300 ns)

 <State 428>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_25_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [551]  (7.300 ns)

 <State 429>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_25_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [551]  (7.300 ns)

 <State 430>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_25_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [551]  (7.300 ns)

 <State 431>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_25_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [551]  (7.300 ns)

 <State 432>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_25_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [551]  (7.300 ns)

 <State 433>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_25_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [551]  (7.300 ns)

 <State 434>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_25_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [551]  (7.300 ns)

 <State 435>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_27_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [552]  (7.300 ns)

 <State 436>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[556] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [556]  (2.100 ns)

 <State 437>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_27_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [559]  (7.300 ns)

 <State 438>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [560]  (7.300 ns)

 <State 439>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_27_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [561]  (7.300 ns)

 <State 440>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_27_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [561]  (7.300 ns)

 <State 441>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_27_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [561]  (7.300 ns)

 <State 442>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_27_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [561]  (7.300 ns)

 <State 443>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_27_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [561]  (7.300 ns)

 <State 444>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_26_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [564]  (7.300 ns)

 <State 445>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_26_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [564]  (7.300 ns)

 <State 446>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_26_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [564]  (7.300 ns)

 <State 447>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_26_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [564]  (7.300 ns)

 <State 448>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_26_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [564]  (7.300 ns)

 <State 449>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_26_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [564]  (7.300 ns)

 <State 450>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_26_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [564]  (7.300 ns)

 <State 451>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_26_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [564]  (7.300 ns)

 <State 452>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_28_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [565]  (7.300 ns)

 <State 453>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[569] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [569]  (2.100 ns)

 <State 454>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_28_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [572]  (7.300 ns)

 <State 455>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [573]  (7.300 ns)

 <State 456>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_28_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [574]  (7.300 ns)

 <State 457>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_28_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [574]  (7.300 ns)

 <State 458>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_28_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [574]  (7.300 ns)

 <State 459>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_28_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [574]  (7.300 ns)

 <State 460>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_28_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [574]  (7.300 ns)

 <State 461>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_27_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [577]  (7.300 ns)

 <State 462>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_27_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [577]  (7.300 ns)

 <State 463>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_27_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [577]  (7.300 ns)

 <State 464>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_27_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [577]  (7.300 ns)

 <State 465>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_27_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [577]  (7.300 ns)

 <State 466>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_27_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [577]  (7.300 ns)

 <State 467>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_27_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [577]  (7.300 ns)

 <State 468>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_27_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [577]  (7.300 ns)

 <State 469>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_29_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [578]  (7.300 ns)

 <State 470>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[582] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [582]  (2.100 ns)

 <State 471>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_29_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [585]  (7.300 ns)

 <State 472>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [586]  (7.300 ns)

 <State 473>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_29_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [587]  (7.300 ns)

 <State 474>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_29_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [587]  (7.300 ns)

 <State 475>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_29_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [587]  (7.300 ns)

 <State 476>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_29_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [587]  (7.300 ns)

 <State 477>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_29_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [587]  (7.300 ns)

 <State 478>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_28_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [590]  (7.300 ns)

 <State 479>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_28_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [590]  (7.300 ns)

 <State 480>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_28_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [590]  (7.300 ns)

 <State 481>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_28_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [590]  (7.300 ns)

 <State 482>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_28_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [590]  (7.300 ns)

 <State 483>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_28_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [590]  (7.300 ns)

 <State 484>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_28_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [590]  (7.300 ns)

 <State 485>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_28_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [590]  (7.300 ns)

 <State 486>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_30_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [591]  (7.300 ns)

 <State 487>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[595] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [595]  (2.100 ns)

 <State 488>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_30_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [598]  (7.300 ns)

 <State 489>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [599]  (7.300 ns)

 <State 490>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_30_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [600]  (7.300 ns)

 <State 491>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_30_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [600]  (7.300 ns)

 <State 492>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_30_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [600]  (7.300 ns)

 <State 493>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_30_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [600]  (7.300 ns)

 <State 494>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_30_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [600]  (7.300 ns)

 <State 495>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_29_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [603]  (7.300 ns)

 <State 496>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_29_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [603]  (7.300 ns)

 <State 497>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_29_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [603]  (7.300 ns)

 <State 498>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_29_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [603]  (7.300 ns)

 <State 499>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_29_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [603]  (7.300 ns)

 <State 500>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_29_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [603]  (7.300 ns)

 <State 501>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_29_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [603]  (7.300 ns)

 <State 502>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_29_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [603]  (7.300 ns)

 <State 503>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_31_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [604]  (7.300 ns)

 <State 504>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[608] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [608]  (2.100 ns)

 <State 505>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_31_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [611]  (7.300 ns)

 <State 506>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [612]  (7.300 ns)

 <State 507>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_31_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [613]  (7.300 ns)

 <State 508>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_31_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [613]  (7.300 ns)

 <State 509>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_31_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [613]  (7.300 ns)

 <State 510>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_31_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [613]  (7.300 ns)

 <State 511>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_31_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [613]  (7.300 ns)

 <State 512>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_30_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [616]  (7.300 ns)

 <State 513>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_30_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [616]  (7.300 ns)

 <State 514>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_30_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [616]  (7.300 ns)

 <State 515>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_30_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [616]  (7.300 ns)

 <State 516>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_30_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [616]  (7.300 ns)

 <State 517>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_30_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [616]  (7.300 ns)

 <State 518>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_30_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [616]  (7.300 ns)

 <State 519>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_30_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [616]  (7.300 ns)

 <State 520>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [617]  (7.300 ns)

 <State 521>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[621] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [621]  (2.100 ns)

 <State 522>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_32_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [624]  (7.300 ns)

 <State 523>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [625]  (7.300 ns)

 <State 524>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_32_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [626]  (7.300 ns)

 <State 525>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_32_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [626]  (7.300 ns)

 <State 526>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_32_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [626]  (7.300 ns)

 <State 527>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_32_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [626]  (7.300 ns)

 <State 528>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_32_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [626]  (7.300 ns)

 <State 529>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_31_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [629]  (7.300 ns)

 <State 530>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_31_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [629]  (7.300 ns)

 <State 531>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_31_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [629]  (7.300 ns)

 <State 532>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_31_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [629]  (7.300 ns)

 <State 533>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_31_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [629]  (7.300 ns)

 <State 534>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_31_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [629]  (7.300 ns)

 <State 535>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_31_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [629]  (7.300 ns)

 <State 536>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_31_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [629]  (7.300 ns)

 <State 537>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_32_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [630]  (7.300 ns)

 <State 538>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[634] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [634]  (2.100 ns)

 <State 539>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_33_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [637]  (7.300 ns)

 <State 540>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [638]  (7.300 ns)

 <State 541>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_33_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [639]  (7.300 ns)

 <State 542>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_33_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [639]  (7.300 ns)

 <State 543>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_33_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [639]  (7.300 ns)

 <State 544>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_33_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [639]  (7.300 ns)

 <State 545>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_33_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [639]  (7.300 ns)

 <State 546>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_32_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [642]  (7.300 ns)

 <State 547>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_32_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [642]  (7.300 ns)

 <State 548>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_32_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [642]  (7.300 ns)

 <State 549>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_32_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [642]  (7.300 ns)

 <State 550>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_32_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [642]  (7.300 ns)

 <State 551>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_32_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [642]  (7.300 ns)

 <State 552>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_32_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [642]  (7.300 ns)

 <State 553>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_32_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [642]  (7.300 ns)

 <State 554>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_33_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [643]  (7.300 ns)

 <State 555>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[647] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [647]  (2.100 ns)

 <State 556>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_34_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [650]  (7.300 ns)

 <State 557>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [651]  (7.300 ns)

 <State 558>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_34_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [652]  (7.300 ns)

 <State 559>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_34_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [652]  (7.300 ns)

 <State 560>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_34_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [652]  (7.300 ns)

 <State 561>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_34_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [652]  (7.300 ns)

 <State 562>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_34_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [652]  (7.300 ns)

 <State 563>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_33_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [655]  (7.300 ns)

 <State 564>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_33_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [655]  (7.300 ns)

 <State 565>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_33_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [655]  (7.300 ns)

 <State 566>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_33_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [655]  (7.300 ns)

 <State 567>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_33_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [655]  (7.300 ns)

 <State 568>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_33_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [655]  (7.300 ns)

 <State 569>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_33_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [655]  (7.300 ns)

 <State 570>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_33_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [655]  (7.300 ns)

 <State 571>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_34_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [656]  (7.300 ns)

 <State 572>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[660] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [660]  (2.100 ns)

 <State 573>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_35_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [663]  (7.300 ns)

 <State 574>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [664]  (7.300 ns)

 <State 575>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_35_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [665]  (7.300 ns)

 <State 576>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_35_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [665]  (7.300 ns)

 <State 577>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_35_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [665]  (7.300 ns)

 <State 578>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_35_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [665]  (7.300 ns)

 <State 579>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_35_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [665]  (7.300 ns)

 <State 580>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_34_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [668]  (7.300 ns)

 <State 581>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_34_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [668]  (7.300 ns)

 <State 582>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_34_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [668]  (7.300 ns)

 <State 583>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_34_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [668]  (7.300 ns)

 <State 584>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_34_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [668]  (7.300 ns)

 <State 585>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_34_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [668]  (7.300 ns)

 <State 586>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_34_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [668]  (7.300 ns)

 <State 587>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_34_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [668]  (7.300 ns)

 <State 588>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_35_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [669]  (7.300 ns)

 <State 589>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[673] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [673]  (2.100 ns)

 <State 590>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_36_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [676]  (7.300 ns)

 <State 591>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [677]  (7.300 ns)

 <State 592>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_36_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [678]  (7.300 ns)

 <State 593>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_36_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [678]  (7.300 ns)

 <State 594>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_36_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [678]  (7.300 ns)

 <State 595>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_36_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [678]  (7.300 ns)

 <State 596>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_36_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [678]  (7.300 ns)

 <State 597>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_35_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [681]  (7.300 ns)

 <State 598>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_35_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [681]  (7.300 ns)

 <State 599>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_35_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [681]  (7.300 ns)

 <State 600>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_35_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [681]  (7.300 ns)

 <State 601>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_35_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [681]  (7.300 ns)

 <State 602>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_35_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [681]  (7.300 ns)

 <State 603>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_35_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [681]  (7.300 ns)

 <State 604>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_35_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [681]  (7.300 ns)

 <State 605>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_36_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [682]  (7.300 ns)

 <State 606>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[686] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [686]  (2.100 ns)

 <State 607>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_37_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [689]  (7.300 ns)

 <State 608>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [690]  (7.300 ns)

 <State 609>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_37_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [691]  (7.300 ns)

 <State 610>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_37_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [691]  (7.300 ns)

 <State 611>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_37_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [691]  (7.300 ns)

 <State 612>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_37_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [691]  (7.300 ns)

 <State 613>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_37_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [691]  (7.300 ns)

 <State 614>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_36_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [694]  (7.300 ns)

 <State 615>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_36_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [694]  (7.300 ns)

 <State 616>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_36_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [694]  (7.300 ns)

 <State 617>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_36_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [694]  (7.300 ns)

 <State 618>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_36_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [694]  (7.300 ns)

 <State 619>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_36_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [694]  (7.300 ns)

 <State 620>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_36_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [694]  (7.300 ns)

 <State 621>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_36_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [694]  (7.300 ns)

 <State 622>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_37_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [695]  (7.300 ns)

 <State 623>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[699] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [699]  (2.100 ns)

 <State 624>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_38_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [702]  (7.300 ns)

 <State 625>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [703]  (7.300 ns)

 <State 626>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_38_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [704]  (7.300 ns)

 <State 627>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_38_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [704]  (7.300 ns)

 <State 628>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_38_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [704]  (7.300 ns)

 <State 629>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_38_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [704]  (7.300 ns)

 <State 630>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_38_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [704]  (7.300 ns)

 <State 631>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_37_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [707]  (7.300 ns)

 <State 632>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_37_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [707]  (7.300 ns)

 <State 633>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_37_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [707]  (7.300 ns)

 <State 634>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_37_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [707]  (7.300 ns)

 <State 635>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_37_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [707]  (7.300 ns)

 <State 636>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_37_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [707]  (7.300 ns)

 <State 637>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_37_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [707]  (7.300 ns)

 <State 638>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_37_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [707]  (7.300 ns)

 <State 639>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_38_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [708]  (7.300 ns)

 <State 640>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[712] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [712]  (2.100 ns)

 <State 641>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_39_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [715]  (7.300 ns)

 <State 642>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [716]  (7.300 ns)

 <State 643>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_39_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [717]  (7.300 ns)

 <State 644>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_39_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [717]  (7.300 ns)

 <State 645>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_39_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [717]  (7.300 ns)

 <State 646>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_39_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [717]  (7.300 ns)

 <State 647>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_39_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [717]  (7.300 ns)

 <State 648>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_38_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [720]  (7.300 ns)

 <State 649>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_38_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [720]  (7.300 ns)

 <State 650>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_38_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [720]  (7.300 ns)

 <State 651>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_38_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [720]  (7.300 ns)

 <State 652>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_38_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [720]  (7.300 ns)

 <State 653>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_38_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [720]  (7.300 ns)

 <State 654>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_38_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [720]  (7.300 ns)

 <State 655>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_38_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [720]  (7.300 ns)

 <State 656>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_39_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [721]  (7.300 ns)

 <State 657>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[725] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [725]  (2.100 ns)

 <State 658>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_40_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [728]  (7.300 ns)

 <State 659>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [729]  (7.300 ns)

 <State 660>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_40_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [730]  (7.300 ns)

 <State 661>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_40_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [730]  (7.300 ns)

 <State 662>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_40_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [730]  (7.300 ns)

 <State 663>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_40_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [730]  (7.300 ns)

 <State 664>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_40_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [730]  (7.300 ns)

 <State 665>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_39_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [733]  (7.300 ns)

 <State 666>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_39_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [733]  (7.300 ns)

 <State 667>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_39_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [733]  (7.300 ns)

 <State 668>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_39_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [733]  (7.300 ns)

 <State 669>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_39_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [733]  (7.300 ns)

 <State 670>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_39_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [733]  (7.300 ns)

 <State 671>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_39_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [733]  (7.300 ns)

 <State 672>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_39_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [733]  (7.300 ns)

 <State 673>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_40_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [734]  (7.300 ns)

 <State 674>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[738] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [738]  (2.100 ns)

 <State 675>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_41_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [741]  (7.300 ns)

 <State 676>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [742]  (7.300 ns)

 <State 677>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_41_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [743]  (7.300 ns)

 <State 678>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_41_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [743]  (7.300 ns)

 <State 679>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_41_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [743]  (7.300 ns)

 <State 680>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_41_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [743]  (7.300 ns)

 <State 681>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_41_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [743]  (7.300 ns)

 <State 682>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_40_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [746]  (7.300 ns)

 <State 683>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_40_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [746]  (7.300 ns)

 <State 684>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_40_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [746]  (7.300 ns)

 <State 685>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_40_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [746]  (7.300 ns)

 <State 686>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_40_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [746]  (7.300 ns)

 <State 687>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_40_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [746]  (7.300 ns)

 <State 688>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_40_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [746]  (7.300 ns)

 <State 689>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_40_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [746]  (7.300 ns)

 <State 690>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_41_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [747]  (7.300 ns)

 <State 691>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[751] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [751]  (2.100 ns)

 <State 692>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_42_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [754]  (7.300 ns)

 <State 693>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [755]  (7.300 ns)

 <State 694>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_42_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [756]  (7.300 ns)

 <State 695>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_42_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [756]  (7.300 ns)

 <State 696>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_42_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [756]  (7.300 ns)

 <State 697>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_42_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [756]  (7.300 ns)

 <State 698>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_42_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [756]  (7.300 ns)

 <State 699>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_41_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [759]  (7.300 ns)

 <State 700>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_41_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [759]  (7.300 ns)

 <State 701>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_41_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [759]  (7.300 ns)

 <State 702>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_41_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [759]  (7.300 ns)

 <State 703>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_41_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [759]  (7.300 ns)

 <State 704>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_41_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [759]  (7.300 ns)

 <State 705>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_41_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [759]  (7.300 ns)

 <State 706>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_41_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [759]  (7.300 ns)

 <State 707>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_42_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [760]  (7.300 ns)

 <State 708>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[764] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [764]  (2.100 ns)

 <State 709>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_43_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [767]  (7.300 ns)

 <State 710>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [768]  (7.300 ns)

 <State 711>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_43_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [769]  (7.300 ns)

 <State 712>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_43_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [769]  (7.300 ns)

 <State 713>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_43_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [769]  (7.300 ns)

 <State 714>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_43_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [769]  (7.300 ns)

 <State 715>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_43_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [769]  (7.300 ns)

 <State 716>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_42_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [772]  (7.300 ns)

 <State 717>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_42_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [772]  (7.300 ns)

 <State 718>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_42_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [772]  (7.300 ns)

 <State 719>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_42_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [772]  (7.300 ns)

 <State 720>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_42_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [772]  (7.300 ns)

 <State 721>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_42_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [772]  (7.300 ns)

 <State 722>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_42_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [772]  (7.300 ns)

 <State 723>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_42_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [772]  (7.300 ns)

 <State 724>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_43_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [773]  (7.300 ns)

 <State 725>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[777] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [777]  (2.100 ns)

 <State 726>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_44_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [780]  (7.300 ns)

 <State 727>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [781]  (7.300 ns)

 <State 728>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_44_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [782]  (7.300 ns)

 <State 729>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_44_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [782]  (7.300 ns)

 <State 730>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_44_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [782]  (7.300 ns)

 <State 731>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_44_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [782]  (7.300 ns)

 <State 732>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_44_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [782]  (7.300 ns)

 <State 733>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_43_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [785]  (7.300 ns)

 <State 734>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_43_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [785]  (7.300 ns)

 <State 735>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_43_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [785]  (7.300 ns)

 <State 736>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_43_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [785]  (7.300 ns)

 <State 737>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_43_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [785]  (7.300 ns)

 <State 738>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_43_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [785]  (7.300 ns)

 <State 739>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_43_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [785]  (7.300 ns)

 <State 740>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_43_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [785]  (7.300 ns)

 <State 741>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_44_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [786]  (7.300 ns)

 <State 742>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[790] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [790]  (2.100 ns)

 <State 743>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_45_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [793]  (7.300 ns)

 <State 744>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [794]  (7.300 ns)

 <State 745>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_45_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [795]  (7.300 ns)

 <State 746>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_45_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [795]  (7.300 ns)

 <State 747>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_45_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [795]  (7.300 ns)

 <State 748>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_45_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [795]  (7.300 ns)

 <State 749>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_45_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [795]  (7.300 ns)

 <State 750>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_44_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [798]  (7.300 ns)

 <State 751>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_44_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [798]  (7.300 ns)

 <State 752>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_44_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [798]  (7.300 ns)

 <State 753>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_44_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [798]  (7.300 ns)

 <State 754>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_44_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [798]  (7.300 ns)

 <State 755>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_44_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [798]  (7.300 ns)

 <State 756>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_44_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [798]  (7.300 ns)

 <State 757>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_44_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [798]  (7.300 ns)

 <State 758>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_45_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [799]  (7.300 ns)

 <State 759>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[803] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [803]  (2.100 ns)

 <State 760>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_46_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [806]  (7.300 ns)

 <State 761>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [807]  (7.300 ns)

 <State 762>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_46_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [808]  (7.300 ns)

 <State 763>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_46_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [808]  (7.300 ns)

 <State 764>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_46_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [808]  (7.300 ns)

 <State 765>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_46_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [808]  (7.300 ns)

 <State 766>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_46_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [808]  (7.300 ns)

 <State 767>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_45_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [811]  (7.300 ns)

 <State 768>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_45_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [811]  (7.300 ns)

 <State 769>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_45_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [811]  (7.300 ns)

 <State 770>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_45_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [811]  (7.300 ns)

 <State 771>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_45_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [811]  (7.300 ns)

 <State 772>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_45_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [811]  (7.300 ns)

 <State 773>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_45_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [811]  (7.300 ns)

 <State 774>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_45_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [811]  (7.300 ns)

 <State 775>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_46_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [812]  (7.300 ns)

 <State 776>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[816] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [816]  (2.100 ns)

 <State 777>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_47_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [819]  (7.300 ns)

 <State 778>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [820]  (7.300 ns)

 <State 779>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_47_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [821]  (7.300 ns)

 <State 780>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_47_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [821]  (7.300 ns)

 <State 781>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_47_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [821]  (7.300 ns)

 <State 782>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_47_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [821]  (7.300 ns)

 <State 783>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_47_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [821]  (7.300 ns)

 <State 784>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_46_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [824]  (7.300 ns)

 <State 785>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_46_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [824]  (7.300 ns)

 <State 786>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_46_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [824]  (7.300 ns)

 <State 787>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_46_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [824]  (7.300 ns)

 <State 788>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_46_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [824]  (7.300 ns)

 <State 789>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_46_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [824]  (7.300 ns)

 <State 790>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_46_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [824]  (7.300 ns)

 <State 791>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_46_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [824]  (7.300 ns)

 <State 792>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_47_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [825]  (7.300 ns)

 <State 793>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[829] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [829]  (2.100 ns)

 <State 794>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_48_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [832]  (7.300 ns)

 <State 795>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [833]  (7.300 ns)

 <State 796>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_48_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [834]  (7.300 ns)

 <State 797>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_48_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [834]  (7.300 ns)

 <State 798>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_48_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [834]  (7.300 ns)

 <State 799>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_48_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [834]  (7.300 ns)

 <State 800>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_48_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [834]  (7.300 ns)

 <State 801>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_47_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [837]  (7.300 ns)

 <State 802>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_47_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [837]  (7.300 ns)

 <State 803>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_47_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [837]  (7.300 ns)

 <State 804>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_47_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [837]  (7.300 ns)

 <State 805>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_47_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [837]  (7.300 ns)

 <State 806>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_47_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [837]  (7.300 ns)

 <State 807>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_47_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [837]  (7.300 ns)

 <State 808>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_47_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [837]  (7.300 ns)

 <State 809>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_48_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [838]  (7.300 ns)

 <State 810>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[842] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [842]  (2.100 ns)

 <State 811>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_49_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [845]  (7.300 ns)

 <State 812>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [846]  (7.300 ns)

 <State 813>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_49_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [847]  (7.300 ns)

 <State 814>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_49_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [847]  (7.300 ns)

 <State 815>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_49_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [847]  (7.300 ns)

 <State 816>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_49_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [847]  (7.300 ns)

 <State 817>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_49_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [847]  (7.300 ns)

 <State 818>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_48_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [850]  (7.300 ns)

 <State 819>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_48_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [850]  (7.300 ns)

 <State 820>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_48_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [850]  (7.300 ns)

 <State 821>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_48_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [850]  (7.300 ns)

 <State 822>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_48_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [850]  (7.300 ns)

 <State 823>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_48_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [850]  (7.300 ns)

 <State 824>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_48_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [850]  (7.300 ns)

 <State 825>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_48_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [850]  (7.300 ns)

 <State 826>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_49_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [851]  (7.300 ns)

 <State 827>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[855] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [855]  (2.100 ns)

 <State 828>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_50_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [858]  (7.300 ns)

 <State 829>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [859]  (7.300 ns)

 <State 830>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_50_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [860]  (7.300 ns)

 <State 831>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_50_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [860]  (7.300 ns)

 <State 832>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_50_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [860]  (7.300 ns)

 <State 833>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_50_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [860]  (7.300 ns)

 <State 834>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_50_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [860]  (7.300 ns)

 <State 835>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_49_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [863]  (7.300 ns)

 <State 836>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_49_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [863]  (7.300 ns)

 <State 837>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_49_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [863]  (7.300 ns)

 <State 838>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_49_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [863]  (7.300 ns)

 <State 839>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_49_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [863]  (7.300 ns)

 <State 840>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_49_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [863]  (7.300 ns)

 <State 841>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_49_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [863]  (7.300 ns)

 <State 842>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_49_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [863]  (7.300 ns)

 <State 843>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_50_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [864]  (7.300 ns)

 <State 844>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[868] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [868]  (2.100 ns)

 <State 845>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_51_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [871]  (7.300 ns)

 <State 846>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [872]  (7.300 ns)

 <State 847>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_51_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [873]  (7.300 ns)

 <State 848>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_51_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [873]  (7.300 ns)

 <State 849>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_51_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [873]  (7.300 ns)

 <State 850>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_51_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [873]  (7.300 ns)

 <State 851>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_51_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [873]  (7.300 ns)

 <State 852>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_50_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [876]  (7.300 ns)

 <State 853>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_50_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [876]  (7.300 ns)

 <State 854>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_50_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [876]  (7.300 ns)

 <State 855>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_50_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [876]  (7.300 ns)

 <State 856>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_50_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [876]  (7.300 ns)

 <State 857>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_50_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [876]  (7.300 ns)

 <State 858>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_50_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [876]  (7.300 ns)

 <State 859>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_50_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [876]  (7.300 ns)

 <State 860>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_51_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [877]  (7.300 ns)

 <State 861>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[881] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [881]  (2.100 ns)

 <State 862>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_52_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [884]  (7.300 ns)

 <State 863>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [885]  (7.300 ns)

 <State 864>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_52_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [886]  (7.300 ns)

 <State 865>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_52_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [886]  (7.300 ns)

 <State 866>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_52_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [886]  (7.300 ns)

 <State 867>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_52_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [886]  (7.300 ns)

 <State 868>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_52_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [886]  (7.300 ns)

 <State 869>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_51_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [889]  (7.300 ns)

 <State 870>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_51_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [889]  (7.300 ns)

 <State 871>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_51_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [889]  (7.300 ns)

 <State 872>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_51_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [889]  (7.300 ns)

 <State 873>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_51_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [889]  (7.300 ns)

 <State 874>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_51_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [889]  (7.300 ns)

 <State 875>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_51_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [889]  (7.300 ns)

 <State 876>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_51_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [889]  (7.300 ns)

 <State 877>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_52_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [890]  (7.300 ns)

 <State 878>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[894] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [894]  (2.100 ns)

 <State 879>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_53_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [897]  (7.300 ns)

 <State 880>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [898]  (7.300 ns)

 <State 881>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_53_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [899]  (7.300 ns)

 <State 882>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_53_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [899]  (7.300 ns)

 <State 883>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_53_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [899]  (7.300 ns)

 <State 884>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_53_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [899]  (7.300 ns)

 <State 885>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_53_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [899]  (7.300 ns)

 <State 886>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_52_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [902]  (7.300 ns)

 <State 887>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_52_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [902]  (7.300 ns)

 <State 888>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_52_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [902]  (7.300 ns)

 <State 889>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_52_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [902]  (7.300 ns)

 <State 890>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_52_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [902]  (7.300 ns)

 <State 891>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_52_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [902]  (7.300 ns)

 <State 892>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_52_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [902]  (7.300 ns)

 <State 893>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_52_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [902]  (7.300 ns)

 <State 894>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_53_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [903]  (7.300 ns)

 <State 895>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[907] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [907]  (2.100 ns)

 <State 896>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_54_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [910]  (7.300 ns)

 <State 897>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [911]  (7.300 ns)

 <State 898>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_54_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [912]  (7.300 ns)

 <State 899>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_54_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [912]  (7.300 ns)

 <State 900>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_54_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [912]  (7.300 ns)

 <State 901>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_54_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [912]  (7.300 ns)

 <State 902>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_54_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [912]  (7.300 ns)

 <State 903>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_53_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [915]  (7.300 ns)

 <State 904>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_53_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [915]  (7.300 ns)

 <State 905>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_53_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [915]  (7.300 ns)

 <State 906>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_53_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [915]  (7.300 ns)

 <State 907>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_53_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [915]  (7.300 ns)

 <State 908>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_53_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [915]  (7.300 ns)

 <State 909>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_53_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [915]  (7.300 ns)

 <State 910>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_53_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [915]  (7.300 ns)

 <State 911>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_54_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [916]  (7.300 ns)

 <State 912>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[920] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [920]  (2.100 ns)

 <State 913>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_55_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [923]  (7.300 ns)

 <State 914>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [924]  (7.300 ns)

 <State 915>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_55_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [925]  (7.300 ns)

 <State 916>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_55_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [925]  (7.300 ns)

 <State 917>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_55_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [925]  (7.300 ns)

 <State 918>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_55_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [925]  (7.300 ns)

 <State 919>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_55_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [925]  (7.300 ns)

 <State 920>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_54_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [928]  (7.300 ns)

 <State 921>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_54_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [928]  (7.300 ns)

 <State 922>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_54_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [928]  (7.300 ns)

 <State 923>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_54_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [928]  (7.300 ns)

 <State 924>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_54_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [928]  (7.300 ns)

 <State 925>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_54_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [928]  (7.300 ns)

 <State 926>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_54_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [928]  (7.300 ns)

 <State 927>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_54_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [928]  (7.300 ns)

 <State 928>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_55_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [929]  (7.300 ns)

 <State 929>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[933] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [933]  (2.100 ns)

 <State 930>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_56_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [936]  (7.300 ns)

 <State 931>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [937]  (7.300 ns)

 <State 932>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_56_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [938]  (7.300 ns)

 <State 933>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_56_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [938]  (7.300 ns)

 <State 934>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_56_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [938]  (7.300 ns)

 <State 935>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_56_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [938]  (7.300 ns)

 <State 936>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_56_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [938]  (7.300 ns)

 <State 937>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_55_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [941]  (7.300 ns)

 <State 938>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_55_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [941]  (7.300 ns)

 <State 939>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_55_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [941]  (7.300 ns)

 <State 940>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_55_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [941]  (7.300 ns)

 <State 941>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_55_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [941]  (7.300 ns)

 <State 942>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_55_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [941]  (7.300 ns)

 <State 943>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_55_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [941]  (7.300 ns)

 <State 944>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_55_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [941]  (7.300 ns)

 <State 945>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_56_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [942]  (7.300 ns)

 <State 946>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[946] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [946]  (2.100 ns)

 <State 947>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_57_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [949]  (7.300 ns)

 <State 948>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [950]  (7.300 ns)

 <State 949>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_57_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [951]  (7.300 ns)

 <State 950>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_57_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [951]  (7.300 ns)

 <State 951>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_57_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [951]  (7.300 ns)

 <State 952>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_57_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [951]  (7.300 ns)

 <State 953>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_57_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [951]  (7.300 ns)

 <State 954>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_56_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [954]  (7.300 ns)

 <State 955>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_56_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [954]  (7.300 ns)

 <State 956>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_56_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [954]  (7.300 ns)

 <State 957>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_56_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [954]  (7.300 ns)

 <State 958>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_56_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [954]  (7.300 ns)

 <State 959>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_56_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [954]  (7.300 ns)

 <State 960>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_56_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [954]  (7.300 ns)

 <State 961>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_56_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [954]  (7.300 ns)

 <State 962>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_57_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [955]  (7.300 ns)

 <State 963>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[959] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [959]  (2.100 ns)

 <State 964>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_58_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [962]  (7.300 ns)

 <State 965>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [963]  (7.300 ns)

 <State 966>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_58_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [964]  (7.300 ns)

 <State 967>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_58_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [964]  (7.300 ns)

 <State 968>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_58_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [964]  (7.300 ns)

 <State 969>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_58_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [964]  (7.300 ns)

 <State 970>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_58_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [964]  (7.300 ns)

 <State 971>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_57_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [967]  (7.300 ns)

 <State 972>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_57_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [967]  (7.300 ns)

 <State 973>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_57_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [967]  (7.300 ns)

 <State 974>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_57_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [967]  (7.300 ns)

 <State 975>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_57_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [967]  (7.300 ns)

 <State 976>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_57_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [967]  (7.300 ns)

 <State 977>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_57_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [967]  (7.300 ns)

 <State 978>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_57_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [967]  (7.300 ns)

 <State 979>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_58_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [968]  (7.300 ns)

 <State 980>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[972] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [972]  (2.100 ns)

 <State 981>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_59_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [975]  (7.300 ns)

 <State 982>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [976]  (7.300 ns)

 <State 983>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_59_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [977]  (7.300 ns)

 <State 984>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_59_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [977]  (7.300 ns)

 <State 985>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_59_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [977]  (7.300 ns)

 <State 986>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_59_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [977]  (7.300 ns)

 <State 987>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_59_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [977]  (7.300 ns)

 <State 988>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_58_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [980]  (7.300 ns)

 <State 989>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_58_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [980]  (7.300 ns)

 <State 990>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_58_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [980]  (7.300 ns)

 <State 991>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_58_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [980]  (7.300 ns)

 <State 992>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_58_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [980]  (7.300 ns)

 <State 993>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_58_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [980]  (7.300 ns)

 <State 994>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_58_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [980]  (7.300 ns)

 <State 995>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_58_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [980]  (7.300 ns)

 <State 996>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_59_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [981]  (7.300 ns)

 <State 997>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[985] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [985]  (2.100 ns)

 <State 998>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_60_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [988]  (7.300 ns)

 <State 999>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [989]  (7.300 ns)

 <State 1000>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_60_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [990]  (7.300 ns)

 <State 1001>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_60_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [990]  (7.300 ns)

 <State 1002>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_60_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [990]  (7.300 ns)

 <State 1003>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_60_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [990]  (7.300 ns)

 <State 1004>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_60_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [990]  (7.300 ns)

 <State 1005>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_59_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [993]  (7.300 ns)

 <State 1006>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_59_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [993]  (7.300 ns)

 <State 1007>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_59_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [993]  (7.300 ns)

 <State 1008>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_59_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [993]  (7.300 ns)

 <State 1009>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_59_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [993]  (7.300 ns)

 <State 1010>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_59_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [993]  (7.300 ns)

 <State 1011>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_59_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [993]  (7.300 ns)

 <State 1012>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_59_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [993]  (7.300 ns)

 <State 1013>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_60_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [994]  (7.300 ns)

 <State 1014>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[998] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [998]  (2.100 ns)

 <State 1015>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_61_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1001]  (7.300 ns)

 <State 1016>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1002]  (7.300 ns)

 <State 1017>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_61_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1003]  (7.300 ns)

 <State 1018>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_61_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1003]  (7.300 ns)

 <State 1019>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_61_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1003]  (7.300 ns)

 <State 1020>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_61_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1003]  (7.300 ns)

 <State 1021>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_61_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1003]  (7.300 ns)

 <State 1022>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_60_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1006]  (7.300 ns)

 <State 1023>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_60_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1006]  (7.300 ns)

 <State 1024>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_60_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1006]  (7.300 ns)

 <State 1025>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_60_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1006]  (7.300 ns)

 <State 1026>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_60_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1006]  (7.300 ns)

 <State 1027>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_60_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1006]  (7.300 ns)

 <State 1028>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_60_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1006]  (7.300 ns)

 <State 1029>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_60_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1006]  (7.300 ns)

 <State 1030>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_61_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1007]  (7.300 ns)

 <State 1031>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[1011] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [1011]  (2.100 ns)

 <State 1032>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_62_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1014]  (7.300 ns)

 <State 1033>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1015]  (7.300 ns)

 <State 1034>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_62_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1016]  (7.300 ns)

 <State 1035>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_62_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1016]  (7.300 ns)

 <State 1036>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_62_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1016]  (7.300 ns)

 <State 1037>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_62_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1016]  (7.300 ns)

 <State 1038>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_62_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1016]  (7.300 ns)

 <State 1039>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_61_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1019]  (7.300 ns)

 <State 1040>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_61_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1019]  (7.300 ns)

 <State 1041>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_61_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1019]  (7.300 ns)

 <State 1042>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_61_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1019]  (7.300 ns)

 <State 1043>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_61_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1019]  (7.300 ns)

 <State 1044>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_61_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1019]  (7.300 ns)

 <State 1045>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_61_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1019]  (7.300 ns)

 <State 1046>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_61_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1019]  (7.300 ns)

 <State 1047>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_62_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1020]  (7.300 ns)

 <State 1048>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[1024] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [1024]  (2.100 ns)

 <State 1049>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_63_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1027]  (7.300 ns)

 <State 1050>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1028]  (7.300 ns)

 <State 1051>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_63_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1029]  (7.300 ns)

 <State 1052>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_63_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1029]  (7.300 ns)

 <State 1053>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_63_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1029]  (7.300 ns)

 <State 1054>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_63_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1029]  (7.300 ns)

 <State 1055>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_63_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1029]  (7.300 ns)

 <State 1056>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_62_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1032]  (7.300 ns)

 <State 1057>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_62_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1032]  (7.300 ns)

 <State 1058>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_62_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1032]  (7.300 ns)

 <State 1059>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_62_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1032]  (7.300 ns)

 <State 1060>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_62_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1032]  (7.300 ns)

 <State 1061>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_62_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1032]  (7.300 ns)

 <State 1062>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_62_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1032]  (7.300 ns)

 <State 1063>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_62_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1032]  (7.300 ns)

 <State 1064>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_63_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1033]  (7.300 ns)

 <State 1065>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[1037] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [1037]  (2.100 ns)

 <State 1066>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_64_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1040]  (7.300 ns)

 <State 1067>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1041]  (7.300 ns)

 <State 1068>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_64_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1042]  (7.300 ns)

 <State 1069>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_64_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1042]  (7.300 ns)

 <State 1070>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_64_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1042]  (7.300 ns)

 <State 1071>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_64_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1042]  (7.300 ns)

 <State 1072>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_64_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1042]  (7.300 ns)

 <State 1073>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_63_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1045]  (7.300 ns)

 <State 1074>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_63_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1045]  (7.300 ns)

 <State 1075>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_63_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1045]  (7.300 ns)

 <State 1076>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_63_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1045]  (7.300 ns)

 <State 1077>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_63_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1045]  (7.300 ns)

 <State 1078>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_63_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1045]  (7.300 ns)

 <State 1079>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_63_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1045]  (7.300 ns)

 <State 1080>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_63_req', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1045]  (7.300 ns)

 <State 1081>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_64_read', ../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:67->../src/forward_fw.cpp:136) [1046]  (7.300 ns)

 <State 1082>: 2.100ns
The critical path consists of the following:
	'add' operation 9 bit of DSP[1050] ('w_new', ../src/forward_fw.cpp:68->../src/forward_fw.cpp:136) [1050]  (2.100 ns)

 <State 1083>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_65_req', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1053]  (7.300 ns)

 <State 1084>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln70', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1054]  (7.300 ns)

 <State 1085>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_65_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1055]  (7.300 ns)

 <State 1086>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_65_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1055]  (7.300 ns)

 <State 1087>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_65_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1055]  (7.300 ns)

 <State 1088>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_65_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1055]  (7.300 ns)

 <State 1089>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_65_resp', ../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) on port 'WEIGHTS' (../src/forward_fw.cpp:70->../src/forward_fw.cpp:136) [1055]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721
	State 722
	State 723
	State 724
	State 725
	State 726
	State 727
	State 728
	State 729
	State 730
	State 731
	State 732
	State 733
	State 734
	State 735
	State 736
	State 737
	State 738
	State 739
	State 740
	State 741
	State 742
	State 743
	State 744
	State 745
	State 746
	State 747
	State 748
	State 749
	State 750
	State 751
	State 752
	State 753
	State 754
	State 755
	State 756
	State 757
	State 758
	State 759
	State 760
	State 761
	State 762
	State 763
	State 764
	State 765
	State 766
	State 767
	State 768
	State 769
	State 770
	State 771
	State 772
	State 773
	State 774
	State 775
	State 776
	State 777
	State 778
	State 779
	State 780
	State 781
	State 782
	State 783
	State 784
	State 785
	State 786
	State 787
	State 788
	State 789
	State 790
	State 791
	State 792
	State 793
	State 794
	State 795
	State 796
	State 797
	State 798
	State 799
	State 800
	State 801
	State 802
	State 803
	State 804
	State 805
	State 806
	State 807
	State 808
	State 809
	State 810
	State 811
	State 812
	State 813
	State 814
	State 815
	State 816
	State 817
	State 818
	State 819
	State 820
	State 821
	State 822
	State 823
	State 824
	State 825
	State 826
	State 827
	State 828
	State 829
	State 830
	State 831
	State 832
	State 833
	State 834
	State 835
	State 836
	State 837
	State 838
	State 839
	State 840
	State 841
	State 842
	State 843
	State 844
	State 845
	State 846
	State 847
	State 848
	State 849
	State 850
	State 851
	State 852
	State 853
	State 854
	State 855
	State 856
	State 857
	State 858
	State 859
	State 860
	State 861
	State 862
	State 863
	State 864
	State 865
	State 866
	State 867
	State 868
	State 869
	State 870
	State 871
	State 872
	State 873
	State 874
	State 875
	State 876
	State 877
	State 878
	State 879
	State 880
	State 881
	State 882
	State 883
	State 884
	State 885
	State 886
	State 887
	State 888
	State 889
	State 890
	State 891
	State 892
	State 893
	State 894
	State 895
	State 896
	State 897
	State 898
	State 899
	State 900
	State 901
	State 902
	State 903
	State 904
	State 905
	State 906
	State 907
	State 908
	State 909
	State 910
	State 911
	State 912
	State 913
	State 914
	State 915
	State 916
	State 917
	State 918
	State 919
	State 920
	State 921
	State 922
	State 923
	State 924
	State 925
	State 926
	State 927
	State 928
	State 929
	State 930
	State 931
	State 932
	State 933
	State 934
	State 935
	State 936
	State 937
	State 938
	State 939
	State 940
	State 941
	State 942
	State 943
	State 944
	State 945
	State 946
	State 947
	State 948
	State 949
	State 950
	State 951
	State 952
	State 953
	State 954
	State 955
	State 956
	State 957
	State 958
	State 959
	State 960
	State 961
	State 962
	State 963
	State 964
	State 965
	State 966
	State 967
	State 968
	State 969
	State 970
	State 971
	State 972
	State 973
	State 974
	State 975
	State 976
	State 977
	State 978
	State 979
	State 980
	State 981
	State 982
	State 983
	State 984
	State 985
	State 986
	State 987
	State 988
	State 989
	State 990
	State 991
	State 992
	State 993
	State 994
	State 995
	State 996
	State 997
	State 998
	State 999
	State 1000
	State 1001
	State 1002
	State 1003
	State 1004
	State 1005
	State 1006
	State 1007
	State 1008
	State 1009
	State 1010
	State 1011
	State 1012
	State 1013
	State 1014
	State 1015
	State 1016
	State 1017
	State 1018
	State 1019
	State 1020
	State 1021
	State 1022
	State 1023
	State 1024
	State 1025
	State 1026
	State 1027
	State 1028
	State 1029
	State 1030
	State 1031
	State 1032
	State 1033
	State 1034
	State 1035
	State 1036
	State 1037
	State 1038
	State 1039
	State 1040
	State 1041
	State 1042
	State 1043
	State 1044
	State 1045
	State 1046
	State 1047
	State 1048
	State 1049
	State 1050
	State 1051
	State 1052
	State 1053
	State 1054
	State 1055
	State 1056
	State 1057
	State 1058
	State 1059
	State 1060
	State 1061
	State 1062
	State 1063
	State 1064
	State 1065
	State 1066
	State 1067
	State 1068
	State 1069
	State 1070
	State 1071
	State 1072
	State 1073
	State 1074
	State 1075
	State 1076
	State 1077
	State 1078
	State 1079
	State 1080
	State 1081
	State 1082
	State 1083
	State 1084
	State 1085
	State 1086
	State 1087
	State 1088
	State 1089


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
