echo "project open artix7_amc_fmc_adc_250m_4ch.xise" > run.tcl
echo "process run {Generate Programming File} -force rerun_all" >> run.tcl
xtclsh run.tcl

Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "/home/lerwys/Repos/fmc-adc-hdl/hdl/syn/fmc250m_afc/artix7_amc_fmc_adc_250m_4ch.xst" -ofn "/home/lerwys/Repos/fmc-adc-hdl/hdl/syn/fmc250m_afc/artix7_amc_fmc_adc_250m_4ch.syr"
Reading design: artix7_amc_fmc_adc_250m_4ch.prj
INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" into library work
Parsing module <artix7_amc_fmc_adc_250m_4ch>.
WARNING:HDLCompiler:248 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 355: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 371: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 390: Block identifier is required on this block
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/addr_decoder/addr_decoder.v" into library work
Parsing module <addr_decode>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/dcm_shift/fmc_dcm_shift.v" into library work
Parsing module <fmc_adc_dac_dcm_manager>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_130m_4ch/fmc_adc_130m_4ch.v" into library work
Parsing module <fmc_adc_130m_4ch>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_130m_4ch/ltcInterface.v" into library work
Parsing module <ltcInterface>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/fmc_adc_4ch_250m.v" into library work
Parsing module <fmc_adc_250m_4ch>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/islaInterface.v" into library work
Parsing module <islaInterface>.
WARNING:HDLCompiler:248 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/islaInterface.v" Line 135: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/islaInterface.v" Line 148: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/islaInterface.v" Line 179: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/islaInterface.v" Line 265: Block identifier is required on this block
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/auto_baud.v" into library work
Parsing module <auto_baud>.
WARNING:HDLCompiler:327 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/auto_baud.v" Line 377: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/rs232_syscon.v" into library work
Parsing module <rs232_syscon>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/rs232_syscon_top.v" into library work
Parsing module <rs232_syscon_top_1_0>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/serial.v" into library work
Parsing module <clock_gen>.
Parsing module <clock_gen_select>.
Parsing module <rs232rx>.
Parsing module <rs232tx>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/spi_bidir_defines.v" into library work
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/spi_bidir_clgen.v" into library work
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/spi_bidir_defines.v" included at line 41.
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/timescale.v" included at line 42.
Parsing module <spi_bidir_clgen>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/timescale.v" into library work
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/spi_bidir_top.v" into library work
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/spi_bidir_defines.v" included at line 43.
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/timescale.v" included at line 44.
Parsing module <spi_bidir_top>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/spi_bidir_shift.v" into library work
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/spi_bidir_defines.v" included at line 41.
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/timescale.v" included at line 42.
Parsing module <spi_bidir_shift>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/chipscope_icon.v" into library work
Parsing module <chipscope_icon>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/chipscope_icon_8_port.v" into library work
Parsing module <chipscope_icon_8_port>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/chipscope_ila.v" into library work
Parsing module <chipscope_ila>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/chipscope_ila_w17_trigger.v" into library work
Parsing module <chipscope_ila_w17_trigger>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/chipscope_ila_w16_trigger.v" into library work
Parsing module <chipscope_ila_w16_trigger>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" into library work
Parsing module <wb_clk>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v" into library work
Parsing module <sockit_owm>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v" into library work
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" included at line 41.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" Line 129: Macro <SPI_OFS_BITS> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" Line 150: Macro <SPI_CTRL_BIT_NB> is redefined.
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/timescale.v" included at line 42.
Parsing module <spi_clgen>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_shift.v" into library work
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" included at line 44.
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/timescale.v" included at line 45.
Parsing module <spi_shift>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_top.v" into library work
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" included at line 44.
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/timescale.v" included at line 45.
Parsing module <spi_top>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" into library work
Parsing module <lm32_top_full>.
Parsing module <lm32_mc_arithmetic_full>.
Parsing module <lm32_cpu_full>.
Parsing module <lm32_load_store_unit_full>.
Parsing module <lm32_decoder_full>.
Parsing module <lm32_icache_full>.
Parsing module <lm32_dcache_full>.
Parsing module <lm32_instruction_unit_full>.
Parsing module <lm32_interrupt_full>.
Parsing module <lm32_top_full_debug>.
Parsing module <lm32_mc_arithmetic_full_debug>.
Parsing module <lm32_cpu_full_debug>.
Parsing module <lm32_load_store_unit_full_debug>.
Parsing module <lm32_decoder_full_debug>.
Parsing module <lm32_icache_full_debug>.
Parsing module <lm32_dcache_full_debug>.
Parsing module <lm32_debug_full_debug>.
Parsing module <lm32_instruction_unit_full_debug>.
Parsing module <lm32_jtag_full_debug>.
Parsing module <lm32_interrupt_full_debug>.
Parsing module <lm32_top_medium>.
Parsing module <lm32_mc_arithmetic_medium>.
Parsing module <lm32_cpu_medium>.
Parsing module <lm32_load_store_unit_medium>.
Parsing module <lm32_decoder_medium>.
Parsing module <lm32_instruction_unit_medium>.
Parsing module <lm32_interrupt_medium>.
Parsing module <lm32_top_medium_debug>.
Parsing module <lm32_mc_arithmetic_medium_debug>.
Parsing module <lm32_cpu_medium_debug>.
Parsing module <lm32_load_store_unit_medium_debug>.
Parsing module <lm32_decoder_medium_debug>.
Parsing module <lm32_icache_medium_debug>.
Parsing module <lm32_debug_medium_debug>.
Parsing module <lm32_instruction_unit_medium_debug>.
Parsing module <lm32_jtag_medium_debug>.
Parsing module <lm32_interrupt_medium_debug>.
Parsing module <lm32_top_medium_icache>.
Parsing module <lm32_mc_arithmetic_medium_icache>.
Parsing module <lm32_cpu_medium_icache>.
Parsing module <lm32_load_store_unit_medium_icache>.
Parsing module <lm32_decoder_medium_icache>.
Parsing module <lm32_icache_medium_icache>.
Parsing module <lm32_instruction_unit_medium_icache>.
Parsing module <lm32_interrupt_medium_icache>.
Parsing module <lm32_top_medium_icache_debug>.
Parsing module <lm32_mc_arithmetic_medium_icache_debug>.
Parsing module <lm32_cpu_medium_icache_debug>.
Parsing module <lm32_load_store_unit_medium_icache_debug>.
Parsing module <lm32_decoder_medium_icache_debug>.
Parsing module <lm32_icache_medium_icache_debug>.
Parsing module <lm32_debug_medium_icache_debug>.
Parsing module <lm32_instruction_unit_medium_icache_debug>.
Parsing module <lm32_jtag_medium_icache_debug>.
Parsing module <lm32_interrupt_medium_icache_debug>.
Parsing module <lm32_top_minimal>.
Parsing module <lm32_mc_arithmetic_minimal>.
Parsing module <lm32_cpu_minimal>.
Parsing module <lm32_load_store_unit_minimal>.
Parsing module <lm32_decoder_minimal>.
Parsing module <lm32_instruction_unit_minimal>.
Parsing module <lm32_interrupt_minimal>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v" into library work
Parsing module <jtag_cores>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v" into library work
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v" into library work
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 28.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v" into library work
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v" into library work
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v" into library work
Parsing verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/../../src/lm32_include.v" included at line 29.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/jtag_tap.v" into library work
Parsing module <jtag_tap>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/wb_gen/fmc_250m_4ch_regs.vhd" into library work
Parsing entity <wb_fmc_250m_4ch_csr>.
Parsing architecture <syn> of entity <wb_fmc_250m_4ch_csr>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/genram_pkg.vhd" into library work
Parsing package <genram_pkg>.
Parsing package body <genram_pkg>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd" into library work
Parsing package <wishbone_pkg>.
Parsing package body <wishbone_pkg>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" into library work
Parsing entity <wb_spi_bidir>.
Parsing architecture <rtl> of entity <wb_spi_bidir>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/common/gencores_pkg.vhd" into library work
Parsing package <gencores_pkg>.
Parsing package body <gencores_pkg>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/common/gc_crc_gen.vhd" into library work
Parsing entity <gc_crc_gen>.
Parsing architecture <rtl> of entity <gc_crc_gen>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/common/gc_moving_average.vhd" into library work
Parsing entity <gc_moving_average>.
Parsing architecture <rtl> of entity <gc_moving_average>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd" into library work
Parsing entity <gc_extend_pulse>.
Parsing architecture <rtl> of entity <gc_extend_pulse>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/common/gc_ext_pulse_sync.vhd" into library work
Parsing entity <gc_ext_pulse_sync>.
Parsing architecture <rtl> of entity <gc_ext_pulse_sync>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/common/gc_delay_gen.vhd" into library work
Parsing entity <gc_delay_gen>.
Parsing architecture <behavioral> of entity <gc_delay_gen>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/common/gc_dual_pi_controller.vhd" into library work
Parsing entity <gc_dual_pi_controller>.
Parsing architecture <behavioral> of entity <gc_dual_pi_controller>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/common/gc_reset.vhd" into library work
Parsing entity <gc_reset>.
Parsing architecture <rtl> of entity <gc_reset>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/common/gc_serial_dac.vhd" into library work
Parsing entity <gc_serial_dac>.
Parsing architecture <syn> of entity <gc_serial_dac>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd" into library work
Parsing entity <gc_sync_ffs>.
Parsing architecture <behavioral> of entity <gc_sync_ffs>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/common/gc_arbitrated_mux.vhd" into library work
Parsing entity <gc_arbitrated_mux>.
Parsing architecture <rtl> of entity <gc_arbitrated_mux>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd" into library work
Parsing entity <gc_pulse_synchronizer>.
Parsing architecture <rtl> of entity <gc_pulse_synchronizer>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd" into library work
Parsing entity <gc_frequency_meter>.
Parsing architecture <behavioral> of entity <gc_frequency_meter>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd" into library work
Parsing package <memory_loader_pkg>.
Parsing package body <memory_loader_pkg>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/generic_shiftreg_fifo.vhd" into library work
Parsing entity <generic_shiftreg_fifo>.
Parsing architecture <rtl> of entity <generic_shiftreg_fifo>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/inferred_sync_fifo.vhd" into library work
Parsing entity <inferred_sync_fifo>.
Parsing architecture <syn> of entity <inferred_sync_fifo>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/inferred_async_fifo.vhd" into library work
Parsing entity <inferred_async_fifo>.
Parsing architecture <syn> of entity <inferred_async_fifo>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd" into library work
Parsing entity <generic_dpram>.
Parsing architecture <syn> of entity <generic_dpram>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" into library work
Parsing entity <generic_dpram_sameclock>.
Parsing architecture <syn> of entity <generic_dpram_sameclock>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd" into library work
Parsing entity <generic_dpram_dualclock>.
Parsing architecture <syn> of entity <generic_dpram_dualclock>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd" into library work
Parsing entity <generic_simple_dpram>.
Parsing architecture <syn> of entity <generic_simple_dpram>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_spram.vhd" into library work
Parsing entity <generic_spram>.
Parsing architecture <syn> of entity <generic_spram>.
WARNING:HDLCompiler:443 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_spram.vhd" Line 58: Function f_bitstring_2_slv does not always return a value.
WARNING:HDLCompiler:443 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_spram.vhd" Line 63: Function f_load_from_file does not always return a value.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/inferred/generic_async_fifo.vhd" into library work
Parsing entity <generic_async_fifo>.
Parsing architecture <syn> of entity <generic_async_fifo>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/inferred/generic_sync_fifo.vhd" into library work
Parsing entity <generic_sync_fifo>.
Parsing architecture <syn> of entity <generic_sync_fifo>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd" into library work
Parsing entity <wb_async_bridge>.
Parsing architecture <behavioral> of entity <wb_async_bridge>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd" into library work
Parsing entity <xwb_async_bridge>.
Parsing architecture <wrapper> of entity <xwb_async_bridge>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" into library work
Parsing entity <wb_onewire_master>.
Parsing architecture <rtl> of entity <wb_onewire_master>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd" into library work
Parsing entity <xwb_onewire_master>.
Parsing architecture <rtl> of entity <xwb_onewire_master>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd" into library work
Parsing entity <i2c_master_bit_ctrl>.
Parsing architecture <structural> of entity <i2c_master_bit_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd" into library work
Parsing entity <i2c_master_byte_ctrl>.
Parsing architecture <structural> of entity <i2c_master_byte_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" into library work
Parsing entity <i2c_master_top>.
Parsing architecture <structural> of entity <i2c_master_top>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" into library work
Parsing entity <wb_i2c_master>.
Parsing architecture <rtl> of entity <wb_i2c_master>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd" into library work
Parsing entity <xwb_i2c_master>.
Parsing architecture <rtl> of entity <xwb_i2c_master>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd" into library work
Parsing entity <xwb_bus_fanout>.
Parsing architecture <rtl> of entity <xwb_bus_fanout>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" into library work
Parsing entity <xwb_dpram>.
Parsing architecture <struct> of entity <xwb_dpram>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" into library work
Parsing entity <wb_gpio_port>.
Parsing architecture <behavioral> of entity <wb_gpio_port>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd" into library work
Parsing entity <xwb_gpio_port>.
Parsing architecture <rtl> of entity <xwb_gpio_port>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" into library work
Parsing entity <wb_tics>.
Parsing architecture <behaviour> of entity <wb_tics>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd" into library work
Parsing entity <xwb_tics>.
Parsing architecture <rtl> of entity <xwb_tics>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd" into library work
Parsing entity <uart_async_rx>.
Parsing architecture <behavioral> of entity <uart_async_rx>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd" into library work
Parsing entity <uart_async_tx>.
Parsing architecture <behavioral> of entity <uart_async_tx>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd" into library work
Parsing entity <uart_baud_gen>.
Parsing architecture <behavioral> of entity <uart_baud_gen>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd" into library work
Parsing package <uart_wbgen2_pkg>.
Parsing package body <uart_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" into library work
Parsing entity <simple_uart_wb>.
Parsing architecture <syn> of entity <simple_uart_wb>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" into library work
Parsing entity <wb_simple_uart>.
Parsing architecture <syn> of entity <wb_simple_uart>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd" into library work
Parsing entity <xwb_simple_uart>.
Parsing architecture <rtl> of entity <xwb_simple_uart>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd" into library work
Parsing entity <vic_prio_enc>.
Parsing architecture <syn> of entity <vic_prio_enc>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd" into library work
Parsing package <wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd" into library work
Parsing entity <wb_slave_vic>.
Parsing architecture <syn> of entity <wb_slave_vic>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd" into library work
Parsing entity <wb_vic>.
Parsing architecture <syn> of entity <wb_vic>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd" into library work
Parsing entity <xwb_vic>.
Parsing architecture <wrapper> of entity <xwb_vic>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd" into library work
Parsing entity <wb_spi>.
Parsing architecture <rtl> of entity <wb_spi>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd" into library work
Parsing entity <xwb_spi>.
Parsing architecture <rtl> of entity <xwb_spi>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd" into library work
Parsing entity <sdb_rom>.
Parsing architecture <rtl> of entity <sdb_rom>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd" into library work
Parsing entity <xwb_crossbar>.
Parsing architecture <rtl> of entity <xwb_crossbar>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd" into library work
Parsing entity <xwb_sdb_crossbar>.
Parsing architecture <rtl> of entity <xwb_sdb_crossbar>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" into library work
Parsing entity <xwb_lm32>.
Parsing architecture <rtl> of entity <xwb_lm32>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd" into library work
Parsing entity <lm32_dp_ram>.
Parsing architecture <syn> of entity <lm32_dp_ram>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd" into library work
Parsing entity <lm32_ram>.
Parsing architecture <syn> of entity <lm32_ram>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd" into library work
Parsing entity <wb_slave_adapter>.
Parsing architecture <rtl> of entity <wb_slave_adapter>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd" into library work
Parsing entity <xwb_clock_crossing>.
Parsing architecture <rtl> of entity <xwb_clock_crossing>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd" into library work
Parsing entity <xwb_dma>.
Parsing architecture <rtl> of entity <xwb_dma>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd" into library work
Parsing entity <xwb_streamer>.
Parsing architecture <rtl> of entity <xwb_streamer>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_serial_lcd/wb_serial_lcd.vhd" into library work
Parsing entity <wb_serial_lcd>.
Parsing architecture <rtl> of entity <wb_serial_lcd>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_flash/wb_spi_flash.vhd" into library work
Parsing entity <wb_spi_flash>.
Parsing architecture <rtl> of entity <wb_spi_flash>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd" into library work
Parsing entity <wbgen2_dpssram>.
Parsing architecture <syn> of entity <wbgen2_dpssram>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd" into library work
Parsing entity <wbgen2_eic>.
Parsing architecture <syn> of entity <wbgen2_eic>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd" into library work
Parsing entity <wbgen2_fifo_async>.
Parsing architecture <rtl> of entity <wbgen2_fifo_async>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd" into library work
Parsing entity <wbgen2_fifo_sync>.
Parsing architecture <rtl> of entity <wbgen2_fifo_sync>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xloader_registers_pkg.vhd" into library work
Parsing package <xldr_wbgen2_pkg>.
Parsing package body <xldr_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/wb_xilinx_fpga_loader.vhd" into library work
Parsing entity <wb_xilinx_fpga_loader>.
Parsing architecture <behavioral> of entity <wb_xilinx_fpga_loader>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xwb_xilinx_fpga_loader.vhd" into library work
Parsing entity <xwb_xilinx_fpga_loader>.
Parsing architecture <rtl> of entity <xwb_xilinx_fpga_loader>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xloader_wb.vhd" into library work
Parsing entity <xloader_wb>.
Parsing architecture <syn> of entity <xloader_wb>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst_comp.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_v4_1_xst_comp>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_defaults.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_v4_1_defaults>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_pkg.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_pkg>.
Parsing package body <blk_mem_gen_pkg>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_getinit_pkg.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_getinit_pkg>.
Parsing package body <blk_mem_gen_getinit_pkg>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_min_area_pkg.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_min_area_pkg>.
Parsing package body <blk_mem_min_area_pkg>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_bindec.vhd" into library blk_mem_gen_v4_1
Parsing entity <bindec>.
Parsing architecture <xilinx> of entity <bindec>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_mux.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_mux>.
Parsing architecture <xilinx> of entity <blk_mem_gen_mux>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s6>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s6>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s6_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s6_init>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3adsp>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3adsp>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3adsp_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3adsp_init>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3a>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3a>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3a_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3a_init>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v6>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v6>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v6_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v6_init>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v5>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v5>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v5_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v5_init>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v4>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v4>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v4_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v4_init>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3_init>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_width>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_width>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_generic_cstr>.
Parsing architecture <xilinx> of entity <blk_mem_gen_generic_cstr>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_encoder.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_ecc_encoder>.
Parsing architecture <xilinx> of entity <blk_mem_gen_ecc_encoder>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_decoder.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_ecc_decoder>.
Parsing architecture <xilinx> of entity <blk_mem_gen_ecc_decoder>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_input_block>.
Parsing architecture <xilinx> of entity <blk_mem_input_block>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_output_block>.
Parsing architecture <xilinx> of entity <blk_mem_output_block>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_top>.
Parsing architecture <xilinx> of entity <blk_mem_gen_top>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_v4_1_xst>.
Parsing architecture <xilinx> of entity <blk_mem_gen_v4_1_xst>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_pkg.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_pkg>.
Parsing package body <fifo_generator_v6_1_pkg>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_defaults.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_defaults>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst_comp.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_xst_comp>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd" into library fifo_generator_v6_1
Parsing entity <input_blk>.
Parsing architecture <xilinx> of entity <input_blk>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd" into library fifo_generator_v6_1
Parsing entity <output_blk>.
Parsing architecture <xilinx> of entity <output_blk>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_wrapper.vhd" into library fifo_generator_v6_1
Parsing entity <shft_wrapper>.
Parsing architecture <xilinx> of entity <shft_wrapper>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_ram.vhd" into library fifo_generator_v6_1
Parsing entity <shft_ram>.
Parsing architecture <xilinx> of entity <shft_ram>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dmem.vhd" into library fifo_generator_v6_1
Parsing entity <dmem>.
Parsing architecture <Xilinx> of entity <dmem>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" into library fifo_generator_v6_1
Parsing entity <memory>.
Parsing architecture <xilinx> of entity <memory>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/compare.vhd" into library fifo_generator_v6_1
Parsing entity <compare>.
Parsing architecture <Xilinx> of entity <compare>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_bin_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <wr_bin_cntr>.
Parsing architecture <xilinx> of entity <wr_bin_cntr>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_bin_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <rd_bin_cntr>.
Parsing architecture <xilinx> of entity <rd_bin_cntr>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/updn_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <updn_cntr>.
Parsing architecture <xilinx> of entity <updn_cntr>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_status_flags_as>.
Parsing architecture <xilinx> of entity <rd_status_flags_as>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_ss.vhd" into library fifo_generator_v6_1
Parsing entity <rd_status_flags_ss>.
Parsing architecture <xilinx> of entity <rd_status_flags_ss>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_pe_as>.
Parsing architecture <xilinx> of entity <rd_pe_as>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_ss.vhd" into library fifo_generator_v6_1
Parsing entity <rd_pe_ss>.
Parsing architecture <xilinx> of entity <rd_pe_ss>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_handshaking_flags.vhd" into library fifo_generator_v6_1
Parsing entity <rd_handshaking_flags>.
Parsing architecture <xilinx> of entity <rd_handshaking_flags>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_dc_as>.
Parsing architecture <xilinx> of entity <rd_dc_as>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_fwft_ext_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_dc_fwft_ext_as>.
Parsing architecture <xilinx> of entity <rd_dc_fwft_ext_as>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss.vhd" into library fifo_generator_v6_1
Parsing entity <dc_ss>.
Parsing architecture <xilinx> of entity <dc_ss>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss_fwft.vhd" into library fifo_generator_v6_1
Parsing entity <dc_ss_fwft>.
Parsing architecture <xilinx> of entity <dc_ss_fwft>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_fwft.vhd" into library fifo_generator_v6_1
Parsing entity <rd_fwft>.
Parsing architecture <xilinx> of entity <rd_fwft>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" into library fifo_generator_v6_1
Parsing entity <rd_logic>.
Parsing architecture <xilinx> of entity <rd_logic>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_blk_ramfifo.vhd" into library fifo_generator_v6_1
Parsing entity <reset_blk_ramfifo>.
Parsing architecture <xilinx> of entity <reset_blk_ramfifo>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs.vhd" into library fifo_generator_v6_1
Parsing entity <clk_x_pntrs>.
Parsing architecture <xilinx> of entity <clk_x_pntrs>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_status_flags_as>.
Parsing architecture <xilinx> of entity <wr_status_flags_as>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd" into library fifo_generator_v6_1
Parsing entity <wr_status_flags_ss>.
Parsing architecture <xilinx> of entity <wr_status_flags_ss>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_pf_as>.
Parsing architecture <xilinx> of entity <wr_pf_as>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_ss.vhd" into library fifo_generator_v6_1
Parsing entity <wr_pf_ss>.
Parsing architecture <xilinx> of entity <wr_pf_ss>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_handshaking_flags.vhd" into library fifo_generator_v6_1
Parsing entity <wr_handshaking_flags>.
Parsing architecture <xilinx> of entity <wr_handshaking_flags>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_dc_as>.
Parsing architecture <xilinx> of entity <wr_dc_as>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_fwft_ext_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_dc_fwft_ext_as>.
Parsing architecture <xilinx> of entity <wr_dc_fwft_ext_as>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" into library fifo_generator_v6_1
Parsing entity <wr_logic>.
Parsing architecture <xilinx> of entity <wr_logic>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <wr_status_flags_sshft>.
Parsing architecture <xilinx> of entity <wr_status_flags_sshft>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <rd_status_flags_sshft>.
Parsing architecture <xilinx> of entity <rd_status_flags_sshft>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <wr_pf_sshft>.
Parsing architecture <xilinx> of entity <wr_pf_sshft>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <rd_pe_sshft>.
Parsing architecture <xilinx> of entity <rd_pe_sshft>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <logic_sshft>.
Parsing architecture <xilinx> of entity <logic_sshft>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_ramfifo>.
Parsing architecture <xilinx> of entity <fifo_generator_ramfifo>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_comps_builtin.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_comps_builtin>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/delay.vhd" into library fifo_generator_v6_1
Parsing entity <delay>.
Parsing architecture <xilinx> of entity <delay>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <clk_x_pntrs_builtin>.
Parsing architecture <xilinx> of entity <clk_x_pntrs_builtin>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/bin_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <bin_cntr>.
Parsing architecture <xilinx> of entity <bin_cntr>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <logic_builtin>.
Parsing architecture <xilinx> of entity <logic_builtin>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <reset_builtin>.
Parsing architecture <xilinx> of entity <reset_builtin>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_prim>.
Parsing architecture <xilinx> of entity <builtin_prim>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_extdepth>.
Parsing architecture <xilinx> of entity <builtin_extdepth>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_top>.
Parsing architecture <xilinx> of entity <builtin_top>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim_v6.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_prim_v6>.
Parsing architecture <xilinx> of entity <builtin_prim_v6>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth_v6.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_extdepth_v6>.
Parsing architecture <xilinx> of entity <builtin_extdepth_v6>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top_v6.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_top_v6>.
Parsing architecture <xilinx> of entity <builtin_top_v6>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_v6_1_builtin>.
Parsing architecture <xilinx> of entity <fifo_generator_v6_1_builtin>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rgtw.vhd" into library fifo_generator_v6_1
Parsing entity <rgtw>.
Parsing architecture <xilinx> of entity <rgtw>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wgtr.vhd" into library fifo_generator_v6_1
Parsing entity <wgtr>.
Parsing architecture <xilinx> of entity <wgtr>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_block_fifo16_patch.vhd" into library fifo_generator_v6_1
Parsing entity <input_block_fifo16_patch>.
Parsing architecture <xilinx> of entity <input_block_fifo16_patch>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_block_fifo16_patch.vhd" into library fifo_generator_v6_1
Parsing entity <output_block_fifo16_patch>.
Parsing architecture <xilinx> of entity <output_block_fifo16_patch>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo16_patch_top.vhd" into library fifo_generator_v6_1
Parsing entity <fifo16_patch_top>.
Parsing architecture <xilinx> of entity <fifo16_patch_top>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_fifo16_patch.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_v6_1_fifo16_patch>.
Parsing architecture <xilinx> of entity <fifo_generator_v6_1_fifo16_patch>.
Parsing VHDL file "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_v6_1_xst>.
Parsing architecture <xilinx> of entity <fifo_generator_v6_1_xst>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1274: Port acmp13 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1308: Port CLK_OUT3 is not connected to this instance

Elaborating module <artix7_amc_fmc_adc_250m_4ch>.

Elaborating module <fmc_adc_250m_4ch(FPGA_DEVICE="7SERIES",FPGA_BOARD="AFC",USE_CHIPSCOPE_ICON=0)>.

Elaborating module <islaInterface(IDELAY_SIGNAL_GROUP="adc0_data_delay_group",IDELAY_LVDS_INV=8'b0,FPGA_DEVICE="7SERIES")>.

Elaborating module <IBUFGDS(DIFF_TERM="TRUE",IBUF_LOW_PWR="FALSE",IOSTANDARD="LVDS_25")>.

Elaborating module <BUFG>.

Elaborating module <IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="LVDS_25")>.

Elaborating module <IDELAYE2(CINVCTRL_SEL="FALSE",DELAY_SRC="IDATAIN",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VAR_LOAD",IDELAY_VALUE=0,PIPE_SEL="FALSE",REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="DATA")>.

Elaborating module <IDDR(DDR_CLK_EDGE="OPPOSITE_EDGE",INIT_Q1=1'b0,INIT_Q2=1'b0,SRTYPE="SYNC")>.

Elaborating module <IDELAYCTRL>.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/fmc_adc_4ch_250m.v" Line 111: Size mismatch in connection of port <adc0_delay_select>. Formal port size is 8-bit while actual signal size is 17-bit.

Elaborating module <islaInterface(IDELAY_SIGNAL_GROUP="adc1_data_delay_group",IDELAY_LVDS_INV=8'b0,FPGA_DEVICE="7SERIES")>.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/fmc_adc_4ch_250m.v" Line 143: Size mismatch in connection of port <adc0_delay_select>. Formal port size is 8-bit while actual signal size is 17-bit.

Elaborating module <islaInterface(IDELAY_SIGNAL_GROUP="adc2_data_delay_group",IDELAY_LVDS_INV=8'b0,FPGA_DEVICE="7SERIES")>.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/fmc_adc_4ch_250m.v" Line 175: Size mismatch in connection of port <adc0_delay_select>. Formal port size is 8-bit while actual signal size is 17-bit.

Elaborating module <islaInterface(IDELAY_SIGNAL_GROUP="adc3_data_delay_group",IDELAY_LVDS_INV=8'b0,FPGA_DEVICE="7SERIES")>.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/fmc_adc_4ch_250m.v" Line 210: Size mismatch in connection of port <adc0_delay_select>. Formal port size is 8-bit while actual signal size is 17-bit.

Elaborating module <chipscope_ila_w16_trigger>.
WARNING:HDLCompiler:1499 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/chipscope_ila_w16_trigger.v" Line 21: Empty module <chipscope_ila_w16_trigger> remains a black box.
Going to vhdl side to elaborate module wb_spi_bidir

Elaborating entity <wb_spi_bidir> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module spi_bidir_top

Elaborating module <spi_bidir_top(Tp=1)>.

Elaborating module <spi_bidir_clgen>.

Elaborating module <spi_bidir_shift>.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" Line 65: Net <wb_out_rty> does not have a driver.
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 641: Size mismatch in connection of port <wb_adr_i>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 652: Size mismatch in connection of port <pad_cs_o>. Formal port size is 8-bit while actual signal size is 4-bit.
Going to vhdl side to elaborate module i2c_master_top

Elaborating entity <i2c_master_top> (architecture <structural>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" Line 204. Case statement is complete. others clause is never selected

Elaborating entity <i2c_master_byte_ctrl> (architecture <structural>) from library <work>.

Elaborating entity <i2c_master_bit_ctrl> (architecture <structural>) from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd" Line 561. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd" Line 354. Case statement is complete. others clause is never selected
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 671: Size mismatch in connection of port <wb_adr_i>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 672: Size mismatch in connection of port <wb_dat_i>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 673: Size mismatch in connection of port <wb_dat_o>. Formal port size is 8-bit while actual signal size is 32-bit.
Going to vhdl side to elaborate module wb_spi_bidir

Elaborating entity <wb_spi_bidir> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module spi_bidir_top
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" Line 65: Net <wb_out_rty> does not have a driver.
WARNING:HDLCompiler:758 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" Line 6: Replacing existing netlist wb_spi_bidir(rtl)
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 706: Size mismatch in connection of port <wb_adr_i>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 717: Size mismatch in connection of port <pad_cs_o>. Formal port size is 8-bit while actual signal size is 1-bit.
Going to vhdl side to elaborate module i2c_master_top

Elaborating entity <i2c_master_top> (architecture <structural>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" Line 204. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:758 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" Line 75: Replacing existing netlist i2c_master_top(structural)
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 736: Size mismatch in connection of port <wb_adr_i>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 737: Size mismatch in connection of port <wb_dat_i>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 738: Size mismatch in connection of port <wb_dat_o>. Formal port size is 8-bit while actual signal size is 32-bit.
Going to vhdl side to elaborate module wb_spi_bidir

Elaborating entity <wb_spi_bidir> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module spi_bidir_top
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" Line 65: Net <wb_out_rty> does not have a driver.
WARNING:HDLCompiler:758 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" Line 6: Replacing existing netlist wb_spi_bidir(rtl)
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 771: Size mismatch in connection of port <wb_adr_i>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 782: Size mismatch in connection of port <pad_cs_o>. Formal port size is 8-bit while actual signal size is 1-bit.

Elaborating module <IBUFDS(DIFF_TERM="FALSE",IBUF_LOW_PWR="FALSE",IOSTANDARD="LVDS_25")>.

Elaborating module <OBUFDS(IOSTANDARD="LVDS_25")>.
Going to vhdl side to elaborate module wb_fmc_250m_4ch_csr

Elaborating entity <wb_fmc_250m_4ch_csr> (architecture <syn>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/wb_gen/fmc_250m_4ch_regs.vhd" Line 181: Assignment to bwsel_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/wb_gen/fmc_250m_4ch_regs.vhd" Line 183: Assignment to rd_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/wb_gen/fmc_250m_4ch_regs.vhd" Line 184: Assignment to wr_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/wb_gen/fmc_250m_4ch_regs.vhd" Line 185: Assignment to allones ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/wb_gen/fmc_250m_4ch_regs.vhd" Line 186: Assignment to allzeros ignored, since the identifier is never used
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 832: Size mismatch in connection of port <wb_addr_i>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 845: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_fmc_status_firmware_id_i>. Formal port size is 29-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 850: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_trigger_reserved_i>. Formal port size is 29-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 855: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_adc_reserved_i>. Formal port size is 28-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 861: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_clk_distrib_reserved_i>. Formal port size is 28-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 867: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_monitor_reserved_i>. Formal port size is 28-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 875: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_fpga_ctrl_reserved_i>. Formal port size is 26-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 882: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_idelay0_cal_reserved_i>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 888: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_idelay1_cal_reserved_i>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 894: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_idelay2_cal_reserved_i>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 900: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_idelay3_cal_reserved_i>. Formal port size is 4-bit while actual signal size is 32-bit.
Going to vhdl side to elaborate module wb_spi_bidir

Elaborating entity <wb_spi_bidir> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module spi_bidir_top
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" Line 65: Net <wb_out_rty> does not have a driver.
WARNING:HDLCompiler:758 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" Line 6: Replacing existing netlist wb_spi_bidir(rtl)
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 998: Size mismatch in connection of port <wb_adr_i>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1009: Size mismatch in connection of port <pad_cs_o>. Formal port size is 8-bit while actual signal size is 4-bit.
Going to vhdl side to elaborate module i2c_master_top

Elaborating entity <i2c_master_top> (architecture <structural>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" Line 204. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:758 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" Line 75: Replacing existing netlist i2c_master_top(structural)
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1028: Size mismatch in connection of port <wb_adr_i>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1029: Size mismatch in connection of port <wb_dat_i>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1030: Size mismatch in connection of port <wb_dat_o>. Formal port size is 8-bit while actual signal size is 32-bit.
Going to vhdl side to elaborate module wb_spi_bidir

Elaborating entity <wb_spi_bidir> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module spi_bidir_top
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" Line 65: Net <wb_out_rty> does not have a driver.
WARNING:HDLCompiler:758 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" Line 6: Replacing existing netlist wb_spi_bidir(rtl)
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1063: Size mismatch in connection of port <wb_adr_i>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1074: Size mismatch in connection of port <pad_cs_o>. Formal port size is 8-bit while actual signal size is 1-bit.
Going to vhdl side to elaborate module i2c_master_top

Elaborating entity <i2c_master_top> (architecture <structural>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" Line 204. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:758 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" Line 75: Replacing existing netlist i2c_master_top(structural)
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1093: Size mismatch in connection of port <wb_adr_i>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1094: Size mismatch in connection of port <wb_dat_i>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1095: Size mismatch in connection of port <wb_dat_o>. Formal port size is 8-bit while actual signal size is 32-bit.
Going to vhdl side to elaborate module wb_spi_bidir

Elaborating entity <wb_spi_bidir> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module spi_bidir_top
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" Line 65: Net <wb_out_rty> does not have a driver.
WARNING:HDLCompiler:758 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" Line 6: Replacing existing netlist wb_spi_bidir(rtl)
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1128: Size mismatch in connection of port <wb_adr_i>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1139: Size mismatch in connection of port <pad_cs_o>. Formal port size is 8-bit while actual signal size is 1-bit.
Going to vhdl side to elaborate module wb_fmc_250m_4ch_csr

Elaborating entity <wb_fmc_250m_4ch_csr> (architecture <syn>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/wb_gen/fmc_250m_4ch_regs.vhd" Line 181: Assignment to bwsel_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/wb_gen/fmc_250m_4ch_regs.vhd" Line 183: Assignment to rd_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/wb_gen/fmc_250m_4ch_regs.vhd" Line 184: Assignment to wr_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/wb_gen/fmc_250m_4ch_regs.vhd" Line 185: Assignment to allones ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/wb_gen/fmc_250m_4ch_regs.vhd" Line 186: Assignment to allzeros ignored, since the identifier is never used
WARNING:HDLCompiler:758 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/wb_gen/fmc_250m_4ch_regs.vhd" Line 17: Replacing existing netlist wb_fmc_250m_4ch_csr(syn)
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1189: Size mismatch in connection of port <wb_addr_i>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1202: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_fmc_status_firmware_id_i>. Formal port size is 29-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1207: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_trigger_reserved_i>. Formal port size is 29-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1212: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_adc_reserved_i>. Formal port size is 28-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1218: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_clk_distrib_reserved_i>. Formal port size is 28-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1224: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_monitor_reserved_i>. Formal port size is 28-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1232: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_fpga_ctrl_reserved_i>. Formal port size is 26-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1239: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_idelay0_cal_reserved_i>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1245: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_idelay1_cal_reserved_i>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1251: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_idelay2_cal_reserved_i>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1257: Size mismatch in connection of port <wb_fmc_250m_4ch_csr_idelay3_cal_reserved_i>. Formal port size is 4-bit while actual signal size is 32-bit.

Elaborating module <addr_decode>.

Elaborating module <wb_clk>.

Elaborating module <IBUFGDS>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=5.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=10.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=5,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=50,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_USE_FINE_PS="FALSE",CLKIN1_PERIOD=5.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" Line 138: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" Line 140: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" Line 142: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" Line 144: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" Line 145: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" Line 146: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" Line 147: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" Line 148: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" Line 149: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" Line 161: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" Line 162: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" Line 168: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" Line 171: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v" Line 172: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <rs232_syscon_top_1_0>.

Elaborating module <rs232_syscon>.
WARNING:HDLCompiler:327 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/auto_baud.v" Line 377: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <auto_baud(CLOCK_FACTOR_PP=8,LOG2_MAX_COUNT_PP=16)>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/auto_baud.v" Line 322: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/auto_baud.v" Line 357: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/auto_baud.v" Line 363: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <rs232tx(START_BITS_PP=1,DATA_BITS_PP=8,STOP_BITS_PP=1,CLOCK_FACTOR_PP=8)>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/serial.v" Line 656: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/serial.v" Line 668: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <rs232rx(START_BITS_PP=1,DATA_BITS_PP=8,STOP_BITS_PP=1,CLOCK_FACTOR_PP=8)>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/serial.v" Line 539: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/rs232_syscon.v" Line 472: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/rs232_syscon.v" Line 524: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/rs232_syscon.v" Line 1066: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/rs232_syscon.v" Line 1067: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/rs232_syscon.v" Line 1096: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/rs232_syscon.v" Line 1168: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/rs232_syscon.v" Line 1176: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/rs232_syscon.v" Line 1186: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/rs232_syscon_top.v" Line 30: Input port master_adr_i[31] is not connected on this instance

Elaborating module <chipscope_icon_8_port>.
WARNING:HDLCompiler:1499 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/chipscope_icon_8_port.v" Line 21: Empty module <chipscope_icon_8_port> remains a black box.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 215: Net <wb_err2[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 231: Net <wb_err4[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 247: Net <wb_err6[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 842: Net <fmc1_prsnt_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 843: Net <fmc1_pg_m2c_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1199: Net <fmc2_prsnt_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1200: Net <fmc2_pg_m2c_i> does not have a driver.
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 568: Input port trigger is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 637: Input port pad_mosi_i is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 667: Input port arst_i is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 702: Input port pad_mosi_i is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 732: Input port arst_i is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 767: Input port pad_mosi_i is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 925: Input port trigger is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 994: Input port pad_mosi_i is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1024: Input port arst_i is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1059: Input port pad_mosi_i is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1089: Input port arst_i is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1124: Input port pad_mosi_i is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" Line 1274: Input port data_out13[31] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <artix7_amc_fmc_adc_250m_4ch>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v".
WARNING:Xst:2898 - Port 'trigger', unconnected in block instance 'fmc1_adc_250m_4ch_i', is tied to GND.
WARNING:Xst:2898 - Port 'pad_mosi_i', unconnected in block instance 'wb_fmc1_spi_bidir_i_isla', is tied to GND.
WARNING:Xst:2898 - Port 'arst_i', unconnected in block instance 'wb_fmc1_i2c_master_i_si571', is tied to GND.
WARNING:Xst:2898 - Port 'pad_mosi_i', unconnected in block instance 'wb_fmc1_spi_bidir_i_ad9510', is tied to GND.
WARNING:Xst:2898 - Port 'arst_i', unconnected in block instance 'wb_fmc1_i2c_master_i_eeprom', is tied to GND.
WARNING:Xst:2898 - Port 'pad_mosi_i', unconnected in block instance 'wb_fmc1_spi_bidir_i_amc7823', is tied to GND.
WARNING:Xst:2898 - Port 'trigger', unconnected in block instance 'fmc2_adc_250m_4ch_i', is tied to GND.
WARNING:Xst:2898 - Port 'pad_mosi_i', unconnected in block instance 'wb_fmc2_spi_bidir_i_isla', is tied to GND.
WARNING:Xst:2898 - Port 'arst_i', unconnected in block instance 'wb_fmc2_i2c_master_i_si571', is tied to GND.
WARNING:Xst:2898 - Port 'pad_mosi_i', unconnected in block instance 'wb_fmc2_spi_bidir_i_ad9510', is tied to GND.
WARNING:Xst:2898 - Port 'arst_i', unconnected in block instance 'wb_fmc2_i2c_master_i_eeprom', is tied to GND.
WARNING:Xst:2898 - Port 'pad_mosi_i', unconnected in block instance 'wb_fmc2_spi_bidir_i_amc7823', is tied to GND.
WARNING:Xst:2898 - Port 'data_out13', unconnected in block instance 'i_addr_decode', is tied to GND.
WARNING:Xst:2898 - Port 'data_out14', unconnected in block instance 'i_addr_decode', is tied to GND.
WARNING:Xst:2898 - Port 'data_out15', unconnected in block instance 'i_addr_decode', is tied to GND.
WARNING:Xst:2898 - Port 'data_out16', unconnected in block instance 'i_addr_decode', is tied to GND.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 637: Output port <wb_int_o> of the instance <wb_fmc1_spi_bidir_i_isla> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 637: Output port <wb_stall_o> of the instance <wb_fmc1_spi_bidir_i_isla> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 637: Output port <pad_mosi_en> of the instance <wb_fmc1_spi_bidir_i_isla> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 667: Output port <wb_inta_o> of the instance <wb_fmc1_i2c_master_i_si571> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 702: Output port <wb_int_o> of the instance <wb_fmc1_spi_bidir_i_ad9510> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 702: Output port <wb_stall_o> of the instance <wb_fmc1_spi_bidir_i_ad9510> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 702: Output port <pad_mosi_en> of the instance <wb_fmc1_spi_bidir_i_ad9510> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 732: Output port <wb_inta_o> of the instance <wb_fmc1_i2c_master_i_eeprom> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 767: Output port <wb_int_o> of the instance <wb_fmc1_spi_bidir_i_amc7823> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 767: Output port <wb_stall_o> of the instance <wb_fmc1_spi_bidir_i_amc7823> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 767: Output port <pad_mosi_en> of the instance <wb_fmc1_spi_bidir_i_amc7823> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 829: Output port <wb_fmc_250m_4ch_csr_trigger_trig_val_o> of the instance <wb_fmc1_250m_4ch_csr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 829: Output port <wb_fmc_250m_4ch_csr_fpga_ctrl_fmc_fifo_rst_o> of the instance <wb_fmc1_250m_4ch_csr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 994: Output port <wb_int_o> of the instance <wb_fmc2_spi_bidir_i_isla> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 994: Output port <wb_stall_o> of the instance <wb_fmc2_spi_bidir_i_isla> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 994: Output port <pad_mosi_en> of the instance <wb_fmc2_spi_bidir_i_isla> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1024: Output port <wb_inta_o> of the instance <wb_fmc2_i2c_master_i_si571> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1059: Output port <wb_int_o> of the instance <wb_fmc2_spi_bidir_i_ad9510> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1059: Output port <wb_stall_o> of the instance <wb_fmc2_spi_bidir_i_ad9510> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1059: Output port <pad_mosi_en> of the instance <wb_fmc2_spi_bidir_i_ad9510> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1089: Output port <wb_inta_o> of the instance <wb_fmc2_i2c_master_i_eeprom> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1124: Output port <wb_int_o> of the instance <wb_fmc2_spi_bidir_i_amc7823> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1124: Output port <wb_stall_o> of the instance <wb_fmc2_spi_bidir_i_amc7823> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1124: Output port <pad_mosi_en> of the instance <wb_fmc2_spi_bidir_i_amc7823> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1186: Output port <wb_fmc_250m_4ch_csr_trigger_trig_val_o> of the instance <wb_fmc2_250m_4ch_csr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1186: Output port <wb_fmc_250m_4ch_csr_fpga_ctrl_fmc_fifo_rst_o> of the instance <wb_fmc2_250m_4ch_csr_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1274: Output port <acmp13> of the instance <i_addr_decode> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1274: Output port <acmp14> of the instance <i_addr_decode> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1274: Output port <acmp15> of the instance <i_addr_decode> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1274: Output port <acmp16> of the instance <i_addr_decode> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1308: Output port <CLK_OUT3> of the instance <wb_clk_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.v" line 1308: Output port <LOCKED> of the instance <wb_clk_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wb_err2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_err4> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_err6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <fmc1_prsnt_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <fmc1_pg_m2c_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <fmc2_prsnt_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <fmc2_pg_m2c_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit tristate buffer for signal <fmc1_si571_scl_pad> created at line 689
    Found 1-bit tristate buffer for signal <fmc1_si571_sda_pad> created at line 692
    Found 1-bit tristate buffer for signal <fmc1_eeprom_scl_pad> created at line 754
    Found 1-bit tristate buffer for signal <fmc1_eeprom_sda_pad> created at line 757
    Found 1-bit tristate buffer for signal <fmc1_adc_sleep_o> created at line 827
    Found 1-bit tristate buffer for signal <fmc2_si571_scl_pad> created at line 1046
    Found 1-bit tristate buffer for signal <fmc2_si571_sda_pad> created at line 1049
    Found 1-bit tristate buffer for signal <fmc2_eeprom_scl_pad> created at line 1111
    Found 1-bit tristate buffer for signal <fmc2_eeprom_sda_pad> created at line 1114
    Found 1-bit tristate buffer for signal <fmc2_adc_sleep_o> created at line 1184
    Summary:
	inferred  10 Tristate(s).
Unit <artix7_amc_fmc_adc_250m_4ch> synthesized.

Synthesizing Unit <fmc_adc_250m_4ch>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/fmc_adc_4ch_250m.v".
        FPGA_DEVICE = "7SERIES"
        FPGA_BOARD = "AFC"
        USE_CHIPSCOPE_ICON = 0
WARNING:Xst:647 - Input <adc0_delay_select<16:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc1_delay_select<16:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc2_delay_select<16:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc3_delay_select<16:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trigger> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <adc1_reg>.
    Found 16-bit register for signal <adc2_reg>.
    Found 16-bit register for signal <adc3_reg>.
    Found 16-bit register for signal <adc0_reg>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <fmc_adc_250m_4ch> synthesized.

Synthesizing Unit <islaInterface_1>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/islaInterface.v".
        IDELAY_SIGNAL_GROUP = "adc0_data_delay_group"
        IDELAY_LVDS_INV = 8'b00000000
        FPGA_DEVICE = "7SERIES"
    Set property "IODELAY_GROUP = ADC0_DATA_DELAY_GROUP" for instance <[0].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC0_DATA_DELAY_GROUP" for instance <[1].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC0_DATA_DELAY_GROUP" for instance <[2].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC0_DATA_DELAY_GROUP" for instance <[3].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC0_DATA_DELAY_GROUP" for instance <[4].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC0_DATA_DELAY_GROUP" for instance <[5].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC0_DATA_DELAY_GROUP" for instance <[6].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC0_DATA_DELAY_GROUP" for instance <[7].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC0_DATA_DELAY_GROUP" for instance <IDELAYCTRL_adc0_inst>.
    Found 1-bit register for signal <adc0_delay_load_en>.
    Found 1-bit register for signal <adc0_delay_load_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <islaInterface_1> synthesized.

Synthesizing Unit <islaInterface_2>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/islaInterface.v".
        IDELAY_SIGNAL_GROUP = "adc1_data_delay_group"
        IDELAY_LVDS_INV = 8'b00000000
        FPGA_DEVICE = "7SERIES"
    Set property "IODELAY_GROUP = ADC1_DATA_DELAY_GROUP" for instance <[0].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC1_DATA_DELAY_GROUP" for instance <[1].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC1_DATA_DELAY_GROUP" for instance <[2].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC1_DATA_DELAY_GROUP" for instance <[3].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC1_DATA_DELAY_GROUP" for instance <[4].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC1_DATA_DELAY_GROUP" for instance <[5].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC1_DATA_DELAY_GROUP" for instance <[6].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC1_DATA_DELAY_GROUP" for instance <[7].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC1_DATA_DELAY_GROUP" for instance <IDELAYCTRL_adc0_inst>.
    Found 1-bit register for signal <adc0_delay_load_en>.
    Found 1-bit register for signal <adc0_delay_load_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <islaInterface_2> synthesized.

Synthesizing Unit <islaInterface_3>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/islaInterface.v".
        IDELAY_SIGNAL_GROUP = "adc2_data_delay_group"
        IDELAY_LVDS_INV = 8'b00000000
        FPGA_DEVICE = "7SERIES"
    Set property "IODELAY_GROUP = ADC2_DATA_DELAY_GROUP" for instance <[0].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC2_DATA_DELAY_GROUP" for instance <[1].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC2_DATA_DELAY_GROUP" for instance <[2].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC2_DATA_DELAY_GROUP" for instance <[3].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC2_DATA_DELAY_GROUP" for instance <[4].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC2_DATA_DELAY_GROUP" for instance <[5].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC2_DATA_DELAY_GROUP" for instance <[6].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC2_DATA_DELAY_GROUP" for instance <[7].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC2_DATA_DELAY_GROUP" for instance <IDELAYCTRL_adc0_inst>.
    Found 1-bit register for signal <adc0_delay_load_en>.
    Found 1-bit register for signal <adc0_delay_load_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <islaInterface_3> synthesized.

Synthesizing Unit <islaInterface_4>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/fmc_adc_250m_4ch/islaInterface.v".
        IDELAY_SIGNAL_GROUP = "adc3_data_delay_group"
        IDELAY_LVDS_INV = 8'b00000000
        FPGA_DEVICE = "7SERIES"
    Set property "IODELAY_GROUP = ADC3_DATA_DELAY_GROUP" for instance <[0].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC3_DATA_DELAY_GROUP" for instance <[1].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC3_DATA_DELAY_GROUP" for instance <[2].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC3_DATA_DELAY_GROUP" for instance <[3].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC3_DATA_DELAY_GROUP" for instance <[4].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC3_DATA_DELAY_GROUP" for instance <[5].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC3_DATA_DELAY_GROUP" for instance <[6].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC3_DATA_DELAY_GROUP" for instance <[7].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst>.
    Set property "IODELAY_GROUP = ADC3_DATA_DELAY_GROUP" for instance <IDELAYCTRL_adc0_inst>.
    Found 1-bit register for signal <adc0_delay_load_en>.
    Found 1-bit register for signal <adc0_delay_load_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <islaInterface_4> synthesized.

Synthesizing Unit <wb_spi_bidir>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd".
        g_interface_mode = classic
        g_address_granularity = word
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wb_out_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_stall> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <wb_spi_bidir> synthesized.

Synthesizing Unit <wb_slave_adapter>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = classic
        g_master_granularity = byte
        g_slave_use_struct = false
        g_slave_mode = classic
        g_slave_granularity = word
WARNING:Xst:647 - Input <slave_i_adr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter> synthesized.

Synthesizing Unit <spi_bidir_top>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/spi_bidir_top.v".
        Tp = 1
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <divider>.
    Found 8-bit register for signal <bidir_config>.
    Found 8-bit register for signal <ss>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 1-bit register for signal <wb_int_o>.
    Found 1-bit register for signal <ctrl<13>>.
    Found 1-bit register for signal <ctrl<12>>.
    Found 1-bit register for signal <ctrl<11>>.
    Found 1-bit register for signal <ctrl<10>>.
    Found 1-bit register for signal <ctrl<9>>.
    Found 1-bit register for signal <ctrl<8>>.
    Found 1-bit register for signal <ctrl<7>>.
    Found 1-bit register for signal <ctrl<6>>.
    Found 1-bit register for signal <ctrl<5>>.
    Found 1-bit register for signal <ctrl<4>>.
    Found 1-bit register for signal <ctrl<3>>.
    Found 1-bit register for signal <ctrl<2>>.
    Found 1-bit register for signal <ctrl<1>>.
    Found 1-bit register for signal <ctrl<0>>.
    Found 32-bit 12-to-1 multiplexer for signal <wb_dat> created at line 126.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <spi_bidir_top> synthesized.

Synthesizing Unit <spi_bidir_clgen>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/spi_bidir_clgen.v".
        Tp = 1
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <clk_out>.
    Found 1-bit register for signal <pos_edge>.
    Found 1-bit register for signal <neg_edge>.
    Found 16-bit subtractor for signal <cnt[15]_GND_29_o_sub_3_OUT> created at line 80.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <spi_bidir_clgen> synthesized.

Synthesizing Unit <spi_bidir_shift>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/wb_spi_bidir/spi_bidir_shift.v".
        Tp = 1
    Found 12-bit register for signal <send_bit_cnt>.
    Found 8-bit register for signal <cnt>.
    Found 1-bit register for signal <mosi_out_en>.
    Found 1-bit register for signal <tip>.
    Found 1-bit register for signal <s_out>.
    Found 1-bit register for signal <data<127>>.
    Found 1-bit register for signal <data<126>>.
    Found 1-bit register for signal <data<125>>.
    Found 1-bit register for signal <data<124>>.
    Found 1-bit register for signal <data<123>>.
    Found 1-bit register for signal <data<122>>.
    Found 1-bit register for signal <data<121>>.
    Found 1-bit register for signal <data<120>>.
    Found 1-bit register for signal <data<119>>.
    Found 1-bit register for signal <data<118>>.
    Found 1-bit register for signal <data<117>>.
    Found 1-bit register for signal <data<116>>.
    Found 1-bit register for signal <data<115>>.
    Found 1-bit register for signal <data<114>>.
    Found 1-bit register for signal <data<113>>.
    Found 1-bit register for signal <data<112>>.
    Found 1-bit register for signal <data<111>>.
    Found 1-bit register for signal <data<110>>.
    Found 1-bit register for signal <data<109>>.
    Found 1-bit register for signal <data<108>>.
    Found 1-bit register for signal <data<107>>.
    Found 1-bit register for signal <data<106>>.
    Found 1-bit register for signal <data<105>>.
    Found 1-bit register for signal <data<104>>.
    Found 1-bit register for signal <data<103>>.
    Found 1-bit register for signal <data<102>>.
    Found 1-bit register for signal <data<101>>.
    Found 1-bit register for signal <data<100>>.
    Found 1-bit register for signal <data<99>>.
    Found 1-bit register for signal <data<98>>.
    Found 1-bit register for signal <data<97>>.
    Found 1-bit register for signal <data<96>>.
    Found 1-bit register for signal <data<95>>.
    Found 1-bit register for signal <data<94>>.
    Found 1-bit register for signal <data<93>>.
    Found 1-bit register for signal <data<92>>.
    Found 1-bit register for signal <data<91>>.
    Found 1-bit register for signal <data<90>>.
    Found 1-bit register for signal <data<89>>.
    Found 1-bit register for signal <data<88>>.
    Found 1-bit register for signal <data<87>>.
    Found 1-bit register for signal <data<86>>.
    Found 1-bit register for signal <data<85>>.
    Found 1-bit register for signal <data<84>>.
    Found 1-bit register for signal <data<83>>.
    Found 1-bit register for signal <data<82>>.
    Found 1-bit register for signal <data<81>>.
    Found 1-bit register for signal <data<80>>.
    Found 1-bit register for signal <data<79>>.
    Found 1-bit register for signal <data<78>>.
    Found 1-bit register for signal <data<77>>.
    Found 1-bit register for signal <data<76>>.
    Found 1-bit register for signal <data<75>>.
    Found 1-bit register for signal <data<74>>.
    Found 1-bit register for signal <data<73>>.
    Found 1-bit register for signal <data<72>>.
    Found 1-bit register for signal <data<71>>.
    Found 1-bit register for signal <data<70>>.
    Found 1-bit register for signal <data<69>>.
    Found 1-bit register for signal <data<68>>.
    Found 1-bit register for signal <data<67>>.
    Found 1-bit register for signal <data<66>>.
    Found 1-bit register for signal <data<65>>.
    Found 1-bit register for signal <data<64>>.
    Found 1-bit register for signal <data<63>>.
    Found 1-bit register for signal <data<62>>.
    Found 1-bit register for signal <data<61>>.
    Found 1-bit register for signal <data<60>>.
    Found 1-bit register for signal <data<59>>.
    Found 1-bit register for signal <data<58>>.
    Found 1-bit register for signal <data<57>>.
    Found 1-bit register for signal <data<56>>.
    Found 1-bit register for signal <data<55>>.
    Found 1-bit register for signal <data<54>>.
    Found 1-bit register for signal <data<53>>.
    Found 1-bit register for signal <data<52>>.
    Found 1-bit register for signal <data<51>>.
    Found 1-bit register for signal <data<50>>.
    Found 1-bit register for signal <data<49>>.
    Found 1-bit register for signal <data<48>>.
    Found 1-bit register for signal <data<47>>.
    Found 1-bit register for signal <data<46>>.
    Found 1-bit register for signal <data<45>>.
    Found 1-bit register for signal <data<44>>.
    Found 1-bit register for signal <data<43>>.
    Found 1-bit register for signal <data<42>>.
    Found 1-bit register for signal <data<41>>.
    Found 1-bit register for signal <data<40>>.
    Found 1-bit register for signal <data<39>>.
    Found 1-bit register for signal <data<38>>.
    Found 1-bit register for signal <data<37>>.
    Found 1-bit register for signal <data<36>>.
    Found 1-bit register for signal <data<35>>.
    Found 1-bit register for signal <data<34>>.
    Found 1-bit register for signal <data<33>>.
    Found 1-bit register for signal <data<32>>.
    Found 1-bit register for signal <data<31>>.
    Found 1-bit register for signal <data<30>>.
    Found 1-bit register for signal <data<29>>.
    Found 1-bit register for signal <data<28>>.
    Found 1-bit register for signal <data<27>>.
    Found 1-bit register for signal <data<26>>.
    Found 1-bit register for signal <data<25>>.
    Found 1-bit register for signal <data<24>>.
    Found 1-bit register for signal <data<23>>.
    Found 1-bit register for signal <data<22>>.
    Found 1-bit register for signal <data<21>>.
    Found 1-bit register for signal <data<20>>.
    Found 1-bit register for signal <data<19>>.
    Found 1-bit register for signal <data<18>>.
    Found 1-bit register for signal <data<17>>.
    Found 1-bit register for signal <data<16>>.
    Found 1-bit register for signal <data<15>>.
    Found 1-bit register for signal <data<14>>.
    Found 1-bit register for signal <data<13>>.
    Found 1-bit register for signal <data<12>>.
    Found 1-bit register for signal <data<11>>.
    Found 1-bit register for signal <data<10>>.
    Found 1-bit register for signal <data<9>>.
    Found 1-bit register for signal <data<8>>.
    Found 1-bit register for signal <data<7>>.
    Found 1-bit register for signal <data<6>>.
    Found 1-bit register for signal <data<5>>.
    Found 1-bit register for signal <data<4>>.
    Found 1-bit register for signal <data<3>>.
    Found 1-bit register for signal <data<2>>.
    Found 1-bit register for signal <data<1>>.
    Found 1-bit register for signal <data<0>>.
    Found 1-bit register for signal <data_miso<127>>.
    Found 1-bit register for signal <data_miso<126>>.
    Found 1-bit register for signal <data_miso<125>>.
    Found 1-bit register for signal <data_miso<124>>.
    Found 1-bit register for signal <data_miso<123>>.
    Found 1-bit register for signal <data_miso<122>>.
    Found 1-bit register for signal <data_miso<121>>.
    Found 1-bit register for signal <data_miso<120>>.
    Found 1-bit register for signal <data_miso<119>>.
    Found 1-bit register for signal <data_miso<118>>.
    Found 1-bit register for signal <data_miso<117>>.
    Found 1-bit register for signal <data_miso<116>>.
    Found 1-bit register for signal <data_miso<115>>.
    Found 1-bit register for signal <data_miso<114>>.
    Found 1-bit register for signal <data_miso<113>>.
    Found 1-bit register for signal <data_miso<112>>.
    Found 1-bit register for signal <data_miso<111>>.
    Found 1-bit register for signal <data_miso<110>>.
    Found 1-bit register for signal <data_miso<109>>.
    Found 1-bit register for signal <data_miso<108>>.
    Found 1-bit register for signal <data_miso<107>>.
    Found 1-bit register for signal <data_miso<106>>.
    Found 1-bit register for signal <data_miso<105>>.
    Found 1-bit register for signal <data_miso<104>>.
    Found 1-bit register for signal <data_miso<103>>.
    Found 1-bit register for signal <data_miso<102>>.
    Found 1-bit register for signal <data_miso<101>>.
    Found 1-bit register for signal <data_miso<100>>.
    Found 1-bit register for signal <data_miso<99>>.
    Found 1-bit register for signal <data_miso<98>>.
    Found 1-bit register for signal <data_miso<97>>.
    Found 1-bit register for signal <data_miso<96>>.
    Found 1-bit register for signal <data_miso<95>>.
    Found 1-bit register for signal <data_miso<94>>.
    Found 1-bit register for signal <data_miso<93>>.
    Found 1-bit register for signal <data_miso<92>>.
    Found 1-bit register for signal <data_miso<91>>.
    Found 1-bit register for signal <data_miso<90>>.
    Found 1-bit register for signal <data_miso<89>>.
    Found 1-bit register for signal <data_miso<88>>.
    Found 1-bit register for signal <data_miso<87>>.
    Found 1-bit register for signal <data_miso<86>>.
    Found 1-bit register for signal <data_miso<85>>.
    Found 1-bit register for signal <data_miso<84>>.
    Found 1-bit register for signal <data_miso<83>>.
    Found 1-bit register for signal <data_miso<82>>.
    Found 1-bit register for signal <data_miso<81>>.
    Found 1-bit register for signal <data_miso<80>>.
    Found 1-bit register for signal <data_miso<79>>.
    Found 1-bit register for signal <data_miso<78>>.
    Found 1-bit register for signal <data_miso<77>>.
    Found 1-bit register for signal <data_miso<76>>.
    Found 1-bit register for signal <data_miso<75>>.
    Found 1-bit register for signal <data_miso<74>>.
    Found 1-bit register for signal <data_miso<73>>.
    Found 1-bit register for signal <data_miso<72>>.
    Found 1-bit register for signal <data_miso<71>>.
    Found 1-bit register for signal <data_miso<70>>.
    Found 1-bit register for signal <data_miso<69>>.
    Found 1-bit register for signal <data_miso<68>>.
    Found 1-bit register for signal <data_miso<67>>.
    Found 1-bit register for signal <data_miso<66>>.
    Found 1-bit register for signal <data_miso<65>>.
    Found 1-bit register for signal <data_miso<64>>.
    Found 1-bit register for signal <data_miso<63>>.
    Found 1-bit register for signal <data_miso<62>>.
    Found 1-bit register for signal <data_miso<61>>.
    Found 1-bit register for signal <data_miso<60>>.
    Found 1-bit register for signal <data_miso<59>>.
    Found 1-bit register for signal <data_miso<58>>.
    Found 1-bit register for signal <data_miso<57>>.
    Found 1-bit register for signal <data_miso<56>>.
    Found 1-bit register for signal <data_miso<55>>.
    Found 1-bit register for signal <data_miso<54>>.
    Found 1-bit register for signal <data_miso<53>>.
    Found 1-bit register for signal <data_miso<52>>.
    Found 1-bit register for signal <data_miso<51>>.
    Found 1-bit register for signal <data_miso<50>>.
    Found 1-bit register for signal <data_miso<49>>.
    Found 1-bit register for signal <data_miso<48>>.
    Found 1-bit register for signal <data_miso<47>>.
    Found 1-bit register for signal <data_miso<46>>.
    Found 1-bit register for signal <data_miso<45>>.
    Found 1-bit register for signal <data_miso<44>>.
    Found 1-bit register for signal <data_miso<43>>.
    Found 1-bit register for signal <data_miso<42>>.
    Found 1-bit register for signal <data_miso<41>>.
    Found 1-bit register for signal <data_miso<40>>.
    Found 1-bit register for signal <data_miso<39>>.
    Found 1-bit register for signal <data_miso<38>>.
    Found 1-bit register for signal <data_miso<37>>.
    Found 1-bit register for signal <data_miso<36>>.
    Found 1-bit register for signal <data_miso<35>>.
    Found 1-bit register for signal <data_miso<34>>.
    Found 1-bit register for signal <data_miso<33>>.
    Found 1-bit register for signal <data_miso<32>>.
    Found 1-bit register for signal <data_miso<31>>.
    Found 1-bit register for signal <data_miso<30>>.
    Found 1-bit register for signal <data_miso<29>>.
    Found 1-bit register for signal <data_miso<28>>.
    Found 1-bit register for signal <data_miso<27>>.
    Found 1-bit register for signal <data_miso<26>>.
    Found 1-bit register for signal <data_miso<25>>.
    Found 1-bit register for signal <data_miso<24>>.
    Found 1-bit register for signal <data_miso<23>>.
    Found 1-bit register for signal <data_miso<22>>.
    Found 1-bit register for signal <data_miso<21>>.
    Found 1-bit register for signal <data_miso<20>>.
    Found 1-bit register for signal <data_miso<19>>.
    Found 1-bit register for signal <data_miso<18>>.
    Found 1-bit register for signal <data_miso<17>>.
    Found 1-bit register for signal <data_miso<16>>.
    Found 1-bit register for signal <data_miso<15>>.
    Found 1-bit register for signal <data_miso<14>>.
    Found 1-bit register for signal <data_miso<13>>.
    Found 1-bit register for signal <data_miso<12>>.
    Found 1-bit register for signal <data_miso<11>>.
    Found 1-bit register for signal <data_miso<10>>.
    Found 1-bit register for signal <data_miso<9>>.
    Found 1-bit register for signal <data_miso<8>>.
    Found 1-bit register for signal <data_miso<7>>.
    Found 1-bit register for signal <data_miso<6>>.
    Found 1-bit register for signal <data_miso<5>>.
    Found 1-bit register for signal <data_miso<4>>.
    Found 1-bit register for signal <data_miso<3>>.
    Found 1-bit register for signal <data_miso<2>>.
    Found 1-bit register for signal <data_miso<1>>.
    Found 1-bit register for signal <data_miso<0>>.
    Found 1-bit register for signal <data_mosi<127>>.
    Found 1-bit register for signal <data_mosi<126>>.
    Found 1-bit register for signal <data_mosi<125>>.
    Found 1-bit register for signal <data_mosi<124>>.
    Found 1-bit register for signal <data_mosi<123>>.
    Found 1-bit register for signal <data_mosi<122>>.
    Found 1-bit register for signal <data_mosi<121>>.
    Found 1-bit register for signal <data_mosi<120>>.
    Found 1-bit register for signal <data_mosi<119>>.
    Found 1-bit register for signal <data_mosi<118>>.
    Found 1-bit register for signal <data_mosi<117>>.
    Found 1-bit register for signal <data_mosi<116>>.
    Found 1-bit register for signal <data_mosi<115>>.
    Found 1-bit register for signal <data_mosi<114>>.
    Found 1-bit register for signal <data_mosi<113>>.
    Found 1-bit register for signal <data_mosi<112>>.
    Found 1-bit register for signal <data_mosi<111>>.
    Found 1-bit register for signal <data_mosi<110>>.
    Found 1-bit register for signal <data_mosi<109>>.
    Found 1-bit register for signal <data_mosi<108>>.
    Found 1-bit register for signal <data_mosi<107>>.
    Found 1-bit register for signal <data_mosi<106>>.
    Found 1-bit register for signal <data_mosi<105>>.
    Found 1-bit register for signal <data_mosi<104>>.
    Found 1-bit register for signal <data_mosi<103>>.
    Found 1-bit register for signal <data_mosi<102>>.
    Found 1-bit register for signal <data_mosi<101>>.
    Found 1-bit register for signal <data_mosi<100>>.
    Found 1-bit register for signal <data_mosi<99>>.
    Found 1-bit register for signal <data_mosi<98>>.
    Found 1-bit register for signal <data_mosi<97>>.
    Found 1-bit register for signal <data_mosi<96>>.
    Found 1-bit register for signal <data_mosi<95>>.
    Found 1-bit register for signal <data_mosi<94>>.
    Found 1-bit register for signal <data_mosi<93>>.
    Found 1-bit register for signal <data_mosi<92>>.
    Found 1-bit register for signal <data_mosi<91>>.
    Found 1-bit register for signal <data_mosi<90>>.
    Found 1-bit register for signal <data_mosi<89>>.
    Found 1-bit register for signal <data_mosi<88>>.
    Found 1-bit register for signal <data_mosi<87>>.
    Found 1-bit register for signal <data_mosi<86>>.
    Found 1-bit register for signal <data_mosi<85>>.
    Found 1-bit register for signal <data_mosi<84>>.
    Found 1-bit register for signal <data_mosi<83>>.
    Found 1-bit register for signal <data_mosi<82>>.
    Found 1-bit register for signal <data_mosi<81>>.
    Found 1-bit register for signal <data_mosi<80>>.
    Found 1-bit register for signal <data_mosi<79>>.
    Found 1-bit register for signal <data_mosi<78>>.
    Found 1-bit register for signal <data_mosi<77>>.
    Found 1-bit register for signal <data_mosi<76>>.
    Found 1-bit register for signal <data_mosi<75>>.
    Found 1-bit register for signal <data_mosi<74>>.
    Found 1-bit register for signal <data_mosi<73>>.
    Found 1-bit register for signal <data_mosi<72>>.
    Found 1-bit register for signal <data_mosi<71>>.
    Found 1-bit register for signal <data_mosi<70>>.
    Found 1-bit register for signal <data_mosi<69>>.
    Found 1-bit register for signal <data_mosi<68>>.
    Found 1-bit register for signal <data_mosi<67>>.
    Found 1-bit register for signal <data_mosi<66>>.
    Found 1-bit register for signal <data_mosi<65>>.
    Found 1-bit register for signal <data_mosi<64>>.
    Found 1-bit register for signal <data_mosi<63>>.
    Found 1-bit register for signal <data_mosi<62>>.
    Found 1-bit register for signal <data_mosi<61>>.
    Found 1-bit register for signal <data_mosi<60>>.
    Found 1-bit register for signal <data_mosi<59>>.
    Found 1-bit register for signal <data_mosi<58>>.
    Found 1-bit register for signal <data_mosi<57>>.
    Found 1-bit register for signal <data_mosi<56>>.
    Found 1-bit register for signal <data_mosi<55>>.
    Found 1-bit register for signal <data_mosi<54>>.
    Found 1-bit register for signal <data_mosi<53>>.
    Found 1-bit register for signal <data_mosi<52>>.
    Found 1-bit register for signal <data_mosi<51>>.
    Found 1-bit register for signal <data_mosi<50>>.
    Found 1-bit register for signal <data_mosi<49>>.
    Found 1-bit register for signal <data_mosi<48>>.
    Found 1-bit register for signal <data_mosi<47>>.
    Found 1-bit register for signal <data_mosi<46>>.
    Found 1-bit register for signal <data_mosi<45>>.
    Found 1-bit register for signal <data_mosi<44>>.
    Found 1-bit register for signal <data_mosi<43>>.
    Found 1-bit register for signal <data_mosi<42>>.
    Found 1-bit register for signal <data_mosi<41>>.
    Found 1-bit register for signal <data_mosi<40>>.
    Found 1-bit register for signal <data_mosi<39>>.
    Found 1-bit register for signal <data_mosi<38>>.
    Found 1-bit register for signal <data_mosi<37>>.
    Found 1-bit register for signal <data_mosi<36>>.
    Found 1-bit register for signal <data_mosi<35>>.
    Found 1-bit register for signal <data_mosi<34>>.
    Found 1-bit register for signal <data_mosi<33>>.
    Found 1-bit register for signal <data_mosi<32>>.
    Found 1-bit register for signal <data_mosi<31>>.
    Found 1-bit register for signal <data_mosi<30>>.
    Found 1-bit register for signal <data_mosi<29>>.
    Found 1-bit register for signal <data_mosi<28>>.
    Found 1-bit register for signal <data_mosi<27>>.
    Found 1-bit register for signal <data_mosi<26>>.
    Found 1-bit register for signal <data_mosi<25>>.
    Found 1-bit register for signal <data_mosi<24>>.
    Found 1-bit register for signal <data_mosi<23>>.
    Found 1-bit register for signal <data_mosi<22>>.
    Found 1-bit register for signal <data_mosi<21>>.
    Found 1-bit register for signal <data_mosi<20>>.
    Found 1-bit register for signal <data_mosi<19>>.
    Found 1-bit register for signal <data_mosi<18>>.
    Found 1-bit register for signal <data_mosi<17>>.
    Found 1-bit register for signal <data_mosi<16>>.
    Found 1-bit register for signal <data_mosi<15>>.
    Found 1-bit register for signal <data_mosi<14>>.
    Found 1-bit register for signal <data_mosi<13>>.
    Found 1-bit register for signal <data_mosi<12>>.
    Found 1-bit register for signal <data_mosi<11>>.
    Found 1-bit register for signal <data_mosi<10>>.
    Found 1-bit register for signal <data_mosi<9>>.
    Found 1-bit register for signal <data_mosi<8>>.
    Found 1-bit register for signal <data_mosi<7>>.
    Found 1-bit register for signal <data_mosi<6>>.
    Found 1-bit register for signal <data_mosi<5>>.
    Found 1-bit register for signal <data_mosi<4>>.
    Found 1-bit register for signal <data_mosi<3>>.
    Found 1-bit register for signal <data_mosi<2>>.
    Found 1-bit register for signal <data_mosi<1>>.
    Found 1-bit register for signal <data_mosi<0>>.
    Found 8-bit subtractor for signal <len[6]_cnt[7]_sub_4_OUT> created at line 91.
    Found 8-bit subtractor for signal <cnt[7]_GND_31_o_sub_5_OUT> created at line 91.
    Found 8-bit subtractor for signal <len[6]_cnt[7]_sub_10_OUT> created at line 92.
    Found 8-bit adder for signal <cnt[7]_GND_31_o_add_7_OUT> created at line 92.
    Found 12-bit adder for signal <send_bit_cnt[11]_GND_31_o_add_16_OUT> created at line 116.
    Found 1-bit 128-to-1 multiplexer for signal <tx_bit_pos[6]_data[127]_Mux_26_o> created at line 164.
    Found 1-bit 128-to-1 multiplexer for signal <rx_bit_pos[6]_data_miso[127]_Mux_31_o> created at line 293.
    Found 1-bit 128-to-1 multiplexer for signal <rx_bit_pos[6]_data_mosi[127]_Mux_33_o> created at line 294.
    Found 12-bit comparator lessequal for signal <n0027> created at line 137
    Found 12-bit comparator greater for signal <GND_31_o_send_bit_cnt[11]_LessThan_26_o> created at line 139
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 407 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 146 Multiplexer(s).
Unit <spi_bidir_shift> synthesized.

Synthesizing Unit <i2c_master_top>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd".
        ARST_LVL = '0'
WARNING:Xst:647 - Input <arst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <prer>.
    Found 8-bit register for signal <ctr>.
    Found 8-bit register for signal <txr>.
    Found 8-bit register for signal <cr>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <rxack>.
    Found 1-bit register for signal <tip>.
    Found 1-bit register for signal <irq_flag>.
    Found 1-bit register for signal <wb_inta_o>.
    Found 8-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <iack_o>.
    Found 8-bit 8-to-1 multiplexer for signal <wb_adr_i[2]_GND_151_o_wide_mux_0_OUT> created at line 191.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <i2c_master_top> synthesized.

Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd".
    Found 3-bit register for signal <dcnt>.
    Found 3-bit register for signal <c_state>.
    Found 4-bit register for signal <core_cmd>.
    Found 8-bit register for signal <sr>.
    Found 1-bit register for signal <core_txd>.
    Found 1-bit register for signal <shift>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <host_ack>.
    Found 1-bit register for signal <ack_out>.
    Found finite state machine <FSM_0> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 26                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nReset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <GND_33_o_GND_33_o_sub_6_OUT<2:0>> created at line 1308.
    Found 4-bit 6-to-1 multiplexer for signal <c_state[2]_X_26_o_wide_mux_38_OUT> created at line 264.
    Found 1-bit 3-to-1 multiplexer for signal <c_state[1]_GND_33_o_Mux_40_o> created at line 264.
    Found 1-bit 3-to-1 multiplexer for signal <c_state[2]_core_ack_Mux_42_o> created at line 264.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_byte_ctrl> synthesized.

Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd".
    Found 3-bit register for signal <bus_status_ctrl.fSCL>.
    Found 3-bit register for signal <bus_status_ctrl.fSDA>.
    Found 16-bit register for signal <cnt>.
    Found 2-bit register for signal <bus_status_ctrl.cSCL>.
    Found 2-bit register for signal <bus_status_ctrl.cSDA>.
    Found 14-bit register for signal <bus_status_ctrl.filter_cnt>.
    Found 5-bit register for signal <c_state>.
    Found 1-bit register for signal <slave_wait>.
    Found 1-bit register for signal <bus_status_ctrl.sta_condition>.
    Found 1-bit register for signal <bus_status_ctrl.sto_condition>.
    Found 1-bit register for signal <bus_status_ctrl.ibusy>.
    Found 1-bit register for signal <bus_status_ctrl.cmd_stop>.
    Found 1-bit register for signal <ial>.
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <dscl_oen>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dSDA>.
    Found 1-bit register for signal <iscl_oen>.
    Found 1-bit register for signal <isda_oen>.
    Found 1-bit register for signal <clk_en>.
    Found finite state machine <FSM_1> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 64                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nReset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <GND_34_o_GND_34_o_sub_2_OUT<15:0>> created at line 1308.
    Found 14-bit subtractor for signal <GND_34_o_GND_34_o_sub_11_OUT<13:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_bit_ctrl> synthesized.

Synthesizing Unit <wb_fmc_250m_4ch_csr>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/wb_gen/fmc_250m_4ch_regs.vhd".
WARNING:Xst:647 - Input <wb_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <ack_sreg>.
    Found 32-bit register for signal <rddata_reg>.
    Found 2-bit register for signal <wb_fmc_250m_4ch_csr_adc_sleep_int>.
    Found 17-bit register for signal <wb_fmc_250m_4ch_csr_idelay0_cal_line_int>.
    Found 17-bit register for signal <wb_fmc_250m_4ch_csr_idelay1_cal_line_int>.
    Found 17-bit register for signal <wb_fmc_250m_4ch_csr_idelay2_cal_line_int>.
    Found 17-bit register for signal <wb_fmc_250m_4ch_csr_idelay3_cal_line_int>.
    Found 5-bit register for signal <wb_fmc_250m_4ch_csr_idelay0_cal_val_int>.
    Found 5-bit register for signal <wb_fmc_250m_4ch_csr_idelay1_cal_val_int>.
    Found 5-bit register for signal <wb_fmc_250m_4ch_csr_idelay2_cal_val_int>.
    Found 5-bit register for signal <wb_fmc_250m_4ch_csr_idelay3_cal_val_int>.
    Found 1-bit register for signal <ack_in_progress>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_trigger_dir_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_trigger_term_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_trigger_trig_val_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_adc_clkdivrst_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_adc_resetn_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_clk_distrib_si571_oe_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_clk_distrib_pll_function_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_clk_distrib_clk_sel_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_monitor_led1_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_monitor_led2_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_monitor_led3_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_fpga_ctrl_fmc_idelay_rst_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_fpga_ctrl_fmc_fifo_rst_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_idelay0_cal_update_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_idelay1_cal_update_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_idelay2_cal_update_int>.
    Found 1-bit register for signal <wb_fmc_250m_4ch_csr_idelay3_cal_update_int>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<9:9>> (without init value) have a constant value of 0 in block <wb_fmc_250m_4ch_csr>.
    Summary:
	inferred 149 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <wb_fmc_250m_4ch_csr> synthesized.

Synthesizing Unit <addr_decode>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/addr_decoder/addr_decoder.v".
    Summary:
	no macro.
Unit <addr_decode> synthesized.

Synthesizing Unit <wb_clk>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/platform/artix7/ip_cores/wb_clk.v".
    Summary:
	no macro.
Unit <wb_clk> synthesized.

Synthesizing Unit <rs232_syscon_top_1_0>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/rs232_syscon_top.v".
WARNING:Xst:2898 - Port 'master_adr_i', unconnected in block instance 'i_rs232_syscon', is tied to GND.
WARNING:Xst:2898 - Port 'master_stb_i', unconnected in block instance 'i_rs232_syscon', is tied to GND.
WARNING:Xst:2898 - Port 'master_we_i', unconnected in block instance 'i_rs232_syscon', is tied to GND.
    Summary:
	no macro.
Unit <rs232_syscon_top_1_0> synthesized.

Synthesizing Unit <rs232_syscon>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/rs232_syscon.v".
        ADR_DIGITS_PP = 8
        DAT_DIGITS_PP = 8
        QTY_DIGITS_PP = 2
        CMD_BUFFER_SIZE_PP = 64
        CMD_PTR_BITS_PP = 5
        WATCHDOG_TIMER_VALUE_PP = 65000
        WATCHDOG_TIMER_BITS_PP = 16
        RD_FIELDS_PP = 8
        RD_FIELD_COUNT_BITS_PP = 4
        RD_DIGIT_COUNT_BITS_PP = 4
        m1_initial_state = 5'b00000
        m1_send_ok = 5'b00001
        m1_send_prompt = 5'b00010
        m1_check_received_char = 5'b00011
        m1_send_crlf = 5'b00100
        m1_parse_error_indicator_crlf = 5'b00101
        m1_parse_error_indicator = 5'b00110
        m1_ack_error_indicator = 5'b00111
        m1_bg_error_indicator = 5'b01000
        m1_cmd_error_indicator = 5'b01001
        m1_adr_error_indicator = 5'b01010
        m1_dat_error_indicator = 5'b01011
        m1_qty_error_indicator = 5'b01100
        m1_scan_command = 5'b10000
        m1_scan_adr_whitespace = 5'b10001
        m1_get_adr_field = 5'b10010
        m1_scan_dat_whitespace = 5'b10011
        m1_get_dat_field = 5'b10100
        m1_scan_qty_whitespace = 5'b10101
        m1_get_qty_field = 5'b10110
        m1_start_execution = 5'b10111
        m1_request_bus = 5'b11000
        m1_bus_granted = 5'b11001
        m1_execute = 5'b11010
        m1_rd_send_adr_sr = 5'b11011
        m1_rd_send_separator = 5'b11100
        m1_rd_send_dat_sr = 5'b11101
        m1_rd_send_space = 5'b11110
        m1_rd_send_crlf = 5'b11111
INFO:Xst:3210 - "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/rs232_syscon.v" line 371: Output port <auto_baud_locked_o> of the instance <clock_unit_2> is unconnected or connected to loadless signal.
WARNING:Xst:3015 - Contents of array <cmd_buffer> may be accessed with an index that does not cover the full array size or with a negative index. The RAM size is reduced to the index upper access or for only positive index values.
    Found 32x8-bit single-port RAM <Mram_cmd_buffer> for signal <cmd_buffer>.
    Found 5-bit register for signal <msg_offset>.
    Found 5-bit register for signal <m1_state>.
    Found 5-bit register for signal <cmd_ptr>.
    Found 2-bit register for signal <command>.
    Found 32-bit register for signal <rd_adr_sr>.
    Found 32-bit register for signal <adr_sr>.
    Found 32-bit register for signal <dat_sr>.
    Found 8-bit register for signal <qty_sr>.
    Found 4-bit register for signal <rd_digit_count>.
    Found 4-bit register for signal <rd_field_count>.
    Found 16-bit register for signal <watchdog_timer_count>.
    Found 8-bit register for signal <adr_offset>.
    Found 8-bit adder for signal <adr_offset[7]_GND_193_o_add_4_OUT> created at line 472.
    Found 32-bit adder for signal <adr_ptr> created at line 475.
    Found 5-bit adder for signal <msg_offset[4]_GND_193_o_add_11_OUT> created at line 524.
    Found 5-bit adder for signal <msg_pointer> created at line 526.
    Found 5-bit adder for signal <cmd_ptr[4]_GND_193_o_add_129_OUT> created at line 1067.
    Found 5-bit adder for signal <n0413[4:0]> created at line 1096.
    Found 4-bit adder for signal <rd_digit_count[3]_GND_193_o_add_177_OUT> created at line 1168.
    Found 4-bit adder for signal <rd_field_count[3]_GND_193_o_add_182_OUT> created at line 1176.
    Found 16-bit adder for signal <watchdog_timer_count[15]_GND_193_o_add_187_OUT> created at line 1186.
    Found 5-bit subtractor for signal <GND_193_o_GND_193_o_sub_129_OUT<4:0>> created at line 1066.
    Found 32x8-bit Read Only RAM for signal <msg_char>
    Found 32x6-bit Read Only RAM for signal <_n0676>
    Found 4x2-bit Read Only RAM for signal <_n0689>
    Found 5-bit 31-to-1 multiplexer for signal <m1_next_state> created at line 614.
    Found 1-bit tristate buffer for signal <data_out<31>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<30>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<29>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<28>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<27>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<26>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<25>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<24>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<23>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<22>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<21>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<20>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<19>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<18>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<17>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<16>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<15>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<14>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<13>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<12>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<11>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<10>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<9>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<8>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 458
    Found 8-bit comparator not equal for signal <n0119> created at line 939
    Found 8-bit comparator lessequal for signal <n0209> created at line 1089
    Found 8-bit comparator lessequal for signal <n0211> created at line 1089
    Found 8-bit comparator lessequal for signal <n0214> created at line 1090
    Found 8-bit comparator lessequal for signal <n0216> created at line 1090
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <m1_state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   4 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred 153 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred 121 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <rs232_syscon> synthesized.

Synthesizing Unit <auto_baud>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/auto_baud.v".
        CLOCK_FACTOR_PP = 8
        LOG2_MAX_COUNT_PP = 16
        m1_idle = 4'b0000
        m1_measure_0 = 4'b0001
        m1_measure_1 = 4'b0010
        m1_measure_2 = 4'b0011
        m1_measure_3 = 4'b0100
        m1_measure_4 = 4'b0101
        m1_verify_0 = 4'b1000
        m1_verify_1 = 4'b1001
        m1_run = 4'b0110
        m1_verify_failed = 4'b0111
    Found 16-bit register for signal <main_count>.
    Found 1-bit register for signal <character_miscompare>.
    Found 16-bit register for signal <measurement>.
    Found 4-bit register for signal <m1_state>.
    Found 4-bit register for signal <clock_count>.
    Found 9-bit register for signal <target_bits>.
    Found 4-bit adder for signal <clock_count[3]_GND_194_o_add_0_OUT> created at line 322.
    Found 16-bit adder for signal <main_count[15]_GND_194_o_add_8_OUT> created at line 363.
    Found 8x1-bit Read Only RAM for signal <clear_counters>
    Found 16x4-bit Read Only RAM for signal <_n0137>
    Found 16-bit comparator equal for signal <main_count_rollover> created at line 423
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <m1_state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <auto_baud> synthesized.

Synthesizing Unit <rs232tx>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/serial.v".
        START_BITS_PP = 1
        DATA_BITS_PP = 8
        STOP_BITS_PP = 1
        CLOCK_FACTOR_PP = 8
        TX_BIT_COUNT_BITS_PP = 4
        m1_idle = 0
        m1_waiting = 1
        m1_sending = 3
        m1_sending_last_bit = 2
    Found 4-bit register for signal <tx_bit_count_l>.
    Found 2-bit register for signal <m1_state>.
    Found 10-bit register for signal <q>.
    Found 4-bit register for signal <prescaler_count_l>.
    Found 4-bit adder for signal <prescaler_count_l[3]_GND_196_o_add_3_OUT> created at line 656.
    Found 4-bit adder for signal <tx_bit_count_l[3]_GND_196_o_add_11_OUT> created at line 668.
    Found 2-bit 4-to-1 multiplexer for signal <m1_next_state> created at line 690.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <m1_state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <rs232tx> synthesized.

Synthesizing Unit <rs232rx>.
    Related source file is "/home/lerwys/Repos/fmc-adc-hdl/hdl/modules/rs232_syscon/serial.v".
        START_BITS_PP = 1
        DATA_BITS_PP = 8
        STOP_BITS_PP = 1
        CLOCK_FACTOR_PP = 8
        m1_idle = 0
        m1_start = 1
        m1_shift = 3
        m1_over_run = 2
        m1_under_run = 4
        m1_all_low = 5
        m1_extra_1 = 6
        m1_extra_2 = 7
        m2_data_ready_flag = 1
        m2_data_ready_ack = 0
    Found 1-bit register for signal <m2_state>.
    Found 4-bit register for signal <intrabit_count_l>.
    Found 10-bit register for signal <q>.
    Found 8-bit register for signal <data>.
    Found 3-bit register for signal <m1_state>.
    Found finite state machine <FSM_8> for signal <m1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <intrabit_count_l[3]_GND_197_o_add_21_OUT> created at line 539.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rs232rx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x4-bit single-port Read Only RAM                    : 1
 32x6-bit single-port Read Only RAM                    : 1
 32x8-bit single-port RAM                              : 1
 32x8-bit single-port Read Only RAM                    : 1
 4x2-bit single-port Read Only RAM                     : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 62
 12-bit adder                                          : 6
 14-bit subtractor                                     : 4
 16-bit adder                                          : 2
 16-bit subtractor                                     : 10
 3-bit subtractor                                      : 4
 32-bit adder                                          : 1
 4-bit adder                                           : 6
 5-bit adder                                           : 3
 5-bit addsub                                          : 1
 8-bit adder                                           : 7
 8-bit subtractor                                      : 18
# Registers                                            : 2754
 1-bit register                                        : 2602
 10-bit register                                       : 2
 12-bit register                                       : 6
 14-bit register                                       : 4
 16-bit register                                       : 31
 17-bit register                                       : 8
 2-bit register                                        : 12
 3-bit register                                        : 12
 32-bit register                                       : 11
 4-bit register                                        : 11
 5-bit register                                        : 11
 8-bit register                                        : 41
 9-bit register                                        : 3
# Comparators                                          : 18
 12-bit comparator greater                             : 6
 12-bit comparator lessequal                           : 6
 16-bit comparator equal                               : 1
 8-bit comparator lessequal                            : 4
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 1458
 1-bit 128-to-1 multiplexer                            : 18
 1-bit 2-to-1 multiplexer                              : 1178
 1-bit 3-to-1 multiplexer                              : 8
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 6
 14-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 20
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 16
 32-bit 12-to-1 multiplexer                            : 6
 32-bit 2-to-1 multiplexer                             : 30
 4-bit 2-to-1 multiplexer                              : 41
 4-bit 6-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 32
 5-bit 31-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 74
 8-bit 8-to-1 multiplexer                              : 4
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 42
 1-bit tristate buffer                                 : 42
# FSMs                                                 : 9
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../platform/artix7/ip_cores/chipscope_icon_8_port.ngc>.
Reading core <../../platform/artix7/ip_cores/chipscope_ila_w16_trigger.ngc>.
Loading core <chipscope_icon_8_port> for timing and area information for instance <chipscope_icon_8_port_i>.
Loading core <chipscope_ila_w16_trigger> for timing and area information for instance <adc0_ila>.
Loading core <chipscope_ila_w16_trigger> for timing and area information for instance <adc1_ila>.
Loading core <chipscope_ila_w16_trigger> for timing and area information for instance <adc2_ila>.
Loading core <chipscope_ila_w16_trigger> for timing and area information for instance <adc3_ila>.
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
WARNING:Xst:1710 - FF/Latch <ack_sreg_8> (without init value) has a constant value of 0 in block <wb_fmc1_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_sreg_8> (without init value) has a constant value of 0 in block <wb_fmc2_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_7> (without init value) has a constant value of 0 in block <wb_fmc1_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_7> (without init value) has a constant value of 0 in block <wb_fmc2_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_6> (without init value) has a constant value of 0 in block <wb_fmc1_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_6> (without init value) has a constant value of 0 in block <wb_fmc2_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_5> (without init value) has a constant value of 0 in block <wb_fmc1_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_5> (without init value) has a constant value of 0 in block <wb_fmc2_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_4> (without init value) has a constant value of 0 in block <wb_fmc1_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_4> (without init value) has a constant value of 0 in block <wb_fmc2_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_3> (without init value) has a constant value of 0 in block <wb_fmc1_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_3> (without init value) has a constant value of 0 in block <wb_fmc2_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_2> (without init value) has a constant value of 0 in block <wb_fmc1_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_2> (without init value) has a constant value of 0 in block <wb_fmc2_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_1> (without init value) has a constant value of 0 in block <wb_fmc1_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_1> (without init value) has a constant value of 0 in block <wb_fmc2_250m_4ch_csr_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <ack_sreg<8:1>> (without init value) have a constant value of 0 in block <wb_fmc_250m_4ch_csr>.

Synthesizing (advanced) Unit <auto_baud>.
The following registers are absorbed into counter <clock_count>: 1 register on signal <clock_count>.
INFO:Xst:3231 - The small RAM <Mram__n0137> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <m1_state>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_clear_counters> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(m1_state<3:2>,m1_state<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <clear_counters> |          |
    -----------------------------------------------------------------------
Unit <auto_baud> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master_bit_ctrl>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <i2c_master_bit_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <rs232_syscon>.
The following registers are absorbed into counter <cmd_ptr>: 1 register on signal <cmd_ptr>.
The following registers are absorbed into counter <msg_offset>: 1 register on signal <msg_offset>.
The following registers are absorbed into counter <rd_digit_count>: 1 register on signal <rd_digit_count>.
The following registers are absorbed into counter <watchdog_timer_count>: 1 register on signal <watchdog_timer_count>.
The following registers are absorbed into counter <rd_field_count>: 1 register on signal <rd_field_count>.
The following registers are absorbed into counter <adr_offset>: 1 register on signal <adr_offset>.
INFO:Xst:3231 - The small RAM <Mram__n0676> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <m1_state>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cmd_buffer> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <cmd_ptr>       |          |
    |     diA            | connected to signal <rs232_rx_char> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0689> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <command>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_msg_char> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <msg_pointer>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <msg_char>      |          |
    -----------------------------------------------------------------------
Unit <rs232_syscon> synthesized (advanced).

Synthesizing (advanced) Unit <rs232rx>.
The following registers are absorbed into counter <intrabit_count_l>: 1 register on signal <intrabit_count_l>.
Unit <rs232rx> synthesized (advanced).

Synthesizing (advanced) Unit <rs232tx>.
The following registers are absorbed into counter <tx_bit_count_l>: 1 register on signal <tx_bit_count_l>.
The following registers are absorbed into counter <prescaler_count_l>: 1 register on signal <prescaler_count_l>.
Unit <rs232tx> synthesized (advanced).

Synthesizing (advanced) Unit <spi_bidir_clgen>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <spi_bidir_clgen> synthesized (advanced).

Synthesizing (advanced) Unit <spi_bidir_shift>.
The following registers are absorbed into counter <send_bit_cnt>: 1 register on signal <send_bit_cnt>.
Unit <spi_bidir_shift> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x4-bit single-port distributed Read Only RAM        : 1
 32x6-bit single-port distributed Read Only RAM        : 1
 32x8-bit single-port distributed RAM                  : 1
 32x8-bit single-port distributed Read Only RAM        : 1
 4x2-bit single-port distributed Read Only RAM         : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 36
 14-bit subtractor                                     : 4
 16-bit adder                                          : 1
 3-bit subtractor                                      : 4
 32-bit adder                                          : 1
 5-bit adder                                           : 2
 7-bit subtractor                                      : 12
 8-bit adder                                           : 6
 8-bit subtractor                                      : 6
# Counters                                             : 26
 12-bit up counter                                     : 6
 16-bit down counter                                   : 10
 16-bit up counter                                     : 1
 4-bit up counter                                      : 6
 5-bit up counter                                      : 1
 5-bit updown counter                                  : 1
 8-bit up counter                                      : 1
# Registers                                            : 3942
 Flip-Flops                                            : 3942
# Comparators                                          : 18
 12-bit comparator greater                             : 6
 12-bit comparator lessequal                           : 6
 16-bit comparator equal                               : 1
 8-bit comparator lessequal                            : 4
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 2019
 1-bit 12-to-1 multiplexer                             : 192
 1-bit 128-to-1 multiplexer                            : 18
 1-bit 2-to-1 multiplexer                              : 1559
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 32
 10-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 10
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 16
 32-bit 2-to-1 multiplexer                             : 19
 4-bit 2-to-1 multiplexer                              : 38
 4-bit 6-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 32
 5-bit 31-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 70
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 9
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_rs232_syscon_top_1_0/i_rs232_syscon/rs232_rx_block/FSM_8> on signal <m1_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 100   | 010
 011   | 011
 010   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <wb_fmc1_i2c_master_i_si571/byte_ctrl/FSM_0> on signal <c_state[1:3]> with user encoding.
Optimizing FSM <wb_fmc1_i2c_master_i_eeprom/byte_ctrl/FSM_0> on signal <c_state[1:3]> with user encoding.
Optimizing FSM <wb_fmc2_i2c_master_i_si571/byte_ctrl/FSM_0> on signal <c_state[1:3]> with user encoding.
Optimizing FSM <wb_fmc2_i2c_master_i_eeprom/byte_ctrl/FSM_0> on signal <c_state[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 st_idle  | 000
 st_start | 001
 st_read  | 010
 st_write | 011
 st_ack   | 100
 st_stop  | 101
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <wb_fmc1_i2c_master_i_si571/byte_ctrl/bit_ctrl/FSM_1> on signal <c_state[1:5]> with user encoding.
Optimizing FSM <wb_fmc1_i2c_master_i_eeprom/byte_ctrl/bit_ctrl/FSM_1> on signal <c_state[1:5]> with user encoding.
Optimizing FSM <wb_fmc2_i2c_master_i_si571/byte_ctrl/bit_ctrl/FSM_1> on signal <c_state[1:5]> with user encoding.
Optimizing FSM <wb_fmc2_i2c_master_i_eeprom/byte_ctrl/bit_ctrl/FSM_1> on signal <c_state[1:5]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00000
 start_a | 00001
 start_b | 00010
 start_c | 00011
 start_d | 00100
 start_e | 00101
 stop_a  | 00110
 stop_b  | 00111
 stop_c  | 01000
 stop_d  | 01001
 rd_a    | 01010
 rd_b    | 01011
 rd_c    | 01100
 rd_d    | 01101
 wr_a    | 01110
 wr_b    | 01111
 wr_c    | 10000
 wr_d    | 10001
---------------------
WARNING:Xst:1710 - FF/Latch <target_bits_8> (without init value) has a constant value of 0 in block <auto_baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_9> (without init value) has a constant value of 0 in block <rs232tx>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance [0].IDDR_inst in unit islaInterface_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [1].IDDR_inst in unit islaInterface_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [2].IDDR_inst in unit islaInterface_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [3].IDDR_inst in unit islaInterface_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [4].IDDR_inst in unit islaInterface_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [5].IDDR_inst in unit islaInterface_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [6].IDDR_inst in unit islaInterface_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [7].IDDR_inst in unit islaInterface_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [0].IDDR_inst in unit islaInterface_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [1].IDDR_inst in unit islaInterface_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [2].IDDR_inst in unit islaInterface_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [3].IDDR_inst in unit islaInterface_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [4].IDDR_inst in unit islaInterface_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [5].IDDR_inst in unit islaInterface_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [6].IDDR_inst in unit islaInterface_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [7].IDDR_inst in unit islaInterface_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [0].IDDR_inst in unit islaInterface_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [1].IDDR_inst in unit islaInterface_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [2].IDDR_inst in unit islaInterface_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [3].IDDR_inst in unit islaInterface_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [4].IDDR_inst in unit islaInterface_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [5].IDDR_inst in unit islaInterface_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [6].IDDR_inst in unit islaInterface_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [7].IDDR_inst in unit islaInterface_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [0].IDDR_inst in unit islaInterface_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [1].IDDR_inst in unit islaInterface_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [2].IDDR_inst in unit islaInterface_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [3].IDDR_inst in unit islaInterface_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [4].IDDR_inst in unit islaInterface_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [5].IDDR_inst in unit islaInterface_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [6].IDDR_inst in unit islaInterface_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance [7].IDDR_inst in unit islaInterface_4 of type IDDR has been replaced by IDDR_2CLK
WARNING:Xst:2042 - Unit artix7_amc_fmc_adc_250m_4ch: 4 internal tristates are replaced by logic (pull-up yes): fmc1_eeprom_scl_pad, fmc1_eeprom_sda_pad, fmc2_eeprom_scl_pad, fmc2_eeprom_sda_pad.
WARNING:Xst:2042 - Unit rs232_syscon: 32 internal tristates are replaced by logic (pull-up yes): data_out<0>, data_out<10>, data_out<11>, data_out<12>, data_out<13>, data_out<14>, data_out<15>, data_out<16>, data_out<17>, data_out<18>, data_out<19>, data_out<1>, data_out<20>, data_out<21>, data_out<22>, data_out<23>, data_out<24>, data_out<25>, data_out<26>, data_out<27>, data_out<28>, data_out<29>, data_out<2>, data_out<30>, data_out<31>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>, data_out<8>, data_out<9>.

Optimizing unit <fmc_adc_250m_4ch> ...

Optimizing unit <artix7_amc_fmc_adc_250m_4ch> ...

Optimizing unit <islaInterface_1> ...

Optimizing unit <islaInterface_2> ...

Optimizing unit <islaInterface_3> ...

Optimizing unit <islaInterface_4> ...

Optimizing unit <spi_bidir_top> ...

Optimizing unit <spi_bidir_shift> ...

Optimizing unit <spi_bidir_clgen> ...

Optimizing unit <wb_fmc_250m_4ch_csr> ...

Optimizing unit <rs232_syscon> ...

Optimizing unit <auto_baud> ...
WARNING:Xst:1710 - FF/Latch <clock_count_3> (without init value) has a constant value of 0 in block <auto_baud>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <rs232tx> ...

Optimizing unit <rs232rx> ...
WARNING:Xst:1710 - FF/Latch <intrabit_count_l_3> (without init value) has a constant value of 0 in block <rs232rx>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <i2c_master_top> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <i2c_master_bit_ctrl> ...
WARNING:Xst:1710 - FF/Latch <wb_fmc2_250m_4ch_csr_i/rddata_reg_31> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_250m_4ch_csr_i/rddata_reg_30> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_250m_4ch_csr_i/rddata_reg_29> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_250m_4ch_csr_i/rddata_reg_28> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_250m_4ch_csr_i/rddata_reg_31> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_250m_4ch_csr_i/rddata_reg_30> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_250m_4ch_csr_i/rddata_reg_29> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_250m_4ch_csr_i/rddata_reg_28> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/wb_int_o> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/wb_int_o> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/wb_int_o> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/wb_int_o> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/wb_int_o> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/wb_int_o> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_11> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_10> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_9> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_8> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_7> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_6> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_5> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_4> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_3> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_2> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_1> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_0> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/mosi_out_en> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_11> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_10> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_9> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_8> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_7> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_6> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_5> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_4> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_3> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_2> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_1> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_0> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/mosi_out_en> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_11> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_10> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_9> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_8> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_7> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_6> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_5> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_4> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_3> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_2> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_1> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_0> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/mosi_out_en> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_11> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_10> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_9> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_8> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_7> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_6> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_5> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_4> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_3> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_2> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_1> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/send_bit_cnt_0> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/mosi_out_en> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_11> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_10> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_9> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_8> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_7> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_6> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_5> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_4> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_3> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_2> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_1> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/send_bit_cnt_0> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/mosi_out_en> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_11> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_10> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_9> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_8> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_7> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_6> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_5> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_4> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_3> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_2> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_1> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/send_bit_cnt_0> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/mosi_out_en> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_i2c_master_i_eeprom/wb_inta_o> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc2_i2c_master_i_si571/wb_inta_o> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_i2c_master_i_eeprom/wb_inta_o> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:2677 - Node <wb_fmc1_i2c_master_i_si571/wb_inta_o> of sequential type is unconnected in block <artix7_amc_fmc_adc_250m_4ch>.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_121> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_122> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_123> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_124> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_125> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_126> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_127> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_0> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_1> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_2> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_3> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_4> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_5> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_6> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_7> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_8> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_9> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_10> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_11> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_12> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_14> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_15> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_13> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_16> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_97> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_99> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_100> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_98> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_101> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_102> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_103> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_104> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_105> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_106> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_107> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_108> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_109> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_110> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_111> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_112> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_113> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_114> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_116> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_117> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_115> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_118> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_119> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_120> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_41> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_42> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_43> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_44> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_45> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_46> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_48> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_49> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_47> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_50> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_51> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_52> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_53> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_54> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_55> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_56> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_57> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_58> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_59> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_60> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_61> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_62> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_63> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_65> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_17> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_18> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_19> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_20> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_21> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_22> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_23> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_24> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_25> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_26> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_27> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_28> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_29> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_31> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_32> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_30> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_33> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_34> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_35> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_36> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_37> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_38> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_39> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_40> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_25> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_26> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_27> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_28> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_29> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_31> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_32> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_30> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_33> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_34> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_35> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_36> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_37> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_38> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_39> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_40> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_41> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_42> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_43> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_44> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_45> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_46> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_48> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_49> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_1> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_2> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_3> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_4> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_5> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_6> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_7> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_8> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_9> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_10> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_11> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_12> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_14> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_15> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_13> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_16> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_17> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_18> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_19> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_20> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_21> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_22> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_23> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_24> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_73> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_74> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_75> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_76> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_77> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_78> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_79> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_80> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_82> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_83> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_81> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_84> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_85> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_86> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_87> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_88> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_89> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_90> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_91> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_92> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_93> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_94> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_95> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_96> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_47> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_50> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_51> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_52> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_53> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_54> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_55> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_56> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_57> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_58> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_59> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_60> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_61> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_62> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_63> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_65> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_66> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_64> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_67> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_68> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_69> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_70> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_71> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_72> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_58> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_59> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_60> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_61> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_62> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_63> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_65> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_66> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_64> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_67> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_68> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_69> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_70> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_71> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_72> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_73> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_74> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_75> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_76> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_77> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_78> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_79> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_80> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_82> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_34> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_35> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_36> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_37> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_38> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_39> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_40> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_41> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_42> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_43> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_44> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_45> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_46> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_48> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_49> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_47> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_50> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_51> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_52> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_53> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_54> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_55> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_56> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_57> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_106> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_107> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_108> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_109> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_110> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_111> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_112> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_113> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_114> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_116> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_117> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_115> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_118> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_119> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_120> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_121> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_122> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_123> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_124> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_125> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_126> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_rs232_syscon_top_1_0/i_rs232_syscon/rd_digit_count_3> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_rs232_syscon_top_1_0/i_rs232_syscon/rd_field_count_3> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_rs232_syscon_top_1_0/i_rs232_syscon/rs232_tx_block/prescaler_count_l_3> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_83> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_81> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_84> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_85> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_86> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_87> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_88> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_89> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_90> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_91> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_92> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_93> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_94> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_95> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_96> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_97> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_99> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_100> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_98> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_101> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_102> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_103> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_104> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_105> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_89> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_90> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_91> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_92> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_93> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_94> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_95> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_96> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_97> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_99> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_100> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_98> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_101> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_102> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_103> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_104> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_105> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_106> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_107> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_108> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_109> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_110> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_111> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_112> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_66> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_64> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_67> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_68> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_69> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_70> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_71> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_72> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_73> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_74> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_75> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_76> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_77> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_78> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_79> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_80> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_82> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_83> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_81> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_84> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_85> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_86> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_87> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_88> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_10> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_11> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_12> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_14> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_15> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_13> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_16> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_17> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_18> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_19> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_20> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_21> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_22> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_23> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_24> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_25> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_26> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_27> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_28> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_29> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_31> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_32> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_30> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_33> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_113> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_114> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_116> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_117> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_115> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_118> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_119> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_120> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_121> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_122> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_123> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_124> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_125> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_126> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_127> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_0> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_1> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_2> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_3> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_4> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_5> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_6> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_7> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_8> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_9> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_120> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_121> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_122> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_123> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_124> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_125> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_126> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_127> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_0> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_1> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_2> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_3> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_4> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_5> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_6> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_7> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_8> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_9> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_10> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_11> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_12> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_14> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_15> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_13> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_96> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_97> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_99> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_100> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_98> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_101> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_102> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_103> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_104> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_105> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_106> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_107> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_108> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_109> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_110> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_111> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_112> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_113> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_114> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_116> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_117> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_115> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_118> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_119> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_40> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_41> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_42> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_43> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_44> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_45> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_46> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_48> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_49> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_47> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_50> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_51> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_52> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_53> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_54> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_55> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_56> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_57> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_58> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_59> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_60> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_61> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_62> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_63> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_16> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_17> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_18> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_19> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_20> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_21> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_22> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_23> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_24> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_25> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_26> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_27> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_28> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_29> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_31> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_32> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_30> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_33> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_34> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_35> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_36> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_37> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_38> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_39> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_23> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_24> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_25> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_26> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_27> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_28> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_29> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_31> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_32> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_30> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_33> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_34> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_35> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_36> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_37> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_38> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_39> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_40> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_41> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_42> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_43> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_44> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_45> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_46> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_127> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_0> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_1> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_2> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_3> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_4> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_5> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_6> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_7> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_8> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_9> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_10> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_11> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_12> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_14> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_15> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_13> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_16> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_17> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_18> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_19> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_20> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_21> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_22> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_72> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_73> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_74> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_75> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_76> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_77> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_78> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_79> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_80> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_82> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_83> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_81> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_84> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_85> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_86> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_87> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_88> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_89> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_90> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_91> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_92> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_93> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_94> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_95> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_48> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_49> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_47> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_50> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_51> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_52> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_53> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_54> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_55> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_56> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_57> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_58> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_59> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_60> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_61> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_62> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_63> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_65> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_66> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_64> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_67> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_68> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_69> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_70> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_71> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_57> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_58> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_59> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_60> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_61> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_62> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_63> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_65> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_66> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_64> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_67> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_68> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_69> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_70> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_71> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_72> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_73> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_74> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_75> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_76> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_77> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_78> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_79> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_80> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_33> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_34> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_35> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_36> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_37> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_38> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_39> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_40> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_41> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_42> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_43> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_44> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_45> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_46> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_48> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_49> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_47> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_50> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_51> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_52> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_53> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_54> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_55> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_56> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_105> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_106> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_107> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_108> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_109> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_110> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_111> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_112> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_113> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_114> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_116> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_117> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_115> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_118> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_119> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_120> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_121> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_122> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_123> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_124> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_125> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_126> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_127> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/shift/data_mosi_0> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_82> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_83> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_81> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_84> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_85> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_86> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_87> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_88> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_89> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_90> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_91> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_92> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_93> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_94> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_95> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_96> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_97> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_99> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_100> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_98> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_101> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_102> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_103> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_104> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_88> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_89> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_90> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_91> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_92> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_93> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_94> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_95> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_96> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_97> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_99> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_100> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_98> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_101> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_102> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_103> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_104> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_105> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_106> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_107> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_108> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_109> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_110> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_111> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_65> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_66> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_64> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_67> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_68> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_69> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_70> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_71> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_72> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_73> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_74> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_75> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_76> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_77> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_78> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_79> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_80> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_82> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_83> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_81> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_84> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_85> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_86> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_87> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_9> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_10> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_11> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_12> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_14> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_15> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_13> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_16> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_17> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_18> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_19> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_20> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_21> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_22> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_23> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_24> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_25> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_26> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_27> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_28> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_29> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_31> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_32> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_30> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_112> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_113> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_114> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_116> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_117> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_115> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_118> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_119> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_120> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_121> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_122> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_123> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_124> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_125> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/shift/data_mosi_126> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_127> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_0> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_1> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_2> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_3> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_4> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_5> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_6> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_7> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/shift/data_mosi_8> (without init value) has a constant value of 0 in block <artix7_amc_fmc_adc_250m_4ch>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <wb_fmc1_250m_4ch_csr_i/ack_in_progress> in Unit <artix7_amc_fmc_adc_250m_4ch> is equivalent to the following FF/Latch, which will be removed : <wb_fmc1_250m_4ch_csr_i/ack_sreg> 
INFO:Xst:2261 - The FF/Latch <wb_fmc2_250m_4ch_csr_i/ack_in_progress> in Unit <artix7_amc_fmc_adc_250m_4ch> is equivalent to the following FF/Latch, which will be removed : <wb_fmc2_250m_4ch_csr_i/ack_sreg> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block artix7_amc_fmc_adc_250m_4ch, actual ratio is 6.
FlipFlop wb_fmc1_spi_bidir_i_ad9510/Wrapped_SPI/ctrl_11 has been replicated 1 time(s)
FlipFlop wb_fmc1_spi_bidir_i_amc7823/Wrapped_SPI/ctrl_11 has been replicated 1 time(s)
FlipFlop wb_fmc1_spi_bidir_i_isla/Wrapped_SPI/ctrl_11 has been replicated 1 time(s)
FlipFlop wb_fmc2_spi_bidir_i_ad9510/Wrapped_SPI/ctrl_11 has been replicated 1 time(s)
FlipFlop wb_fmc2_spi_bidir_i_amc7823/Wrapped_SPI/ctrl_11 has been replicated 1 time(s)
FlipFlop wb_fmc2_spi_bidir_i_isla/Wrapped_SPI/ctrl_11 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3400
 Flip-Flops                                            : 3400

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                 | Clock buffer(FF name)                                                                                                                                                                                                                                                                                                                                         | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fmc2_adc2_clk_p                                                                                                                                                                              | IBUFGDS+BUFG                                                                                                                                                                                                                                                                                                                                                  | 245   |
fmc2_adc1_clk_p                                                                                                                                                                              | IBUFGDS+BUFG                                                                                                                                                                                                                                                                                                                                                  | 245   |
fmc2_adc3_clk_p                                                                                                                                                                              | IBUFGDS+BUFG                                                                                                                                                                                                                                                                                                                                                  | 245   |
fmc2_adc0_clk_p                                                                                                                                                                              | IBUFGDS+BUFG                                                                                                                                                                                                                                                                                                                                                  | 245   |
fmc1_adc2_clk_p                                                                                                                                                                              | IBUFGDS+BUFG                                                                                                                                                                                                                                                                                                                                                  | 245   |
fmc1_adc1_clk_p                                                                                                                                                                              | IBUFGDS+BUFG                                                                                                                                                                                                                                                                                                                                                  | 245   |
fmc1_adc3_clk_p                                                                                                                                                                              | IBUFGDS+BUFG                                                                                                                                                                                                                                                                                                                                                  | 245   |
fmc1_adc0_clk_p                                                                                                                                                                              | IBUFGDS+BUFG                                                                                                                                                                                                                                                                                                                                                  | 245   |
wb_clk_i/clkout0                                                                                                                                                                             | BUFG                                                                                                                                                                                                                                                                                                                                                          | 3280  |
chipscope_icon_8_port_i/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                               | BUFG                                                                                                                                                                                                                                                                                                                                                          | 979   |
chipscope_icon_8_port_i/U0/iUPDATE_OUT                                                                                                                                                       | NONE(chipscope_icon_8_port_i/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                                                                                                                                                                           | 1     |
chipscope_icon_8_port_i/CONTROL3<13>(chipscope_icon_8_port_i/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE:O)                                                                                 | NONE(*)(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                                                                                                                                                      | 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 1     |
chipscope_icon_8_port_i/CONTROL2<13>(chipscope_icon_8_port_i/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE:O)                                                                                 | NONE(*)(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                                                                                                                                                      | 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 1     |
chipscope_icon_8_port_i/CONTROL1<13>(chipscope_icon_8_port_i/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                                                                                 | NONE(*)(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                                                                                                                                                      | 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 1     |
chipscope_icon_8_port_i/CONTROL0<13>(chipscope_icon_8_port_i/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                 | NONE(*)(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                                                                                                                                                      | 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0 | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 1     |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0| NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 1     |
chipscope_icon_8_port_i/CONTROL7<13>(chipscope_icon_8_port_i/U0/U_ICON/U_CTRL_OUT/F_NCP[7].F_CMD[9].U_LCE:O)                                                                                 | NONE(*)(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                                                                                                                                                      | 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 1     |
chipscope_icon_8_port_i/CONTROL6<13>(chipscope_icon_8_port_i/U0/U_ICON/U_CTRL_OUT/F_NCP[6].F_CMD[9].U_LCE:O)                                                                                 | NONE(*)(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                                                                                                                                                      | 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 1     |
chipscope_icon_8_port_i/CONTROL5<13>(chipscope_icon_8_port_i/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE:O)                                                                                 | NONE(*)(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                                                                                                                                                      | 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 1     |
chipscope_icon_8_port_i/CONTROL4<13>(chipscope_icon_8_port_i/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE:O)                                                                                 | NONE(*)(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                                                                                                                                                      | 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0 | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 1     |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0| NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
FindSrcOfAsyncThruGates : 100 (1)
FindSrcOfAsyncThruGates : 200 (1)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                      | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                               | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 186   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 186   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_GND:G) | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 108   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 108   |
fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(fmc1_adc_250m_4ch_i/adc0_ila/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(fmc1_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 102   |
fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(fmc1_adc_250m_4ch_i/adc1_ila/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(fmc1_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 102   |
fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(fmc1_adc_250m_4ch_i/adc2_ila/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(fmc1_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 102   |
fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(fmc1_adc_250m_4ch_i/adc3_ila/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(fmc1_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 102   |
fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(fmc2_adc_250m_4ch_i/adc0_ila/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(fmc2_adc_250m_4ch_i/adc0_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 102   |
fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(fmc2_adc_250m_4ch_i/adc1_ila/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(fmc2_adc_250m_4ch_i/adc1_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 102   |
fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(fmc2_adc_250m_4ch_i/adc2_ila/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(fmc2_adc_250m_4ch_i/adc2_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 102   |
fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(fmc2_adc_250m_4ch_i/adc3_ila/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(fmc2_adc_250m_4ch_i/adc3_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 102   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.319ns (Maximum Frequency: 188.022MHz)
   Minimum input arrival time before clock: 4.682ns
   Maximum output required time after clock: 2.321ns
   Maximum combinational path delay: 0.802ns

=========================================================================

Process "Synthesize - XST" completed successfully

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -sd ../../platform/artix7/ip_cores -nt timestamp -uc /home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.ucf -p xc7a200t-ffg1156-2 artix7_amc_fmc_adc_250m_4ch.ngc artix7_amc_fmc_adc_250m_4ch.ngd

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -dd _ngo -sd ../../platform/artix7/ip_cores -nt timestamp -uc
/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.u
cf -p xc7a200t-ffg1156-2 artix7_amc_fmc_adc_250m_4ch.ngc
artix7_amc_fmc_adc_250m_4ch.ngd

Reading NGO file
"/home/lerwys/Repos/fmc-adc-hdl/hdl/syn/fmc250m_afc/artix7_amc_fmc_adc_250m_4ch.
ngc" ...
Loading design module
"../../platform/artix7/ip_cores/chipscope_icon_8_port.ngc"...
Loading design module
"../../platform/artix7/ip_cores/chipscope_ila_w16_trigger.ngc"...
Applying constraints in
"../../platform/artix7/ip_cores/chipscope_icon_8_port.ncf" to module
"chipscope_icon_8_port_i"...
Checking Constraint Associations...
Applying constraints in
"../../platform/artix7/ip_cores/chipscope_ila_w16_trigger.ncf" to module
"fmc1_adc_250m_4ch_i/adc3_ila"...
Checking Constraint Associations...
Applying constraints in
"../../platform/artix7/ip_cores/chipscope_ila_w16_trigger.ncf" to module
"fmc1_adc_250m_4ch_i/adc2_ila"...
Checking Constraint Associations...
Applying constraints in
"../../platform/artix7/ip_cores/chipscope_ila_w16_trigger.ncf" to module
"fmc1_adc_250m_4ch_i/adc1_ila"...
Checking Constraint Associations...
Applying constraints in
"../../platform/artix7/ip_cores/chipscope_ila_w16_trigger.ncf" to module
"fmc1_adc_250m_4ch_i/adc0_ila"...
Checking Constraint Associations...
Applying constraints in
"../../platform/artix7/ip_cores/chipscope_ila_w16_trigger.ncf" to module
"fmc2_adc_250m_4ch_i/adc3_ila"...
Checking Constraint Associations...
Applying constraints in
"../../platform/artix7/ip_cores/chipscope_ila_w16_trigger.ncf" to module
"fmc2_adc_250m_4ch_i/adc2_ila"...
Checking Constraint Associations...
Applying constraints in
"../../platform/artix7/ip_cores/chipscope_ila_w16_trigger.ncf" to module
"fmc2_adc_250m_4ch_i/adc1_ila"...
Checking Constraint Associations...
Applying constraints in
"../../platform/artix7/ip_cores/chipscope_ila_w16_trigger.ncf" to module
"fmc2_adc_250m_4ch_i/adc0_ila"...
Checking Constraint Associations...
	/artix7_amc_fmc_adc_250m_4ch/fmc1_adc_250m_4ch_i/adc3_ila
	/artix7_amc_fmc_adc_250m_4ch/fmc1_adc_250m_4ch_i/adc2_ila
	/artix7_amc_fmc_adc_250m_4ch/fmc1_adc_250m_4ch_i/adc1_ila
	/artix7_amc_fmc_adc_250m_4ch/fmc1_adc_250m_4ch_i/adc0_ila
	/artix7_amc_fmc_adc_250m_4ch/fmc2_adc_250m_4ch_i/adc3_ila
	/artix7_amc_fmc_adc_250m_4ch/fmc2_adc_250m_4ch_i/adc2_ila
	/artix7_amc_fmc_adc_250m_4ch/fmc2_adc_250m_4ch_i/adc1_ila
	/artix7_amc_fmc_adc_250m_4ch/fmc2_adc_250m_4ch_i/adc0_ila

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"/home/lerwys/Repos/fmc-adc-hdl/hdl/top/afc/fmc250m/artix7_amc_fmc_adc_250m_4ch.
ucf" ...
Resolving constraint associations...
Checking Constraint Associations...


Done...

WARNING:NgdBuild:1440 - User specified non-default attribute value (5) was
   detected for the CLKIN1_PERIOD attribute on MMCM "wb_clk_i/mmcm_adv_inst". 
   This does not match the PERIOD constraint value (125 MHz.).  The uncertainty
   calculation will use the PERIOD constraint value.  This could result in
   incorrect uncertainty calculated for MMCM output clocks.
Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "artix7_amc_fmc_adc_250m_4ch.ngd" ...
Total REAL time to NGDBUILD completion:  54 sec
Total CPU time to NGDBUILD completion:   53 sec

Writing NGDBUILD log file "artix7_amc_fmc_adc_250m_4ch.bld"...

NGDBUILD done.

Process "Translate" completed successfully

Started : "Map".
Running map...
Command Line: map -intstyle ise -p xc7a200t-ffg1156-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt 2 -ir off -pr off -lc off -power off -o artix7_amc_fmc_adc_250m_4ch_map.ncd artix7_amc_fmc_adc_250m_4ch.ngd artix7_amc_fmc_adc_250m_4ch.pcf
Using target part "7a200tffg1156-2".
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a200t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Running directed packing...
WARNING:Pack:1185 - One or more I/O components have an illegal combination of
   property values.  For each occurrence, the system will choose sensible
   defaults.  To view each occurrence, create a detailed map report (run map
   using the -detail option).
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:2768 - At least one timing constraint is impossible to meet because component switching limit violations have been detected for
   a constrained component. A timing constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the
   Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to evaluate the component switching limit violations in
   more detail. Evaluate the datasheet for alternative configurations for the component that could allow the frequencies requested in the
   constraint. Otherwise, the timing constraint covering this component might need to be modified to satisfy the component switching limits
   specified in the datasheet.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_wb_clk_i_clkout1 = PERIOD TIMEGRP "wb_ | MINPERIOD   |     4.774ns|     3.226ns|       0|           0
  clk_i_clkout1" TS_sys_clk_i_p HIGH 50% IN | MAXPERIOD   |    -2.737ns|            |       8|       21896
  PUT_JITTER 0.05 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc0_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc1_adc0 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "RISING"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc0_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc1_adc0 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "FALLING"                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc1_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc1_adc1 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "RISING"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc1_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc1_adc1 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "FALLING"                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc2_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc1_adc2 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "RISING"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc2_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc1_adc2 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "FALLING"                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc3_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc1_adc3 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "RISING"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc3_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc1_adc3 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "FALLING"                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc0_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc2_adc0 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "RISING"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc0_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc2_adc0 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "FALLING"                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc1_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc2_adc1 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "RISING"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc1_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc2_adc1 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "FALLING"                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc2_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc2_adc2 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "RISING"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc2_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc2_adc2 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "FALLING"                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc3_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc2_adc3 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "RISING"                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc3_data" OFFSET = IN -0.1 | SETUP       |    -1.318ns|     1.168ns|       8|       10544
  5 ns VALID 1.85 ns BEFORE COMP "fmc2_adc3 | HOLD        |     2.055ns|            |       0|           0
  _clk_p" "FALLING"                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_wb_clk_i_clkout0 = PERIOD TIMEGRP "wb_ | SETUP       |    13.493ns|     2.507ns|       0|           0
  clk_i_clkout0" TS_sys_clk_i_p * 0.5 HIGH  | HOLD        |    -0.288ns|            |     364|       60161
  50% INPUT_JITTER 0.05 ns                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    26.513ns|     3.487ns|       0|           0
  IGH 50%                                   | HOLD        |    -0.044ns|            |       8|         352
----------------------------------------------------------------------------------------------------------
* TS_fmc2_adc3_clk_p = PERIOD TIMEGRP "fmc2 | SETUP       |     1.312ns|     1.381ns|       0|           0
  _adc3_clk_p" 250 MHz HIGH 50% INPUT_JITTE | HOLD        |    -0.014ns|            |       2|          28
  R 0.03 ns                                 | MINPERIOD   |     1.831ns|     2.169ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_fmc2_adc2_clk_p = PERIOD TIMEGRP "fmc2 | SETUP       |     1.312ns|     1.381ns|       0|           0
  _adc2_clk_p" 250 MHz HIGH 50% INPUT_JITTE | HOLD        |    -0.014ns|            |       2|          28
  R 0.03 ns                                 | MINPERIOD   |     1.831ns|     2.169ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_fmc2_adc1_clk_p = PERIOD TIMEGRP "fmc2 | SETUP       |     1.312ns|     1.381ns|       0|           0
  _adc1_clk_p" 250 MHz HIGH 50% INPUT_JITTE | HOLD        |    -0.014ns|            |       2|          28
  R 0.03 ns                                 | MINPERIOD   |     1.831ns|     2.169ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_fmc2_adc0_clk_p = PERIOD TIMEGRP "fmc2 | SETUP       |     1.312ns|     1.381ns|       0|           0
  _adc0_clk_p" 250 MHz HIGH 50% INPUT_JITTE | HOLD        |    -0.014ns|            |       2|          28
  R 0.03 ns                                 | MINPERIOD   |     1.831ns|     2.169ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_fmc1_adc3_clk_p = PERIOD TIMEGRP "fmc1 | SETUP       |     1.312ns|     1.381ns|       0|           0
  _adc3_clk_p" 250 MHz HIGH 50% INPUT_JITTE | HOLD        |    -0.014ns|            |       2|          28
  R 0.03 ns                                 | MINPERIOD   |     1.831ns|     2.169ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_fmc1_adc2_clk_p = PERIOD TIMEGRP "fmc1 | SETUP       |     1.312ns|     1.381ns|       0|           0
  _adc2_clk_p" 250 MHz HIGH 50% INPUT_JITTE | HOLD        |    -0.014ns|            |       2|          28
  R 0.03 ns                                 | MINPERIOD   |     1.831ns|     2.169ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_fmc1_adc1_clk_p = PERIOD TIMEGRP "fmc1 | SETUP       |     1.312ns|     1.381ns|       0|           0
  _adc1_clk_p" 250 MHz HIGH 50% INPUT_JITTE | HOLD        |    -0.014ns|            |       2|          28
  R 0.03 ns                                 | MINPERIOD   |     1.831ns|     2.169ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_fmc1_adc0_clk_p = PERIOD TIMEGRP "fmc1 | SETUP       |     1.312ns|     1.381ns|       0|           0
  _adc0_clk_p" 250 MHz HIGH 50% INPUT_JITTE | HOLD        |    -0.014ns|            |       2|          28
  R 0.03 ns                                 | MINPERIOD   |     1.831ns|     2.169ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_i_p = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     3.999ns|     4.000ns|       0|           0
  i_p" 125 MHz HIGH 50% INPUT_JITTER 0.05 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.129ns|     0.871ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.169ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.514ns|     0.486ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.094ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     1.050ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     1.962ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_path" TIG               | SETUP       |         N/A|     1.366ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_path" TIG               | SETUP       |         N/A|     0.891ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_i_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_sys_clk_i_p                 |      8.000ns|      4.000ns|      3.226ns|            0|          372|            0|   
  2775170|
| TS_wb_clk_i_clkout1           |      8.000ns|      3.226ns|          N/A|            8|            0|            0|   
        0|
| TS_wb_clk_i_clkout0           |     16.000ns|      2.507ns|          N/A|          364|            0|      2775170|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

27 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 55 secs 
Total CPU  time at the beginning of Placer: 51 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a6e2fdf5) REAL time: 1 mins 5 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a6e2fdf5) REAL time: 1 mins 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9bac5bef) REAL time: 1 mins 6 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:3fe301fb) REAL time: 1 mins 17 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:3fe301fb) REAL time: 1 mins 17 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:3fe301fb) REAL time: 1 mins 18 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:3fe301fb) REAL time: 1 mins 18 secs 

Phase 8.8  Global Placement
........................................
..............................
.....................................
...............................................................................................................................................................................
......................................................................................................................
Phase 8.8  Global Placement (Checksum:2709e06d) REAL time: 1 mins 58 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:2709e06d) REAL time: 1 mins 59 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:8f1a0b03) REAL time: 2 mins 18 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8f1a0b03) REAL time: 2 mins 18 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:8f1a0b03) REAL time: 2 mins 18 secs 

Total REAL time to Placer completion: 2 mins 19 secs 
Total CPU  time to Placer completion: 2 mins 18 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:
  Number of Slice Registers:                 5,484 out of 259,600    2%
    Number used as Flip Flops:               5,476
    Number used as Latches:                      8
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      7,511 out of 129,800    5%
    Number used as logic:                    6,936 out of 129,800    5%
      Number using O6 output only:           5,787
      Number using O5 output only:             516
      Number using O5 and O6:                  633
      Number used as ROM:                        0
    Number used as Memory:                     460 out of  45,000    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            4
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           456
        Number using O6 output only:           448
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:    115
      Number with same-slice register load:     70
      Number with same-slice carry load:        45
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,455 out of  32,450   10%
  Number of LUT Flip Flop pairs used:        8,759
    Number with an unused Flip Flop:         3,460 out of   8,759   39%
    Number with an unused LUT:               1,248 out of   8,759   14%
    Number of fully used LUT-FF pairs:       4,051 out of   8,759   46%
    Number of unique control sets:             443
    Number of slice register sites lost
      to control set restrictions:           1,940 out of 259,600    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       214 out of     500   42%
    Number of LOCed IOBs:                      214 out of     214  100%
    IOB Flip Flops:                             64
    IOB Master Pads:                             2
    IOB Slave Pads:                              2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                136 out of     365   37%
    Number using RAMB36E1 only:                136
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     730    0%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:       64 out of     500   12%
    Number used as IDELAYE2s:                   64
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       64 out of     500   12%
    Number used as ILOGICE2s:                   64
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1%
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      40    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     740    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         8 out of      10   80%
    Number of LOCed IDELAYCTRLs:                 8 out of       8  100%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         1 out of      10   10%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

  Number of RPM macros:           72
Average Fanout of Non-Clock Nets:                5.56

Peak Memory Usage:  1687 MB
Total REAL time to MAP completion:  2 mins 30 secs 
Total CPU time to MAP completion (all processors):   2 mins 27 secs 

Mapping completed.
See MAP report file "artix7_amc_fmc_adc_250m_4ch_map.mrp" for details.

Process "Map" completed successfully

Started : "Place & Route".
Running par...
Command Line: par -w -intstyle ise -ol high -mt off artix7_amc_fmc_adc_250m_4ch_map.ncd artix7_amc_fmc_adc_250m_4ch.ncd artix7_amc_fmc_adc_250m_4ch.pcf



Constraints file: artix7_amc_fmc_adc_250m_4ch.pcf.
Loading device for application Rf_Device from file '7a200t.nph' in environment /opt/Xilinx/13.4/ISE_DS/ISE/.
   "artix7_amc_fmc_adc_250m_4ch" is an NCD, version 3.2, device xc7a200t, package ffg1156, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a200t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "ADVANCED 1.02 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 5,484 out of 259,600    2%
    Number used as Flip Flops:               5,476
    Number used as Latches:                      8
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      7,511 out of 129,800    5%
    Number used as logic:                    6,936 out of 129,800    5%
      Number using O6 output only:           5,787
      Number using O5 output only:             516
      Number using O5 and O6:                  633
      Number used as ROM:                        0
    Number used as Memory:                     460 out of  45,000    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            4
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           456
        Number using O6 output only:           448
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:    115
      Number with same-slice register load:     70
      Number with same-slice carry load:        45
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,455 out of  32,450   10%
  Number of LUT Flip Flop pairs used:        8,759
    Number with an unused Flip Flop:         3,460 out of   8,759   39%
    Number with an unused LUT:               1,248 out of   8,759   14%
    Number of fully used LUT-FF pairs:       4,051 out of   8,759   46%
    Number of slice register sites lost
      to control set restrictions:               0 out of 259,600    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       214 out of     500   42%
    Number of LOCed IOBs:                      214 out of     214  100%
    IOB Flip Flops:                             64
    IOB Master Pads:                             2
    IOB Slave Pads:                              2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                136 out of     365   37%
    Number using RAMB36E1 only:                136
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     730    0%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:       64 out of     500   12%
    Number used as IDELAYE2s:                   64
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       64 out of     500   12%
    Number used as ILOGICE2s:                   64
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1%
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      40    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     740    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         8 out of      10   80%
    Number of LOCed IDELAYCTRLs:                 8 out of       8  100%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         1 out of      10   10%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 30 secs 
WARNING:Par:450 - At least one timing constraint is impossible to meet because component switching limit violations have been detected for a
   constrained component. A timing constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the
   Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to evaluate the component switching limit violations in
   more detail. Evaluate the datasheet for alternative configurations for the component that could allow the frequencies requested in the
   constraint. Otherwise, the timing constraint covering this component might need to be modified to satisfy the component switching limits
   specified in the datasheet.

INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc0_data" OFFSET = IN -0.1 | SETUP       |     5.182ns|    -5.332ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -4.445ns|            |       8|       35560
  mc2_adc0_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc0_data" OFFSET = IN -0.1 | SETUP       |     5.182ns|    -5.332ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -4.445ns|            |       8|       35560
  mc2_adc0_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc1_data" OFFSET = IN -0.1 | SETUP       |     4.336ns|    -4.486ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -3.599ns|            |       8|       28792
  mc2_adc1_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc1_data" OFFSET = IN -0.1 | SETUP       |     4.336ns|    -4.486ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -3.599ns|            |       8|       28792
  mc2_adc1_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc0_data" OFFSET = IN -0.1 | SETUP       |     4.336ns|    -4.486ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -3.599ns|            |       8|       28792
  mc1_adc0_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc0_data" OFFSET = IN -0.1 | SETUP       |     4.336ns|    -4.486ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -3.599ns|            |       8|       28792
  mc1_adc0_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc1_data" OFFSET = IN -0.1 | SETUP       |     4.272ns|    -4.422ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -3.535ns|            |       8|       28280
  mc1_adc1_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc1_data" OFFSET = IN -0.1 | SETUP       |     4.272ns|    -4.422ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -3.535ns|            |       8|       28280
  mc1_adc1_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc2_data" OFFSET = IN -0.1 | SETUP       |     3.619ns|    -3.769ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -2.882ns|            |       8|       23056
  mc1_adc2_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc2_data" OFFSET = IN -0.1 | SETUP       |     3.619ns|    -3.769ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -2.882ns|            |       8|       23056
  mc1_adc2_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc3_data" OFFSET = IN -0.1 | SETUP       |     3.550ns|    -3.700ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -2.813ns|            |       8|       22504
  mc2_adc3_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc3_data" OFFSET = IN -0.1 | SETUP       |     3.550ns|    -3.700ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -2.813ns|            |       8|       22504
  mc2_adc3_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc2_data" OFFSET = IN -0.1 | SETUP       |     3.544ns|    -3.694ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -2.807ns|            |       8|       22456
  mc2_adc2_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc2_data" OFFSET = IN -0.1 | SETUP       |     3.544ns|    -3.694ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -2.807ns|            |       8|       22456
  mc2_adc2_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc3_data" OFFSET = IN -0.1 | SETUP       |     3.480ns|    -3.630ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -2.743ns|            |       8|       21944
  mc1_adc3_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc3_data" OFFSET = IN -0.1 | SETUP       |     3.480ns|    -3.630ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -2.743ns|            |       8|       21944
  mc1_adc3_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_wb_clk_i_clkout1 = PERIOD TIMEGRP "wb_ | MINPERIOD   |     4.774ns|     3.226ns|       0|           0
  clk_i_clkout1" TS_sys_clk_i_p HIGH        | MAXPERIOD   |    -2.737ns|            |       8|       21896
    50% INPUT_JITTER 0.05 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc2_adc2_clk_p = PERIOD TIMEGRP "fmc2 | SETUP       |     0.186ns|     3.628ns|       0|           0
  _adc2_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.207ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc1_adc1_clk_p = PERIOD TIMEGRP "fmc1 | SETUP       |     0.220ns|     3.560ns|       0|           0
  _adc1_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.242ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc1_adc3_clk_p = PERIOD TIMEGRP "fmc1 | SETUP       |     0.259ns|     3.482ns|       0|           0
  _adc3_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.257ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc1_adc2_clk_p = PERIOD TIMEGRP "fmc1 | SETUP       |     0.297ns|     3.406ns|       0|           0
  _adc2_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.273ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc2_adc3_clk_p = PERIOD TIMEGRP "fmc2 | SETUP       |     0.302ns|     3.396ns|       0|           0
  _adc3_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.252ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc2_adc1_clk_p = PERIOD TIMEGRP "fmc2 | SETUP       |     0.334ns|     3.332ns|       0|           0
  _adc1_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.207ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc1_adc0_clk_p = PERIOD TIMEGRP "fmc1 | SETUP       |     0.334ns|     3.332ns|       0|           0
  _adc0_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.269ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc2_adc0_clk_p = PERIOD TIMEGRP "fmc2 | SETUP       |     0.352ns|     3.296ns|       0|           0
  _adc0_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.207ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_i_p = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     3.999ns|     4.000ns|       0|           0
  i_p" 125 MHz HIGH 50% INPUT_JITTER        |             |            |            |        |            
    0.05 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_wb_clk_i_clkout0 = PERIOD TIMEGRP "wb_ | SETUP       |     4.889ns|    11.111ns|       0|           0
  clk_i_clkout0" TS_sys_clk_i_p * 0.5       | HOLD        |     0.189ns|            |       0|           0
     HIGH 50% INPUT_JITTER 0.05 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    12.625ns|     2.375ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     1.429ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    13.874ns|     1.126ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.717ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    19.877ns|    10.123ns|       0|           0
  IGH 50%                                   | HOLD        |     0.207ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     3.494ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     5.598ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_path" TIG               | SETUP       |         N/A|     6.167ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_path" TIG               | SETUP       |         N/A|     3.341ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_i_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_i_p                 |      8.000ns|      4.000ns|      5.556ns|            0|            8|            0|      2775170|
| TS_wb_clk_i_clkout1           |      8.000ns|      3.226ns|          N/A|            8|            0|            0|            0|
| TS_wb_clk_i_clkout0           |     16.000ns|     11.111ns|          N/A|            0|            0|      2775170|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

17 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Finished initial Timing Analysis.  REAL time: 32 secs 

Starting Router


Phase  1  : 70716 unrouted;      REAL time: 36 secs 

Phase  2  : 50470 unrouted;      REAL time: 39 secs 

Phase  3  : 15539 unrouted;      REAL time: 1 mins 16 secs 

Phase  4  : 15556 unrouted; (Setup:8633, Hold:267724, Component Switching Limit:21896)     REAL time: 1 mins 31 secs 

Updating file: artix7_amc_fmc_adc_250m_4ch.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:8633, Hold:267865, Component Switching Limit:21896)     REAL time: 3 mins 21 secs 

Phase  6  : 0 unrouted; (Setup:8633, Hold:267865, Component Switching Limit:21896)     REAL time: 3 mins 23 secs 

Phase  7  : 0 unrouted; (Setup:8633, Hold:267865, Component Switching Limit:21896)     REAL time: 3 mins 23 secs 

Phase  8  : 0 unrouted; (Setup:8633, Hold:267865, Component Switching Limit:21896)     REAL time: 3 mins 23 secs 
WARNING:Route:466 - Unusually high hold time violation detected among 48 connections. The top 20 such instances are
   printed below. The router will continue and try to fix it
	fmc2_adc0_data_in_p<2>:I ->
fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[2].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:IDATAIN -2827
	fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[2].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:DATAOUT ->
fmc2_adc_250m_4ch_i/adc0_d_ddr<5>:DDLY -2827
	fmc2_adc0_data_in_p<4>:I ->
fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[4].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:IDATAIN -2821
	fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[4].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:DATAOUT ->
fmc2_adc_250m_4ch_i/adc0_d_ddr<9>:DDLY -2821
	fmc2_adc0_data_in_p<3>:I ->
fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[3].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:IDATAIN -2819
	fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[3].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:DATAOUT ->
fmc2_adc_250m_4ch_i/adc0_d_ddr<7>:DDLY -2819
	fmc2_adc0_data_in_p<1>:I ->
fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[1].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:IDATAIN -2816
	fmc2_adc0_data_in_p<7>:I ->
fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[7].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:IDATAIN -2816
	fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[7].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:DATAOUT ->
fmc2_adc_250m_4ch_i/adc0_d_ddr<15>:DDLY -2816
	fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[1].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:DATAOUT ->
fmc2_adc_250m_4ch_i/adc0_d_ddr<3>:DDLY -2816
	fmc2_adc0_data_in_p<6>:I ->
fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[6].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:IDATAIN -2812
	fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[6].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:DATAOUT ->
fmc2_adc_250m_4ch_i/adc0_d_ddr<13>:DDLY -2812
	fmc2_adc0_data_in_p<5>:I ->
fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[5].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:IDATAIN -2805
	fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[5].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:DATAOUT ->
fmc2_adc_250m_4ch_i/adc0_d_ddr<11>:DDLY -2805
	fmc2_adc0_data_in_p<0>:I ->
fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[0].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:IDATAIN -2800
	fmc2_adc_250m_4ch_i/islaInterface_adc0_i/[0].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:DATAOUT ->
fmc2_adc_250m_4ch_i/adc0_d_ddr<1>:DDLY -2800
	fmc1_adc0_data_in_p<1>:I ->
fmc1_adc_250m_4ch_i/islaInterface_adc0_i/[1].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:IDATAIN -2273
	fmc1_adc_250m_4ch_i/islaInterface_adc0_i/[1].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:DATAOUT ->
fmc1_adc_250m_4ch_i/adc0_d_ddr<3>:DDLY -2273
	fmc1_adc0_data_in_p<2>:I ->
fmc1_adc_250m_4ch_i/islaInterface_adc0_i/[2].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:IDATAIN -2271
	fmc1_adc_250m_4ch_i/islaInterface_adc0_i/[2].ADC_7SERIES_DELAY_DATA_DEVICE.IDELAYE2_adc0_inst:DATAOUT ->
fmc1_adc_250m_4ch_i/adc0_d_ddr<5>:DDLY -2271


Phase  9  : 0 unrouted; (Setup:3971, Hold:247608, Component Switching Limit:21896)     REAL time: 3 mins 31 secs 
Total REAL time to Router completion: 3 mins 31 secs 
Total CPU time to Router completion: 3 mins 33 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|fmc1_adc_250m_4ch_i/ |              |      |      |            |             |
|            adc3_clk | BUFGCTRL_X0Y3| No   |  130 |  0.536     |  1.930      |
+---------------------+--------------+------+------+------------+-------------+
|              wb_clk | BUFGCTRL_X0Y1| No   | 1193 |  0.639     |  1.960      |
+---------------------+--------------+------+------+------------+-------------+
|fmc1_adc_250m_4ch_i/ |              |      |      |            |             |
|            adc1_clk |BUFGCTRL_X0Y31| No   |  130 |  0.440     |  1.800      |
+---------------------+--------------+------+------+------------+-------------+
|fmc1_adc_250m_4ch_i/ |              |      |      |            |             |
|            adc0_clk |BUFGCTRL_X0Y30| No   |  131 |  0.814     |  2.184      |
+---------------------+--------------+------+------+------------+-------------+
|fmc2_adc_250m_4ch_i/ |              |      |      |            |             |
|            adc0_clk | BUFGCTRL_X0Y5| No   |  128 |  0.805     |  2.358      |
+---------------------+--------------+------+------+------------+-------------+
|fmc2_adc_250m_4ch_i/ |              |      |      |            |             |
|            adc3_clk |BUFGCTRL_X0Y28| No   |  128 |  0.648     |  1.973      |
+---------------------+--------------+------+------+------------+-------------+
|       icon_ctrl0<0> |BUFGCTRL_X0Y27| No   |  574 |  0.555     |  1.896      |
+---------------------+--------------+------+------+------------+-------------+
|fmc1_adc_250m_4ch_i/ |              |      |      |            |             |
|            adc2_clk |BUFGCTRL_X0Y29| No   |  131 |  0.565     |  1.934      |
+---------------------+--------------+------+------+------------+-------------+
|fmc2_adc_250m_4ch_i/ |              |      |      |            |             |
|            adc1_clk | BUFGCTRL_X0Y4| No   |  130 |  0.658     |  2.153      |
+---------------------+--------------+------+------+------------+-------------+
|fmc2_adc_250m_4ch_i/ |              |      |      |            |             |
|            adc2_clk | BUFGCTRL_X0Y2| No   |  126 |  0.477     |  1.977      |
+---------------------+--------------+------+------+------------+-------------+
|             ref_clk | BUFGCTRL_X0Y0| No   |    8 |  0.558     |  1.786      |
+---------------------+--------------+------+------+------------+-------------+
|      icon_ctrl4<13> |         Local|      |    4 |  0.000     |  0.653      |
+---------------------+--------------+------+------+------------+-------------+
|      icon_ctrl2<13> |         Local|      |    4 |  0.000     |  0.647      |
+---------------------+--------------+------+------+------------+-------------+
|      icon_ctrl3<13> |         Local|      |    4 |  0.000     |  0.610      |
+---------------------+--------------+------+------+------------+-------------+
|      icon_ctrl7<13> |         Local|      |    4 |  0.000     |  0.651      |
+---------------------+--------------+------+------+------------+-------------+
|      icon_ctrl6<13> |         Local|      |    4 |  0.000     |  0.641      |
+---------------------+--------------+------+------+------------+-------------+
|      icon_ctrl1<13> |         Local|      |    4 |  0.000     |  0.660      |
+---------------------+--------------+------+------+------------+-------------+
|      icon_ctrl5<13> |         Local|      |    4 |  0.000     |  0.526      |
+---------------------+--------------+------+------+------------+-------------+
|     wb_clk_i/clkin1 |         Local|      |    1 |  0.000     |  1.172      |
+---------------------+--------------+------+------+------------+-------------+
|      icon_ctrl0<13> |         Local|      |    4 |  0.000     |  0.519      |
+---------------------+--------------+------+------+------------+-------------+
|   wb_clk_i/clkfbout |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_8_por |              |      |      |            |             |
|  t_i/U0/iUPDATE_OUT |         Local|      |    1 |  0.000     |  1.140      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 273475 (Setup: 3971, Hold: 247608, Component Switching Limit: 21896)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc0_data" OFFSET = IN -0.1 | SETUP       |     1.394ns|    -1.544ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -2.827ns|            |       8|       22516
  mc2_adc0_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc0_data" OFFSET = IN -0.1 | SETUP       |     1.394ns|    -1.544ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -2.827ns|            |       8|       22516
  mc2_adc0_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_wb_clk_i_clkout1 = PERIOD TIMEGRP "wb_ | MINPERIOD   |     4.774ns|     3.226ns|       0|           0
  clk_i_clkout1" TS_sys_clk_i_p HIGH        | MAXPERIOD   |    -2.737ns|            |       8|       21896
    50% INPUT_JITTER 0.05 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc0_data" OFFSET = IN -0.1 | SETUP       |     1.132ns|    -1.282ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -2.273ns|            |       8|       18074
  mc1_adc0_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc0_data" OFFSET = IN -0.1 | SETUP       |     1.132ns|    -1.282ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -2.273ns|            |       8|       18074
  mc1_adc0_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc1_data" OFFSET = IN -0.1 | SETUP       |     1.099ns|    -1.249ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -2.208ns|            |       8|       17584
  mc2_adc1_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc1_data" OFFSET = IN -0.1 | SETUP       |     1.099ns|    -1.249ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -2.208ns|            |       8|       17584
  mc2_adc1_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc1_data" OFFSET = IN -0.1 | SETUP       |     0.907ns|    -1.057ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -1.841ns|            |       8|       14657
  mc1_adc1_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc1_data" OFFSET = IN -0.1 | SETUP       |     0.907ns|    -1.057ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -1.841ns|            |       8|       14657
  mc1_adc1_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc2_data" OFFSET = IN -0.1 | SETUP       |     0.832ns|    -0.982ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -1.652ns|            |       8|       13128
  mc2_adc2_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc2_data" OFFSET = IN -0.1 | SETUP       |     0.832ns|    -0.982ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -1.652ns|            |       8|       13128
  mc2_adc2_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc3_data" OFFSET = IN -0.1 | SETUP       |     0.830ns|    -0.980ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -1.648ns|            |       8|       13054
  mc2_adc3_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc2_adc3_data" OFFSET = IN -0.1 | SETUP       |     0.830ns|    -0.980ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -1.648ns|            |       8|       13054
  mc2_adc3_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc2_data" OFFSET = IN -0.1 | SETUP       |     0.783ns|    -0.933ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -1.564ns|            |       8|       12399
  mc1_adc2_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc2_data" OFFSET = IN -0.1 | SETUP       |     0.783ns|    -0.933ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -1.564ns|            |       8|       12399
  mc1_adc2_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc3_data" OFFSET = IN -0.1 | SETUP       |     0.781ns|    -0.931ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -1.560ns|            |       8|       12392
  mc1_adc3_clk_p" "FALLING"                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc1_adc3_data" OFFSET = IN -0.1 | SETUP       |     0.781ns|    -0.931ns|       0|           0
  5 ns VALID 1.85 ns BEFORE COMP         "f | HOLD        |    -1.560ns|            |       8|       12392
  mc1_adc3_clk_p" "RISING"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_fmc2_adc2_clk_p = PERIOD TIMEGRP "fmc2 | SETUP       |    -0.277ns|     4.554ns|       5|         624
  _adc2_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.009ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_fmc1_adc3_clk_p = PERIOD TIMEGRP "fmc1 | SETUP       |    -0.266ns|     4.532ns|       4|         794
  _adc3_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.022ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_fmc1_adc2_clk_p = PERIOD TIMEGRP "fmc1 | SETUP       |    -0.246ns|     4.492ns|       5|         571
  _adc2_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.089ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_fmc1_adc0_clk_p = PERIOD TIMEGRP "fmc1 | SETUP       |    -0.188ns|     4.376ns|       6|         686
  _adc0_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.006ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_fmc2_adc3_clk_p = PERIOD TIMEGRP "fmc2 | SETUP       |    -0.166ns|     4.332ns|       4|         289
  _adc3_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.002ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_fmc2_adc0_clk_p = PERIOD TIMEGRP "fmc2 | SETUP       |    -0.153ns|     4.306ns|       5|         460
  _adc0_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.126ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_fmc2_adc1_clk_p = PERIOD TIMEGRP "fmc2 | SETUP       |    -0.150ns|     4.300ns|       5|         483
  _adc1_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.047ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_fmc1_adc1_clk_p = PERIOD TIMEGRP "fmc1 | SETUP       |    -0.038ns|     4.076ns|       2|          64
  _adc1_clk_p" 250 MHz HIGH 50%         INP | HOLD        |     0.156ns|            |       0|           0
  UT_JITTER 0.03 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_wb_clk_i_clkout0 = PERIOD TIMEGRP "wb_ | SETUP       |     0.036ns|    15.964ns|       0|           0
  clk_i_clkout0" TS_sys_clk_i_p * 0.5       | HOLD        |     0.013ns|            |       0|           0
     HIGH 50% INPUT_JITTER 0.05 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_i_p = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     3.999ns|     4.000ns|       0|           0
  i_p" 125 MHz HIGH 50% INPUT_JITTER        |             |            |            |        |            
    0.05 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    12.149ns|     2.851ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.798ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    13.963ns|     1.037ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.313ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    19.690ns|    10.310ns|       0|           0
  IGH 50%                                   | HOLD        |     0.141ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     3.810ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     8.642ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_path" TIG               | MAXDELAY    |         N/A|     5.442ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_path" TIG               | SETUP       |         N/A|     3.775ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_i_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_i_p                 |      8.000ns|      4.000ns|      7.982ns|            0|            8|            0|      2775170|
| TS_wb_clk_i_clkout1           |      8.000ns|      3.226ns|          N/A|            8|            0|            0|            0|
| TS_wb_clk_i_clkout0           |     16.000ns|     15.964ns|          N/A|            0|            0|      2775170|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

25 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 mins 39 secs 
Total CPU time to PAR completion: 3 mins 41 secs 

Peak Memory Usage:  1462 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 180 errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file artix7_amc_fmc_adc_250m_4ch.ncd



PAR done!

Process "Place & Route" completed successfully

Started : "Generate Post-Place & Route Static Timing".
Running trce...
Command Line: trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml artix7_amc_fmc_adc_250m_4ch.twx artix7_amc_fmc_adc_250m_4ch.ncd -o artix7_amc_fmc_adc_250m_4ch.twr artix7_amc_fmc_adc_250m_4ch.pcf
Loading device for application Rf_Device from file '7a200t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/.
   "artix7_amc_fmc_adc_250m_4ch" is an NCD, version 3.2, device xc7a200t,
package ffg1156, speed -2

Analysis completed Fri Jul 12 11:05:23 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 37 secs 

Process "Generate Post-Place & Route Static Timing" completed successfully

Started : "Generate Programming File".
Running bitgen...
Command Line: bitgen -intstyle ise -f artix7_amc_fmc_adc_250m_4ch.ut artix7_amc_fmc_adc_250m_4ch.ncd
INFO:Bitgen:40 - Replacing "Auto" with "NoWait" for option "Match_cycle".  Most
   commonly, bitgen has determined and will use a specific value instead of the
   generic command-line value of "Auto".  Alternately, this message appears if
   the same option is specified multiple times on the command-line.  In this
   case, the option listed last will be used.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_ctrl4<13> is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_ctrl2<13> is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_ctrl3<13> is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_ctrl7<13> is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_ctrl6<13> is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_ctrl1<13> is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_ctrl5<13> is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_ctrl0<13> is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:Bitgen:26 - Bitgen only supports DRC but not bitstream generation on
   this device.  This condition can occur if there are problems obtaining a
   license to run bitgen or if the design targets a device which is Early
   Access.

Process "Generate Programming File" failed
