dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
DPRAM.v,verilog,xil_defaultlib,../../../../ver5.srcs/sources_1/ip/DPRAM/sim/DPRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
