/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [6:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [12:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [12:0] celloutsig_0_43z;
  wire [7:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z ? in_data[59] : celloutsig_0_2z;
  assign celloutsig_0_42z = celloutsig_0_22z | ~(celloutsig_0_4z[1]);
  assign celloutsig_1_1z = celloutsig_1_0z[5] | ~(celloutsig_1_0z[9]);
  assign celloutsig_1_2z = celloutsig_1_0z[9] | ~(in_data[120]);
  assign celloutsig_1_5z = celloutsig_1_0z[11] | ~(in_data[116]);
  assign celloutsig_1_17z = celloutsig_1_7z | ~(celloutsig_1_3z[8]);
  assign celloutsig_1_18z = celloutsig_1_5z | ~(celloutsig_1_8z[1]);
  assign celloutsig_1_19z = celloutsig_1_3z[4] | ~(celloutsig_1_17z);
  assign celloutsig_0_41z = ~(celloutsig_0_3z ^ celloutsig_0_7z);
  assign celloutsig_1_7z = ~(celloutsig_1_4z[3] ^ celloutsig_1_4z[4]);
  assign celloutsig_0_12z = ~(in_data[30] ^ celloutsig_0_11z[3]);
  assign celloutsig_0_14z = ~(celloutsig_0_9z[2] ^ celloutsig_0_11z[3]);
  assign celloutsig_0_30z = ~(celloutsig_0_5z[4] ^ celloutsig_0_9z[3]);
  assign celloutsig_0_4z = { celloutsig_0_1z[6:0], celloutsig_0_0z } + celloutsig_0_1z;
  assign celloutsig_0_11z = { celloutsig_0_8z[0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z } + celloutsig_0_1z;
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_12z } + { celloutsig_0_8z[3:2], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_25z = { celloutsig_0_19z[6:1], celloutsig_0_19z } + { celloutsig_0_9z[4], celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_1_3z = { in_data[126:118], celloutsig_1_1z, celloutsig_1_1z } & celloutsig_1_0z[10:0];
  assign celloutsig_0_16z = celloutsig_0_1z[6:0] & celloutsig_0_1z[7:1];
  assign celloutsig_0_35z = { celloutsig_0_13z[4:2], celloutsig_0_7z } / { 1'h1, celloutsig_0_9z[2:0] };
  assign celloutsig_0_0z = in_data[88:60] == in_data[86:58];
  assign celloutsig_0_15z = celloutsig_0_13z[3:0] == celloutsig_0_9z[4:1];
  assign celloutsig_0_17z = { celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_3z } == { celloutsig_0_10z[4:3], celloutsig_0_15z };
  assign celloutsig_0_2z = { in_data[74:65], celloutsig_0_0z } > in_data[40:30];
  assign celloutsig_0_22z = ! { celloutsig_0_10z[4:1], celloutsig_0_15z };
  assign celloutsig_0_24z = ! celloutsig_0_10z[3:0];
  assign celloutsig_1_0z = in_data[119:108] % { 1'h1, in_data[136:126] };
  assign celloutsig_1_4z = celloutsig_1_0z[7:2] % { 1'h1, celloutsig_1_0z[10:7], celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_8z[1], celloutsig_0_3z, celloutsig_0_8z } % { 1'h1, celloutsig_0_1z[5:2], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_7z = { in_data[63:52], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z } != { in_data[4:1], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[8:4], celloutsig_0_0z } <<< { celloutsig_0_1z[4:1], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_6z = celloutsig_0_1z[6:3] <<< { in_data[40:38], celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[66:60], celloutsig_0_0z } <<< in_data[18:11];
  assign celloutsig_0_43z = { celloutsig_0_25z[12:1], celloutsig_0_7z } >>> { celloutsig_0_16z[6:3], celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_41z, celloutsig_0_35z, celloutsig_0_3z };
  assign celloutsig_1_8z = celloutsig_1_3z[10:7] ~^ celloutsig_1_3z[6:3];
  assign celloutsig_0_9z = { celloutsig_0_6z[3:1], celloutsig_0_3z, celloutsig_0_0z } ~^ { celloutsig_0_5z[3:0], celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_8z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = { celloutsig_0_5z[4:2], celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_19z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_19z = { celloutsig_0_16z[5:0], celloutsig_0_12z };
  assign celloutsig_0_21z = ~((celloutsig_0_11z[3] & celloutsig_0_19z[3]) | (celloutsig_0_12z & celloutsig_0_4z[1]));
  assign { out_data[128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
