/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_fmisc.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 6/22/11 5:55p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 22 15:32:32 2011
 *                 MD5 Checksum         4c7f7c173e488659edce1ceafec7f9f4
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7231/rdb/a0/bchp_fmisc.h $
 * 
 * Hydra_Software_Devel/2   6/22/11 5:55p pntruong
 * SW7231-196: Synced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_FMISC_H__
#define BCHP_FMISC_H__

/***************************************************************************
 *FMISC - BVN Front Control Registers
 ***************************************************************************/
#define BCHP_FMISC_SW_INIT                       0x00604000 /* BVN Front Soft Init */
#define BCHP_FMISC_TEST_PORT_SEL                 0x00604004 /* BVN Front Test Port Select */
#define BCHP_FMISC_TEST_PORT_DATA                0x00604008 /* BVN Front Test Port Status */
#define BCHP_FMISC_BVNF_CLOCK_CTRL               0x00604018 /* BVN Front clock control register */
#define BCHP_FMISC_SCRATCH_0                     0x00604020 /* Scratch Register */

/***************************************************************************
 *SW_INIT - BVN Front Soft Init
 ***************************************************************************/
/* FMISC :: SW_INIT :: reserved0 [31:25] */
#define BCHP_FMISC_SW_INIT_reserved0_MASK                          0xfe000000
#define BCHP_FMISC_SW_INIT_reserved0_SHIFT                         25

/* FMISC :: SW_INIT :: RDC [24:24] */
#define BCHP_FMISC_SW_INIT_RDC_MASK                                0x01000000
#define BCHP_FMISC_SW_INIT_RDC_SHIFT                               24
#define BCHP_FMISC_SW_INIT_RDC_DEFAULT                             0

/* FMISC :: SW_INIT :: reserved1 [23:08] */
#define BCHP_FMISC_SW_INIT_reserved1_MASK                          0x00ffff00
#define BCHP_FMISC_SW_INIT_reserved1_SHIFT                         8

/* FMISC :: SW_INIT :: VFD_3 [07:07] */
#define BCHP_FMISC_SW_INIT_VFD_3_MASK                              0x00000080
#define BCHP_FMISC_SW_INIT_VFD_3_SHIFT                             7
#define BCHP_FMISC_SW_INIT_VFD_3_DEFAULT                           0

/* FMISC :: SW_INIT :: VFD_2 [06:06] */
#define BCHP_FMISC_SW_INIT_VFD_2_MASK                              0x00000040
#define BCHP_FMISC_SW_INIT_VFD_2_SHIFT                             6
#define BCHP_FMISC_SW_INIT_VFD_2_DEFAULT                           0

/* FMISC :: SW_INIT :: VFD_1 [05:05] */
#define BCHP_FMISC_SW_INIT_VFD_1_MASK                              0x00000020
#define BCHP_FMISC_SW_INIT_VFD_1_SHIFT                             5
#define BCHP_FMISC_SW_INIT_VFD_1_DEFAULT                           0

/* FMISC :: SW_INIT :: VFD_0 [04:04] */
#define BCHP_FMISC_SW_INIT_VFD_0_MASK                              0x00000010
#define BCHP_FMISC_SW_INIT_VFD_0_SHIFT                             4
#define BCHP_FMISC_SW_INIT_VFD_0_DEFAULT                           0

/* FMISC :: SW_INIT :: reserved2 [03:02] */
#define BCHP_FMISC_SW_INIT_reserved2_MASK                          0x0000000c
#define BCHP_FMISC_SW_INIT_reserved2_SHIFT                         2

/* FMISC :: SW_INIT :: MFD_1 [01:01] */
#define BCHP_FMISC_SW_INIT_MFD_1_MASK                              0x00000002
#define BCHP_FMISC_SW_INIT_MFD_1_SHIFT                             1
#define BCHP_FMISC_SW_INIT_MFD_1_DEFAULT                           0

/* FMISC :: SW_INIT :: MFD_0 [00:00] */
#define BCHP_FMISC_SW_INIT_MFD_0_MASK                              0x00000001
#define BCHP_FMISC_SW_INIT_MFD_0_SHIFT                             0
#define BCHP_FMISC_SW_INIT_MFD_0_DEFAULT                           0

/***************************************************************************
 *TEST_PORT_SEL - BVN Front Test Port Select
 ***************************************************************************/
/* FMISC :: TEST_PORT_SEL :: reserved0 [31:01] */
#define BCHP_FMISC_TEST_PORT_SEL_reserved0_MASK                    0xfffffffe
#define BCHP_FMISC_TEST_PORT_SEL_reserved0_SHIFT                   1

/* FMISC :: TEST_PORT_SEL :: TEST_PORT_SEL [00:00] */
#define BCHP_FMISC_TEST_PORT_SEL_TEST_PORT_SEL_MASK                0x00000001
#define BCHP_FMISC_TEST_PORT_SEL_TEST_PORT_SEL_SHIFT               0
#define BCHP_FMISC_TEST_PORT_SEL_TEST_PORT_SEL_TP_OUT_1            1
#define BCHP_FMISC_TEST_PORT_SEL_TEST_PORT_SEL_TP_OUT_0            0

/***************************************************************************
 *TEST_PORT_DATA - BVN Front Test Port Status
 ***************************************************************************/
/* FMISC :: TEST_PORT_DATA :: TEST_PORT_DATA [31:00] */
#define BCHP_FMISC_TEST_PORT_DATA_TEST_PORT_DATA_MASK              0xffffffff
#define BCHP_FMISC_TEST_PORT_DATA_TEST_PORT_DATA_SHIFT             0
#define BCHP_FMISC_TEST_PORT_DATA_TEST_PORT_DATA_DEFAULT           0

/***************************************************************************
 *BVNF_CLOCK_CTRL - BVN Front clock control register
 ***************************************************************************/
/* FMISC :: BVNF_CLOCK_CTRL :: reserved0 [31:01] */
#define BCHP_FMISC_BVNF_CLOCK_CTRL_reserved0_MASK                  0xfffffffe
#define BCHP_FMISC_BVNF_CLOCK_CTRL_reserved0_SHIFT                 1

/* FMISC :: BVNF_CLOCK_CTRL :: CLK_FREE_RUN_MODE [00:00] */
#define BCHP_FMISC_BVNF_CLOCK_CTRL_CLK_FREE_RUN_MODE_MASK          0x00000001
#define BCHP_FMISC_BVNF_CLOCK_CTRL_CLK_FREE_RUN_MODE_SHIFT         0
#define BCHP_FMISC_BVNF_CLOCK_CTRL_CLK_FREE_RUN_MODE_DEFAULT       0

/***************************************************************************
 *SCRATCH_0 - Scratch Register
 ***************************************************************************/
/* FMISC :: SCRATCH_0 :: VALUE [31:00] */
#define BCHP_FMISC_SCRATCH_0_VALUE_MASK                            0xffffffff
#define BCHP_FMISC_SCRATCH_0_VALUE_SHIFT                           0
#define BCHP_FMISC_SCRATCH_0_VALUE_DEFAULT                         0

#endif /* #ifndef BCHP_FMISC_H__ */

/* End of File */
