Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Mar  1 22:58:40 2025
| Host         : archLaptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert                1           
SYNTH-6  Warning   Timing of a RAM block might be sub-optimal  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (23)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.339        0.000                      0                 8779        0.046        0.000                      0                 8779        3.000        0.000                       0                  3359  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clkfb        {0.000 5.000}      10.000          100.000         
  internalClk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clkfb                                                                                                                                                          8.751        0.000                       0                     2  
  internalClk        1.339        0.000                      0                 5429        0.046        0.000                      0                 5429        9.500        0.000                       0                  3356  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  internalClk        internalClk             11.828        0.000                      0                 3350        0.661        0.000                      0                 3350  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfb                       
(none)        internalClk                 
(none)                      internalClk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        1.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[855]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        18.369ns  (logic 4.111ns (22.380%)  route 14.258ns (77.620%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 25.900 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y126        FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDCE (Prop_fdce_C_Q)         0.518     6.773 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=149, routed)         2.040     8.813    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X26Y139        LUT4 (Prop_lut4_I3_O)        0.152     8.965 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_10/O
                         net (fo=10, routed)          1.178    10.143    CPU_Core_inst/CU/bitManipulationValSel[1]
    SLICE_X28Y141        LUT6 (Prop_lut6_I4_O)        0.326    10.469 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_4/O
                         net (fo=1, routed)           0.692    11.161    CPU_Core_inst/CU/debugSignalsReg[84]_i_4_n_0
    SLICE_X27Y139        LUT6 (Prop_lut6_I5_O)        0.124    11.285 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=131, routed)         1.202    12.486    CPU_Core_inst/CU/debugFromCPU_Core[12]
    SLICE_X12Y137        LUT5 (Prop_lut5_I1_O)        0.148    12.634 f  CPU_Core_inst/CU/debugSignalsReg[845]_i_11/O
                         net (fo=38, routed)          1.279    13.913    CPU_Core_inst/CU/debugSignalsReg[845]_i_11_n_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I2_O)        0.328    14.241 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_17/O
                         net (fo=3, routed)           0.961    15.202    CPU_Core_inst/CU/debugSignalsReg[835]_i_17_n_0
    SLICE_X11Y131        LUT3 (Prop_lut3_I2_O)        0.152    15.354 f  CPU_Core_inst/CU/resultReg[16]_i_22/O
                         net (fo=4, routed)           0.693    16.047    CPU_Core_inst/CU/resultReg[16]_i_22_n_0
    SLICE_X16Y129        LUT6 (Prop_lut6_I5_O)        0.326    16.373 f  CPU_Core_inst/CU/resultReg[16]_i_11/O
                         net (fo=1, routed)           0.954    17.327    CPU_Core_inst/CU/resultReg[16]_i_11_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  CPU_Core_inst/CU/resultReg[16]_i_5/O
                         net (fo=15, routed)          0.825    18.277    CPU_Core_inst/CU/debugFromCPU_Core[187]
    SLICE_X22Y126        LUT2 (Prop_lut2_I0_O)        0.124    18.401 r  CPU_Core_inst/CU/resultReg[19]_i_21/O
                         net (fo=1, routed)           0.000    18.401    CPU_Core_inst/CU/resultReg[19]_i_21_n_0
    SLICE_X22Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.933 r  CPU_Core_inst/CU/resultReg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.933    CPU_Core_inst/CU/resultReg_reg[19]_i_6_n_0
    SLICE_X22Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.267 f  CPU_Core_inst/CU/resultReg_reg[22]_i_8/O[1]
                         net (fo=1, routed)           0.673    19.939    CPU_Core_inst/CU/resultReg_reg[22]_i_8_n_6
    SLICE_X25Y128        LUT5 (Prop_lut5_I0_O)        0.303    20.242 f  CPU_Core_inst/CU/resultReg[21]_i_12/O
                         net (fo=1, routed)           0.650    20.893    CPU_Core_inst/CU/resultReg[21]_i_12_n_0
    SLICE_X15Y132        LUT6 (Prop_lut6_I1_O)        0.124    21.017 f  CPU_Core_inst/CU/resultReg[21]_i_5/O
                         net (fo=1, routed)           0.403    21.420    CPU_Core_inst/CU/resultReg[21]_i_5_n_0
    SLICE_X15Y132        LUT6 (Prop_lut6_I5_O)        0.124    21.544 f  CPU_Core_inst/CU/resultReg[21]_i_1/O
                         net (fo=3, routed)           1.042    22.586    CPU_Core_inst/CU/debugFromCPU_Core[160]
    SLICE_X26Y127        LUT5 (Prop_lut5_I4_O)        0.124    22.710 f  CPU_Core_inst/CU/flagsReg[3]_i_21/O
                         net (fo=1, routed)           0.797    23.507    CPU_Core_inst/CU/flagsReg[3]_i_21_n_0
    SLICE_X27Y126        LUT6 (Prop_lut6_I1_O)        0.124    23.631 f  CPU_Core_inst/CU/flagsReg[3]_i_7/O
                         net (fo=1, routed)           0.303    23.934    CPU_Core_inst/CU/flagsReg[3]_i_7_n_0
    SLICE_X26Y125        LUT6 (Prop_lut6_I5_O)        0.124    24.058 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.566    24.624    memoryMapping_inst/debugFromCPU_Core[777]
    SLICE_X25Y125        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[855]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.595    25.900    memoryMapping_inst/internalClk_BUFG
    SLICE_X25Y125        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[855]/C
                         clock pessimism              0.248    26.148    
                         clock uncertainty           -0.082    26.066    
    SLICE_X25Y125        FDCE (Setup_fdce_C_D)       -0.103    25.963    memoryMapping_inst/debugSignalsReg_reg[855]
  -------------------------------------------------------------------
                         required time                         25.963    
                         arrival time                         -24.624    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.803ns  (logic 4.111ns (23.092%)  route 13.692ns (76.908%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 25.900 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y126        FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDCE (Prop_fdce_C_Q)         0.518     6.773 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=149, routed)         2.040     8.813    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X26Y139        LUT4 (Prop_lut4_I3_O)        0.152     8.965 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_10/O
                         net (fo=10, routed)          1.178    10.143    CPU_Core_inst/CU/bitManipulationValSel[1]
    SLICE_X28Y141        LUT6 (Prop_lut6_I4_O)        0.326    10.469 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_4/O
                         net (fo=1, routed)           0.692    11.161    CPU_Core_inst/CU/debugSignalsReg[84]_i_4_n_0
    SLICE_X27Y139        LUT6 (Prop_lut6_I5_O)        0.124    11.285 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=131, routed)         1.202    12.486    CPU_Core_inst/CU/debugFromCPU_Core[12]
    SLICE_X12Y137        LUT5 (Prop_lut5_I1_O)        0.148    12.634 f  CPU_Core_inst/CU/debugSignalsReg[845]_i_11/O
                         net (fo=38, routed)          1.279    13.913    CPU_Core_inst/CU/debugSignalsReg[845]_i_11_n_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I2_O)        0.328    14.241 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_17/O
                         net (fo=3, routed)           0.961    15.202    CPU_Core_inst/CU/debugSignalsReg[835]_i_17_n_0
    SLICE_X11Y131        LUT3 (Prop_lut3_I2_O)        0.152    15.354 f  CPU_Core_inst/CU/resultReg[16]_i_22/O
                         net (fo=4, routed)           0.693    16.047    CPU_Core_inst/CU/resultReg[16]_i_22_n_0
    SLICE_X16Y129        LUT6 (Prop_lut6_I5_O)        0.326    16.373 f  CPU_Core_inst/CU/resultReg[16]_i_11/O
                         net (fo=1, routed)           0.954    17.327    CPU_Core_inst/CU/resultReg[16]_i_11_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  CPU_Core_inst/CU/resultReg[16]_i_5/O
                         net (fo=15, routed)          0.825    18.277    CPU_Core_inst/CU/debugFromCPU_Core[187]
    SLICE_X22Y126        LUT2 (Prop_lut2_I0_O)        0.124    18.401 r  CPU_Core_inst/CU/resultReg[19]_i_21/O
                         net (fo=1, routed)           0.000    18.401    CPU_Core_inst/CU/resultReg[19]_i_21_n_0
    SLICE_X22Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.933 r  CPU_Core_inst/CU/resultReg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.933    CPU_Core_inst/CU/resultReg_reg[19]_i_6_n_0
    SLICE_X22Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.267 f  CPU_Core_inst/CU/resultReg_reg[22]_i_8/O[1]
                         net (fo=1, routed)           0.673    19.939    CPU_Core_inst/CU/resultReg_reg[22]_i_8_n_6
    SLICE_X25Y128        LUT5 (Prop_lut5_I0_O)        0.303    20.242 f  CPU_Core_inst/CU/resultReg[21]_i_12/O
                         net (fo=1, routed)           0.650    20.893    CPU_Core_inst/CU/resultReg[21]_i_12_n_0
    SLICE_X15Y132        LUT6 (Prop_lut6_I1_O)        0.124    21.017 f  CPU_Core_inst/CU/resultReg[21]_i_5/O
                         net (fo=1, routed)           0.403    21.420    CPU_Core_inst/CU/resultReg[21]_i_5_n_0
    SLICE_X15Y132        LUT6 (Prop_lut6_I5_O)        0.124    21.544 f  CPU_Core_inst/CU/resultReg[21]_i_1/O
                         net (fo=3, routed)           1.042    22.586    CPU_Core_inst/CU/debugFromCPU_Core[160]
    SLICE_X26Y127        LUT5 (Prop_lut5_I4_O)        0.124    22.710 f  CPU_Core_inst/CU/flagsReg[3]_i_21/O
                         net (fo=1, routed)           0.797    23.507    CPU_Core_inst/CU/flagsReg[3]_i_21_n_0
    SLICE_X27Y126        LUT6 (Prop_lut6_I1_O)        0.124    23.631 f  CPU_Core_inst/CU/flagsReg[3]_i_7/O
                         net (fo=1, routed)           0.303    23.934    CPU_Core_inst/CU/flagsReg[3]_i_7_n_0
    SLICE_X26Y125        LUT6 (Prop_lut6_I5_O)        0.124    24.058 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.000    24.058    CPU_Core_inst/ALU_inst/debugFromCPU_Core[35]
    SLICE_X26Y125        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.595    25.900    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X26Y125        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.248    26.148    
                         clock uncertainty           -0.082    26.066    
    SLICE_X26Y125        FDCE (Setup_fdce_C_D)        0.029    26.095    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.095    
                         arrival time                         -24.058    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.954ns  (logic 3.835ns (22.620%)  route 13.119ns (77.380%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 25.897 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y126        FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDCE (Prop_fdce_C_Q)         0.518     6.773 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=149, routed)         2.040     8.813    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X26Y139        LUT4 (Prop_lut4_I3_O)        0.152     8.965 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_10/O
                         net (fo=10, routed)          1.178    10.143    CPU_Core_inst/CU/bitManipulationValSel[1]
    SLICE_X28Y141        LUT6 (Prop_lut6_I4_O)        0.326    10.469 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_4/O
                         net (fo=1, routed)           0.692    11.161    CPU_Core_inst/CU/debugSignalsReg[84]_i_4_n_0
    SLICE_X27Y139        LUT6 (Prop_lut6_I5_O)        0.124    11.285 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=131, routed)         1.202    12.486    CPU_Core_inst/CU/debugFromCPU_Core[12]
    SLICE_X12Y137        LUT5 (Prop_lut5_I1_O)        0.148    12.634 f  CPU_Core_inst/CU/debugSignalsReg[845]_i_11/O
                         net (fo=38, routed)          1.279    13.913    CPU_Core_inst/CU/debugSignalsReg[845]_i_11_n_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I2_O)        0.328    14.241 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_17/O
                         net (fo=3, routed)           0.961    15.202    CPU_Core_inst/CU/debugSignalsReg[835]_i_17_n_0
    SLICE_X11Y131        LUT3 (Prop_lut3_I2_O)        0.152    15.354 f  CPU_Core_inst/CU/resultReg[16]_i_22/O
                         net (fo=4, routed)           0.693    16.047    CPU_Core_inst/CU/resultReg[16]_i_22_n_0
    SLICE_X16Y129        LUT6 (Prop_lut6_I5_O)        0.326    16.373 f  CPU_Core_inst/CU/resultReg[16]_i_11/O
                         net (fo=1, routed)           0.954    17.327    CPU_Core_inst/CU/resultReg[16]_i_11_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  CPU_Core_inst/CU/resultReg[16]_i_5/O
                         net (fo=15, routed)          0.985    18.436    CPU_Core_inst/CU/debugFromCPU_Core[187]
    SLICE_X25Y124        LUT2 (Prop_lut2_I0_O)        0.124    18.560 r  CPU_Core_inst/CU/resultReg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.560    CPU_Core_inst/CU/resultReg[19]_i_32_n_0
    SLICE_X25Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  CPU_Core_inst/CU/resultReg_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.009    19.101    CPU_Core_inst/CU/resultReg_reg[19]_i_8_n_0
    SLICE_X25Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.215    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_0
    SLICE_X25Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.528 r  CPU_Core_inst/CU/resultReg_reg[26]_i_11/O[3]
                         net (fo=1, routed)           0.928    20.456    CPU_Core_inst/CU/ALU_inst/data10[27]
    SLICE_X20Y131        LUT5 (Prop_lut5_I0_O)        0.306    20.762 r  CPU_Core_inst/CU/resultReg[27]_i_14/O
                         net (fo=1, routed)           0.457    21.219    CPU_Core_inst/CU/resultReg[27]_i_14_n_0
    SLICE_X16Y132        LUT6 (Prop_lut6_I1_O)        0.124    21.343 r  CPU_Core_inst/CU/resultReg[27]_i_6/O
                         net (fo=1, routed)           0.640    21.983    CPU_Core_inst/CU/resultReg[27]_i_6_n_0
    SLICE_X16Y132        LUT6 (Prop_lut6_I5_O)        0.124    22.107 r  CPU_Core_inst/CU/resultReg[27]_i_1/O
                         net (fo=3, routed)           1.102    23.209    CPU_Core_inst/ALU_inst/debugFromCPU_Core[28]
    SLICE_X30Y124        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.592    25.897    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X30Y124        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/C
                         clock pessimism              0.248    26.145    
                         clock uncertainty           -0.082    26.063    
    SLICE_X30Y124        FDCE (Setup_fdce_C_D)       -0.028    26.035    CPU_Core_inst/ALU_inst/resultReg_reg[27]
  -------------------------------------------------------------------
                         required time                         26.035    
                         arrival time                         -23.209    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.794ns  (logic 3.967ns (23.622%)  route 12.827ns (76.378%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.902ns = ( 25.902 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y126        FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDCE (Prop_fdce_C_Q)         0.518     6.773 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=149, routed)         2.040     8.813    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X26Y139        LUT4 (Prop_lut4_I3_O)        0.152     8.965 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_10/O
                         net (fo=10, routed)          1.178    10.143    CPU_Core_inst/CU/bitManipulationValSel[1]
    SLICE_X28Y141        LUT6 (Prop_lut6_I4_O)        0.326    10.469 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_4/O
                         net (fo=1, routed)           0.692    11.161    CPU_Core_inst/CU/debugSignalsReg[84]_i_4_n_0
    SLICE_X27Y139        LUT6 (Prop_lut6_I5_O)        0.124    11.285 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=131, routed)         1.202    12.486    CPU_Core_inst/CU/debugFromCPU_Core[12]
    SLICE_X12Y137        LUT5 (Prop_lut5_I1_O)        0.148    12.634 f  CPU_Core_inst/CU/debugSignalsReg[845]_i_11/O
                         net (fo=38, routed)          1.279    13.913    CPU_Core_inst/CU/debugSignalsReg[845]_i_11_n_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I2_O)        0.328    14.241 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_17/O
                         net (fo=3, routed)           0.961    15.202    CPU_Core_inst/CU/debugSignalsReg[835]_i_17_n_0
    SLICE_X11Y131        LUT3 (Prop_lut3_I2_O)        0.152    15.354 f  CPU_Core_inst/CU/resultReg[16]_i_22/O
                         net (fo=4, routed)           0.693    16.047    CPU_Core_inst/CU/resultReg[16]_i_22_n_0
    SLICE_X16Y129        LUT6 (Prop_lut6_I5_O)        0.326    16.373 f  CPU_Core_inst/CU/resultReg[16]_i_11/O
                         net (fo=1, routed)           0.954    17.327    CPU_Core_inst/CU/resultReg[16]_i_11_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  CPU_Core_inst/CU/resultReg[16]_i_5/O
                         net (fo=15, routed)          0.958    18.409    CPU_Core_inst/CU/debugFromCPU_Core[187]
    SLICE_X24Y126        LUT2 (Prop_lut2_I1_O)        0.124    18.533 r  CPU_Core_inst/CU/resultReg[19]_i_25/O
                         net (fo=1, routed)           0.000    18.533    CPU_Core_inst/CU/resultReg[19]_i_25_n_0
    SLICE_X24Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.065 r  CPU_Core_inst/CU/resultReg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.065    CPU_Core_inst/CU/resultReg_reg[19]_i_7_n_0
    SLICE_X24Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.179 r  CPU_Core_inst/CU/resultReg_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.179    CPU_Core_inst/CU/resultReg_reg[22]_i_7_n_0
    SLICE_X24Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.293 r  CPU_Core_inst/CU/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.293    CPU_Core_inst/CU/resultReg_reg[27]_i_10_n_0
    SLICE_X24Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.627 r  CPU_Core_inst/CU/resultReg_reg[30]_i_13/O[1]
                         net (fo=1, routed)           0.607    20.234    CPU_Core_inst/CU/resultReg_reg[30]_i_13_n_6
    SLICE_X23Y130        LUT5 (Prop_lut5_I0_O)        0.303    20.537 r  CPU_Core_inst/CU/resultReg[29]_i_8/O
                         net (fo=1, routed)           0.598    21.135    CPU_Core_inst/CU/resultReg[29]_i_8_n_0
    SLICE_X18Y133        LUT6 (Prop_lut6_I1_O)        0.124    21.259 r  CPU_Core_inst/CU/resultReg[29]_i_5/O
                         net (fo=1, routed)           0.561    21.820    CPU_Core_inst/CU/resultReg[29]_i_5_n_0
    SLICE_X18Y133        LUT6 (Prop_lut6_I5_O)        0.124    21.944 r  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=3, routed)           1.105    23.049    CPU_Core_inst/ALU_inst/debugFromCPU_Core[30]
    SLICE_X24Y123        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.597    25.902    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X24Y123        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/C
                         clock pessimism              0.248    26.150    
                         clock uncertainty           -0.082    26.068    
    SLICE_X24Y123        FDCE (Setup_fdce_C_D)       -0.103    25.965    CPU_Core_inst/ALU_inst/resultReg_reg[29]
  -------------------------------------------------------------------
                         required time                         25.965    
                         arrival time                         -23.049    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.693ns  (logic 3.737ns (22.386%)  route 12.956ns (77.614%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 25.900 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y126        FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDCE (Prop_fdce_C_Q)         0.518     6.773 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=149, routed)         2.040     8.813    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X26Y139        LUT4 (Prop_lut4_I3_O)        0.152     8.965 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_10/O
                         net (fo=10, routed)          1.178    10.143    CPU_Core_inst/CU/bitManipulationValSel[1]
    SLICE_X28Y141        LUT6 (Prop_lut6_I4_O)        0.326    10.469 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_4/O
                         net (fo=1, routed)           0.692    11.161    CPU_Core_inst/CU/debugSignalsReg[84]_i_4_n_0
    SLICE_X27Y139        LUT6 (Prop_lut6_I5_O)        0.124    11.285 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=131, routed)         1.202    12.486    CPU_Core_inst/CU/debugFromCPU_Core[12]
    SLICE_X12Y137        LUT5 (Prop_lut5_I1_O)        0.148    12.634 f  CPU_Core_inst/CU/debugSignalsReg[845]_i_11/O
                         net (fo=38, routed)          1.279    13.913    CPU_Core_inst/CU/debugSignalsReg[845]_i_11_n_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I2_O)        0.328    14.241 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_17/O
                         net (fo=3, routed)           0.961    15.202    CPU_Core_inst/CU/debugSignalsReg[835]_i_17_n_0
    SLICE_X11Y131        LUT3 (Prop_lut3_I2_O)        0.152    15.354 f  CPU_Core_inst/CU/resultReg[16]_i_22/O
                         net (fo=4, routed)           0.693    16.047    CPU_Core_inst/CU/resultReg[16]_i_22_n_0
    SLICE_X16Y129        LUT6 (Prop_lut6_I5_O)        0.326    16.373 f  CPU_Core_inst/CU/resultReg[16]_i_11/O
                         net (fo=1, routed)           0.954    17.327    CPU_Core_inst/CU/resultReg[16]_i_11_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  CPU_Core_inst/CU/resultReg[16]_i_5/O
                         net (fo=15, routed)          0.985    18.436    CPU_Core_inst/CU/debugFromCPU_Core[187]
    SLICE_X25Y124        LUT2 (Prop_lut2_I0_O)        0.124    18.560 r  CPU_Core_inst/CU/resultReg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.560    CPU_Core_inst/CU/resultReg[19]_i_32_n_0
    SLICE_X25Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  CPU_Core_inst/CU/resultReg_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.009    19.101    CPU_Core_inst/CU/resultReg_reg[19]_i_8_n_0
    SLICE_X25Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.215    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_0
    SLICE_X25Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.437 r  CPU_Core_inst/CU/resultReg_reg[26]_i_11/O[0]
                         net (fo=1, routed)           0.898    20.335    CPU_Core_inst/CU/ALU_inst/data10[24]
    SLICE_X17Y128        LUT5 (Prop_lut5_I0_O)        0.299    20.634 r  CPU_Core_inst/CU/resultReg[24]_i_11/O
                         net (fo=2, routed)           0.565    21.200    CPU_Core_inst/CU/resultReg[24]_i_11_n_0
    SLICE_X15Y130        LUT6 (Prop_lut6_I5_O)        0.124    21.324 f  CPU_Core_inst/CU/resultReg[24]_i_3/O
                         net (fo=1, routed)           0.312    21.635    CPU_Core_inst/CU/resultReg[24]_i_3_n_0
    SLICE_X16Y130        LUT6 (Prop_lut6_I3_O)        0.124    21.759 r  CPU_Core_inst/CU/resultReg[24]_i_1/O
                         net (fo=2, routed)           1.189    22.949    CPU_Core_inst/ALU_inst/debugFromCPU_Core[25]
    SLICE_X24Y124        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.595    25.900    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X24Y124        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/C
                         clock pessimism              0.248    26.148    
                         clock uncertainty           -0.082    26.066    
    SLICE_X24Y124        FDCE (Setup_fdce_C_D)       -0.108    25.958    CPU_Core_inst/ALU_inst/resultReg_reg[24]
  -------------------------------------------------------------------
                         required time                         25.958    
                         arrival time                         -22.949    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[817]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.672ns  (logic 3.967ns (23.795%)  route 12.705ns (76.205%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 25.904 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y126        FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDCE (Prop_fdce_C_Q)         0.518     6.773 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=149, routed)         2.040     8.813    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X26Y139        LUT4 (Prop_lut4_I3_O)        0.152     8.965 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_10/O
                         net (fo=10, routed)          1.178    10.143    CPU_Core_inst/CU/bitManipulationValSel[1]
    SLICE_X28Y141        LUT6 (Prop_lut6_I4_O)        0.326    10.469 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_4/O
                         net (fo=1, routed)           0.692    11.161    CPU_Core_inst/CU/debugSignalsReg[84]_i_4_n_0
    SLICE_X27Y139        LUT6 (Prop_lut6_I5_O)        0.124    11.285 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=131, routed)         1.202    12.486    CPU_Core_inst/CU/debugFromCPU_Core[12]
    SLICE_X12Y137        LUT5 (Prop_lut5_I1_O)        0.148    12.634 f  CPU_Core_inst/CU/debugSignalsReg[845]_i_11/O
                         net (fo=38, routed)          1.279    13.913    CPU_Core_inst/CU/debugSignalsReg[845]_i_11_n_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I2_O)        0.328    14.241 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_17/O
                         net (fo=3, routed)           0.961    15.202    CPU_Core_inst/CU/debugSignalsReg[835]_i_17_n_0
    SLICE_X11Y131        LUT3 (Prop_lut3_I2_O)        0.152    15.354 f  CPU_Core_inst/CU/resultReg[16]_i_22/O
                         net (fo=4, routed)           0.693    16.047    CPU_Core_inst/CU/resultReg[16]_i_22_n_0
    SLICE_X16Y129        LUT6 (Prop_lut6_I5_O)        0.326    16.373 f  CPU_Core_inst/CU/resultReg[16]_i_11/O
                         net (fo=1, routed)           0.954    17.327    CPU_Core_inst/CU/resultReg[16]_i_11_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  CPU_Core_inst/CU/resultReg[16]_i_5/O
                         net (fo=15, routed)          0.958    18.409    CPU_Core_inst/CU/debugFromCPU_Core[187]
    SLICE_X24Y126        LUT2 (Prop_lut2_I1_O)        0.124    18.533 r  CPU_Core_inst/CU/resultReg[19]_i_25/O
                         net (fo=1, routed)           0.000    18.533    CPU_Core_inst/CU/resultReg[19]_i_25_n_0
    SLICE_X24Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.065 r  CPU_Core_inst/CU/resultReg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.065    CPU_Core_inst/CU/resultReg_reg[19]_i_7_n_0
    SLICE_X24Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.179 r  CPU_Core_inst/CU/resultReg_reg[22]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.179    CPU_Core_inst/CU/resultReg_reg[22]_i_7_n_0
    SLICE_X24Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.293 r  CPU_Core_inst/CU/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.293    CPU_Core_inst/CU/resultReg_reg[27]_i_10_n_0
    SLICE_X24Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.627 r  CPU_Core_inst/CU/resultReg_reg[30]_i_13/O[1]
                         net (fo=1, routed)           0.607    20.234    CPU_Core_inst/CU/resultReg_reg[30]_i_13_n_6
    SLICE_X23Y130        LUT5 (Prop_lut5_I0_O)        0.303    20.537 r  CPU_Core_inst/CU/resultReg[29]_i_8/O
                         net (fo=1, routed)           0.598    21.135    CPU_Core_inst/CU/resultReg[29]_i_8_n_0
    SLICE_X18Y133        LUT6 (Prop_lut6_I1_O)        0.124    21.259 r  CPU_Core_inst/CU/resultReg[29]_i_5/O
                         net (fo=1, routed)           0.561    21.820    CPU_Core_inst/CU/resultReg[29]_i_5_n_0
    SLICE_X18Y133        LUT6 (Prop_lut6_I5_O)        0.124    21.944 r  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=3, routed)           0.983    22.927    memoryMapping_inst/debugFromCPU_Core[740]
    SLICE_X19Y123        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[817]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.599    25.904    memoryMapping_inst/internalClk_BUFG
    SLICE_X19Y123        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[817]/C
                         clock pessimism              0.248    26.152    
                         clock uncertainty           -0.082    26.070    
    SLICE_X19Y123        FDCE (Setup_fdce_C_D)       -0.103    25.967    memoryMapping_inst/debugSignalsReg_reg[817]
  -------------------------------------------------------------------
                         required time                         25.967    
                         arrival time                         -22.927    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[852]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.644ns  (logic 4.862ns (29.211%)  route 11.782ns (70.789%))
  Logic Levels:           20  (CARRY4=9 LUT1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.902ns = ( 25.902 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y126        FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDCE (Prop_fdce_C_Q)         0.518     6.773 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=149, routed)         2.040     8.813    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X26Y139        LUT4 (Prop_lut4_I3_O)        0.152     8.965 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_10/O
                         net (fo=10, routed)          1.178    10.143    CPU_Core_inst/CU/bitManipulationValSel[1]
    SLICE_X28Y141        LUT6 (Prop_lut6_I4_O)        0.326    10.469 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_4/O
                         net (fo=1, routed)           0.692    11.161    CPU_Core_inst/CU/debugSignalsReg[84]_i_4_n_0
    SLICE_X27Y139        LUT6 (Prop_lut6_I5_O)        0.124    11.285 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=131, routed)         1.202    12.486    CPU_Core_inst/CU/debugFromCPU_Core[12]
    SLICE_X12Y137        LUT5 (Prop_lut5_I1_O)        0.148    12.634 r  CPU_Core_inst/CU/debugSignalsReg[845]_i_11/O
                         net (fo=38, routed)          1.278    13.912    CPU_Core_inst/CU/debugSignalsReg[845]_i_11_n_0
    SLICE_X13Y125        LUT6 (Prop_lut6_I4_O)        0.328    14.240 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_12/O
                         net (fo=3, routed)           0.766    15.006    CPU_Core_inst/CU/debugSignalsReg[821]_i_12_n_0
    SLICE_X13Y124        LUT5 (Prop_lut5_I1_O)        0.124    15.130 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_3/O
                         net (fo=1, routed)           0.665    15.795    CPU_Core_inst/CU/debugSignalsReg[820]_i_3_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.124    15.919 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_2/O
                         net (fo=17, routed)          0.343    16.262    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X14Y124        LUT1 (Prop_lut1_I0_O)        0.124    16.386 r  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=3, routed)           0.718    17.103    CPU_Core_inst/CU/debugFromCPU_Core[171]
    SLICE_X13Y126        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.683 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    17.683    CPU_Core_inst/CU/flagsReg_reg[0]_i_204_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.797 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_177/CO[3]
                         net (fo=1, routed)           0.000    17.797    CPU_Core_inst/CU/flagsReg_reg[0]_i_177_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.911 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    17.911    CPU_Core_inst/CU/flagsReg_reg[0]_i_176_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.025 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000    18.025    CPU_Core_inst/CU/flagsReg_reg[0]_i_132_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.139 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    18.139    CPU_Core_inst/CU/flagsReg_reg[0]_i_131_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.253 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.253    CPU_Core_inst/CU/flagsReg_reg[0]_i_85_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.566 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_41/O[3]
                         net (fo=2, routed)           0.811    19.378    CPU_Core_inst/CU/ALU_inst/CarryFlag1[28]
    SLICE_X12Y130        LUT4 (Prop_lut4_I2_O)        0.306    19.684 r  CPU_Core_inst/CU/flagsReg[0]_i_38/O
                         net (fo=1, routed)           0.000    19.684    CPU_Core_inst/CU/flagsReg[0]_i_38_n_0
    SLICE_X12Y130        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.064 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.064    CPU_Core_inst/CU/flagsReg_reg[0]_i_10_n_0
    SLICE_X12Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.318 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_5/CO[0]
                         net (fo=1, routed)           0.445    20.762    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X17Y130        LUT6 (Prop_lut6_I3_O)        0.367    21.129 r  CPU_Core_inst/CU/flagsReg[0]_i_2/O
                         net (fo=1, routed)           0.546    21.676    CPU_Core_inst/CU/flagsReg[0]_i_2_n_0
    SLICE_X21Y130        LUT2 (Prop_lut2_I0_O)        0.124    21.800 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           1.100    22.900    memoryMapping_inst/debugFromCPU_Core[775]
    SLICE_X24Y126        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[852]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.597    25.902    memoryMapping_inst/internalClk_BUFG
    SLICE_X24Y126        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[852]/C
                         clock pessimism              0.248    26.150    
                         clock uncertainty           -0.082    26.068    
    SLICE_X24Y126        FDCE (Setup_fdce_C_D)       -0.103    25.965    memoryMapping_inst/debugSignalsReg_reg[852]
  -------------------------------------------------------------------
                         required time                         25.965    
                         arrival time                         -22.900    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[815]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.623ns  (logic 3.835ns (23.070%)  route 12.788ns (76.930%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.902ns = ( 25.902 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y126        FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDCE (Prop_fdce_C_Q)         0.518     6.773 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=149, routed)         2.040     8.813    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X26Y139        LUT4 (Prop_lut4_I3_O)        0.152     8.965 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_10/O
                         net (fo=10, routed)          1.178    10.143    CPU_Core_inst/CU/bitManipulationValSel[1]
    SLICE_X28Y141        LUT6 (Prop_lut6_I4_O)        0.326    10.469 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_4/O
                         net (fo=1, routed)           0.692    11.161    CPU_Core_inst/CU/debugSignalsReg[84]_i_4_n_0
    SLICE_X27Y139        LUT6 (Prop_lut6_I5_O)        0.124    11.285 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=131, routed)         1.202    12.486    CPU_Core_inst/CU/debugFromCPU_Core[12]
    SLICE_X12Y137        LUT5 (Prop_lut5_I1_O)        0.148    12.634 f  CPU_Core_inst/CU/debugSignalsReg[845]_i_11/O
                         net (fo=38, routed)          1.279    13.913    CPU_Core_inst/CU/debugSignalsReg[845]_i_11_n_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I2_O)        0.328    14.241 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_17/O
                         net (fo=3, routed)           0.961    15.202    CPU_Core_inst/CU/debugSignalsReg[835]_i_17_n_0
    SLICE_X11Y131        LUT3 (Prop_lut3_I2_O)        0.152    15.354 f  CPU_Core_inst/CU/resultReg[16]_i_22/O
                         net (fo=4, routed)           0.693    16.047    CPU_Core_inst/CU/resultReg[16]_i_22_n_0
    SLICE_X16Y129        LUT6 (Prop_lut6_I5_O)        0.326    16.373 f  CPU_Core_inst/CU/resultReg[16]_i_11/O
                         net (fo=1, routed)           0.954    17.327    CPU_Core_inst/CU/resultReg[16]_i_11_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  CPU_Core_inst/CU/resultReg[16]_i_5/O
                         net (fo=15, routed)          0.985    18.436    CPU_Core_inst/CU/debugFromCPU_Core[187]
    SLICE_X25Y124        LUT2 (Prop_lut2_I0_O)        0.124    18.560 r  CPU_Core_inst/CU/resultReg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.560    CPU_Core_inst/CU/resultReg[19]_i_32_n_0
    SLICE_X25Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  CPU_Core_inst/CU/resultReg_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.009    19.101    CPU_Core_inst/CU/resultReg_reg[19]_i_8_n_0
    SLICE_X25Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.215 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.215    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_0
    SLICE_X25Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.528 r  CPU_Core_inst/CU/resultReg_reg[26]_i_11/O[3]
                         net (fo=1, routed)           0.928    20.456    CPU_Core_inst/CU/ALU_inst/data10[27]
    SLICE_X20Y131        LUT5 (Prop_lut5_I0_O)        0.306    20.762 r  CPU_Core_inst/CU/resultReg[27]_i_14/O
                         net (fo=1, routed)           0.457    21.219    CPU_Core_inst/CU/resultReg[27]_i_14_n_0
    SLICE_X16Y132        LUT6 (Prop_lut6_I1_O)        0.124    21.343 r  CPU_Core_inst/CU/resultReg[27]_i_6/O
                         net (fo=1, routed)           0.640    21.983    CPU_Core_inst/CU/resultReg[27]_i_6_n_0
    SLICE_X16Y132        LUT6 (Prop_lut6_I5_O)        0.124    22.107 r  CPU_Core_inst/CU/resultReg[27]_i_1/O
                         net (fo=3, routed)           0.771    22.878    memoryMapping_inst/debugFromCPU_Core[738]
    SLICE_X17Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[815]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.597    25.902    memoryMapping_inst/internalClk_BUFG
    SLICE_X17Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[815]/C
                         clock pessimism              0.248    26.150    
                         clock uncertainty           -0.082    26.068    
    SLICE_X17Y124        FDCE (Setup_fdce_C_D)       -0.067    26.001    memoryMapping_inst/debugSignalsReg_reg[815]
  -------------------------------------------------------------------
                         required time                         26.001    
                         arrival time                         -22.878    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[811]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.627ns  (logic 3.721ns (22.379%)  route 12.906ns (77.621%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y126        FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDCE (Prop_fdce_C_Q)         0.518     6.773 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=149, routed)         2.040     8.813    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X26Y139        LUT4 (Prop_lut4_I3_O)        0.152     8.965 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_10/O
                         net (fo=10, routed)          1.178    10.143    CPU_Core_inst/CU/bitManipulationValSel[1]
    SLICE_X28Y141        LUT6 (Prop_lut6_I4_O)        0.326    10.469 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_4/O
                         net (fo=1, routed)           0.692    11.161    CPU_Core_inst/CU/debugSignalsReg[84]_i_4_n_0
    SLICE_X27Y139        LUT6 (Prop_lut6_I5_O)        0.124    11.285 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=131, routed)         1.202    12.486    CPU_Core_inst/CU/debugFromCPU_Core[12]
    SLICE_X12Y137        LUT5 (Prop_lut5_I1_O)        0.148    12.634 f  CPU_Core_inst/CU/debugSignalsReg[845]_i_11/O
                         net (fo=38, routed)          1.279    13.913    CPU_Core_inst/CU/debugSignalsReg[845]_i_11_n_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I2_O)        0.328    14.241 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_17/O
                         net (fo=3, routed)           0.961    15.202    CPU_Core_inst/CU/debugSignalsReg[835]_i_17_n_0
    SLICE_X11Y131        LUT3 (Prop_lut3_I2_O)        0.152    15.354 f  CPU_Core_inst/CU/resultReg[16]_i_22/O
                         net (fo=4, routed)           0.693    16.047    CPU_Core_inst/CU/resultReg[16]_i_22_n_0
    SLICE_X16Y129        LUT6 (Prop_lut6_I5_O)        0.326    16.373 f  CPU_Core_inst/CU/resultReg[16]_i_11/O
                         net (fo=1, routed)           0.954    17.327    CPU_Core_inst/CU/resultReg[16]_i_11_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  CPU_Core_inst/CU/resultReg[16]_i_5/O
                         net (fo=15, routed)          0.958    18.409    CPU_Core_inst/CU/debugFromCPU_Core[187]
    SLICE_X24Y126        LUT2 (Prop_lut2_I1_O)        0.124    18.533 r  CPU_Core_inst/CU/resultReg[19]_i_25/O
                         net (fo=1, routed)           0.000    18.533    CPU_Core_inst/CU/resultReg[19]_i_25_n_0
    SLICE_X24Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.065 r  CPU_Core_inst/CU/resultReg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.065    CPU_Core_inst/CU/resultReg_reg[19]_i_7_n_0
    SLICE_X24Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.378 r  CPU_Core_inst/CU/resultReg_reg[22]_i_7/O[3]
                         net (fo=1, routed)           0.890    20.268    CPU_Core_inst/CU/resultReg_reg[22]_i_7_n_4
    SLICE_X18Y127        LUT5 (Prop_lut5_I0_O)        0.306    20.574 r  CPU_Core_inst/CU/resultReg[23]_i_9/O
                         net (fo=1, routed)           0.650    21.223    CPU_Core_inst/CU/resultReg[23]_i_9_n_0
    SLICE_X15Y131        LUT6 (Prop_lut6_I5_O)        0.124    21.347 f  CPU_Core_inst/CU/resultReg[23]_i_3/O
                         net (fo=1, routed)           0.497    21.844    CPU_Core_inst/CU/resultReg[23]_i_3_n_0
    SLICE_X16Y131        LUT6 (Prop_lut6_I2_O)        0.124    21.968 r  CPU_Core_inst/CU/resultReg[23]_i_1/O
                         net (fo=3, routed)           0.915    22.882    memoryMapping_inst/debugFromCPU_Core[734]
    SLICE_X20Y123        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[811]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.598    25.903    memoryMapping_inst/internalClk_BUFG
    SLICE_X20Y123        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[811]/C
                         clock pessimism              0.248    26.151    
                         clock uncertainty           -0.082    26.069    
    SLICE_X20Y123        FDCE (Setup_fdce_C_D)       -0.058    26.011    memoryMapping_inst/debugSignalsReg_reg[811]
  -------------------------------------------------------------------
                         required time                         26.011    
                         arrival time                         -22.882    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.450ns  (logic 3.721ns (22.620%)  route 12.729ns (77.380%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 25.900 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y126        FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDCE (Prop_fdce_C_Q)         0.518     6.773 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=149, routed)         2.040     8.813    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X26Y139        LUT4 (Prop_lut4_I3_O)        0.152     8.965 r  CPU_Core_inst/CU/debugSignalsReg[86]_i_10/O
                         net (fo=10, routed)          1.178    10.143    CPU_Core_inst/CU/bitManipulationValSel[1]
    SLICE_X28Y141        LUT6 (Prop_lut6_I4_O)        0.326    10.469 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_4/O
                         net (fo=1, routed)           0.692    11.161    CPU_Core_inst/CU/debugSignalsReg[84]_i_4_n_0
    SLICE_X27Y139        LUT6 (Prop_lut6_I5_O)        0.124    11.285 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=131, routed)         1.202    12.486    CPU_Core_inst/CU/debugFromCPU_Core[12]
    SLICE_X12Y137        LUT5 (Prop_lut5_I1_O)        0.148    12.634 f  CPU_Core_inst/CU/debugSignalsReg[845]_i_11/O
                         net (fo=38, routed)          1.279    13.913    CPU_Core_inst/CU/debugSignalsReg[845]_i_11_n_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I2_O)        0.328    14.241 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_17/O
                         net (fo=3, routed)           0.961    15.202    CPU_Core_inst/CU/debugSignalsReg[835]_i_17_n_0
    SLICE_X11Y131        LUT3 (Prop_lut3_I2_O)        0.152    15.354 f  CPU_Core_inst/CU/resultReg[16]_i_22/O
                         net (fo=4, routed)           0.693    16.047    CPU_Core_inst/CU/resultReg[16]_i_22_n_0
    SLICE_X16Y129        LUT6 (Prop_lut6_I5_O)        0.326    16.373 f  CPU_Core_inst/CU/resultReg[16]_i_11/O
                         net (fo=1, routed)           0.954    17.327    CPU_Core_inst/CU/resultReg[16]_i_11_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  CPU_Core_inst/CU/resultReg[16]_i_5/O
                         net (fo=15, routed)          0.958    18.409    CPU_Core_inst/CU/debugFromCPU_Core[187]
    SLICE_X24Y126        LUT2 (Prop_lut2_I1_O)        0.124    18.533 r  CPU_Core_inst/CU/resultReg[19]_i_25/O
                         net (fo=1, routed)           0.000    18.533    CPU_Core_inst/CU/resultReg[19]_i_25_n_0
    SLICE_X24Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.065 r  CPU_Core_inst/CU/resultReg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.065    CPU_Core_inst/CU/resultReg_reg[19]_i_7_n_0
    SLICE_X24Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.378 r  CPU_Core_inst/CU/resultReg_reg[22]_i_7/O[3]
                         net (fo=1, routed)           0.890    20.268    CPU_Core_inst/CU/resultReg_reg[22]_i_7_n_4
    SLICE_X18Y127        LUT5 (Prop_lut5_I0_O)        0.306    20.574 r  CPU_Core_inst/CU/resultReg[23]_i_9/O
                         net (fo=1, routed)           0.650    21.223    CPU_Core_inst/CU/resultReg[23]_i_9_n_0
    SLICE_X15Y131        LUT6 (Prop_lut6_I5_O)        0.124    21.347 f  CPU_Core_inst/CU/resultReg[23]_i_3/O
                         net (fo=1, routed)           0.497    21.844    CPU_Core_inst/CU/resultReg[23]_i_3_n_0
    SLICE_X16Y131        LUT6 (Prop_lut6_I2_O)        0.124    21.968 r  CPU_Core_inst/CU/resultReg[23]_i_1/O
                         net (fo=3, routed)           0.737    22.705    CPU_Core_inst/ALU_inst/debugFromCPU_Core[24]
    SLICE_X26Y125        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.595    25.900    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X26Y125        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/C
                         clock pessimism              0.248    26.148    
                         clock uncertainty           -0.082    26.066    
    SLICE_X26Y125        FDCE (Setup_fdce_C_D)       -0.058    26.008    CPU_Core_inst/ALU_inst/resultReg_reg[23]
  -------------------------------------------------------------------
                         required time                         26.008    
                         arrival time                         -22.705    
  -------------------------------------------------------------------
                         slack                                  3.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[9][12]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[544]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.775%)  route 0.232ns (62.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.638     1.867    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y135        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.141     2.008 r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][12]/Q
                         net (fo=4, routed)           0.232     2.240    memoryMapping_inst/debugFromCPU_Core[467]
    SLICE_X34Y135        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[544]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.911     2.417    memoryMapping_inst/internalClk_BUFG
    SLICE_X34Y135        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[544]/C
                         clock pessimism             -0.286     2.130    
    SLICE_X34Y135        FDCE (Hold_fdce_C_D)         0.063     2.193    memoryMapping_inst/debugSignalsReg_reg[544]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[6][12]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[448]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.716%)  route 0.211ns (56.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.636     1.865    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X38Y132        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDCE (Prop_fdce_C_Q)         0.164     2.029 r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][12]/Q
                         net (fo=4, routed)           0.211     2.240    memoryMapping_inst/debugFromCPU_Core[371]
    SLICE_X34Y134        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[448]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.910     2.416    memoryMapping_inst/internalClk_BUFG
    SLICE_X34Y134        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[448]/C
                         clock pessimism             -0.286     2.129    
    SLICE_X34Y134        FDCE (Hold_fdce_C_D)         0.063     2.192    memoryMapping_inst/debugSignalsReg_reg[448]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[12][31]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[659]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.952%)  route 0.236ns (59.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.642     1.871    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X38Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[12][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        FDCE (Prop_fdce_C_Q)         0.164     2.035 r  CPU_Core_inst/RegisterFile_inst/registers_reg[12][31]/Q
                         net (fo=4, routed)           0.236     2.271    memoryMapping_inst/debugFromCPU_Core[582]
    SLICE_X33Y143        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[659]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.916     2.422    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y143        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[659]/C
                         clock pessimism             -0.286     2.135    
    SLICE_X33Y143        FDCE (Hold_fdce_C_D)         0.066     2.201    memoryMapping_inst/debugSignalsReg_reg[659]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[10][29]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[593]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.796%)  route 0.264ns (65.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.641     1.870    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y140        FDCE (Prop_fdce_C_Q)         0.141     2.011 r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][29]/Q
                         net (fo=4, routed)           0.264     2.275    memoryMapping_inst/debugFromCPU_Core[516]
    SLICE_X35Y141        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[593]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.915     2.421    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y141        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[593]/C
                         clock pessimism             -0.286     2.134    
    SLICE_X35Y141        FDCE (Hold_fdce_C_D)         0.070     2.204    memoryMapping_inst/debugSignalsReg_reg[593]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer2_inst/previousModeReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer2_inst/countReg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.227ns (51.888%)  route 0.210ns (48.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.639     1.868    memoryMapping_inst/hardwareTimer2_inst/internalClk_BUFG
    SLICE_X37Y112        FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/previousModeReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDCE (Prop_fdce_C_Q)         0.128     1.996 r  memoryMapping_inst/hardwareTimer2_inst/previousModeReg_reg[0]/Q
                         net (fo=18, routed)          0.210     2.206    memoryMapping_inst/hardwareTimer2_inst/previousModeReg_reg_n_0_[0]
    SLICE_X35Y111        LUT6 (Prop_lut6_I5_O)        0.099     2.305 r  memoryMapping_inst/hardwareTimer2_inst/countReg[15]_i_2__0/O
                         net (fo=1, routed)           0.000     2.305    memoryMapping_inst/hardwareTimer2_inst/countReg[15]_i_2__0_n_0
    SLICE_X35Y111        FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/countReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.914     2.420    memoryMapping_inst/hardwareTimer2_inst/internalClk_BUFG
    SLICE_X35Y111        FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/countReg_reg[15]/C
                         clock pessimism             -0.286     2.133    
    SLICE_X35Y111        FDCE (Hold_fdce_C_D)         0.092     2.225    memoryMapping_inst/hardwareTimer2_inst/countReg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer2_inst/previousModeReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer2_inst/countReg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.227ns (51.770%)  route 0.211ns (48.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.639     1.868    memoryMapping_inst/hardwareTimer2_inst/internalClk_BUFG
    SLICE_X37Y112        FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/previousModeReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDCE (Prop_fdce_C_Q)         0.128     1.996 r  memoryMapping_inst/hardwareTimer2_inst/previousModeReg_reg[0]/Q
                         net (fo=18, routed)          0.211     2.207    memoryMapping_inst/hardwareTimer2_inst/previousModeReg_reg_n_0_[0]
    SLICE_X35Y111        LUT6 (Prop_lut6_I5_O)        0.099     2.306 r  memoryMapping_inst/hardwareTimer2_inst/countReg[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.306    memoryMapping_inst/hardwareTimer2_inst/countReg[13]_i_1__0_n_0
    SLICE_X35Y111        FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/countReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.914     2.420    memoryMapping_inst/hardwareTimer2_inst/internalClk_BUFG
    SLICE_X35Y111        FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/countReg_reg[13]/C
                         clock pessimism             -0.286     2.133    
    SLICE_X35Y111        FDCE (Hold_fdce_C_D)         0.091     2.224    memoryMapping_inst/hardwareTimer2_inst/countReg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[0][29]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[273]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.405%)  route 0.269ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.642     1.871    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X40Y141        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y141        FDCE (Prop_fdce_C_Q)         0.141     2.012 r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][29]/Q
                         net (fo=4, routed)           0.269     2.280    memoryMapping_inst/debugFromCPU_Core[196]
    SLICE_X34Y142        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[273]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.915     2.421    memoryMapping_inst/internalClk_BUFG
    SLICE_X34Y142        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[273]/C
                         clock pessimism             -0.286     2.134    
    SLICE_X34Y142        FDCE (Hold_fdce_C_D)         0.059     2.193    memoryMapping_inst/debugSignalsReg_reg[273]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/instructionReg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.425%)  route 0.232ns (58.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.629     1.858    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X34Y125        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDCE (Prop_fdce_C_Q)         0.164     2.022 r  CPU_Core_inst/CU/instructionReg_reg[13]/Q
                         net (fo=7, routed)           0.232     2.254    memoryMapping_inst/debugFromCPU_Core[22]
    SLICE_X40Y125        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.900     2.406    memoryMapping_inst/internalClk_BUFG
    SLICE_X40Y125        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[46]/C
                         clock pessimism             -0.286     2.119    
    SLICE_X40Y125        FDCE (Hold_fdce_C_D)         0.046     2.165    memoryMapping_inst/debugSignalsReg_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[2][29]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[337]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.177%)  route 0.255ns (60.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.642     1.871    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X38Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y144        FDCE (Prop_fdce_C_Q)         0.164     2.035 r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][29]/Q
                         net (fo=4, routed)           0.255     2.289    memoryMapping_inst/debugFromCPU_Core[260]
    SLICE_X34Y142        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[337]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.915     2.421    memoryMapping_inst/internalClk_BUFG
    SLICE_X34Y142        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[337]/C
                         clock pessimism             -0.286     2.134    
    SLICE_X34Y142        FDCE (Hold_fdce_C_D)         0.063     2.197    memoryMapping_inst/debugSignalsReg_reg[337]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[3][9]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[349]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.935%)  route 0.238ns (65.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.643     1.872    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X41Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144        FDCE (Prop_fdce_C_Q)         0.128     2.000 r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][9]/Q
                         net (fo=4, routed)           0.238     2.238    memoryMapping_inst/debugFromCPU_Core[272]
    SLICE_X34Y142        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[349]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.915     2.421    memoryMapping_inst/internalClk_BUFG
    SLICE_X34Y142        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[349]/C
                         clock pessimism             -0.286     2.134    
    SLICE_X34Y142        FDCE (Hold_fdce_C_D)         0.010     2.144    memoryMapping_inst/debugSignalsReg_reg[349]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         internalClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ClockGenerator/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23     ram_inst/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    internalClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X25Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X27Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X24Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X26Y125    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X24Y124    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X26Y123    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X26Y123    CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X25Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X25Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y125    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y125    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y124    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y124    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X25Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X25Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X27Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y125    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y125    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y124    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y124    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack       11.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[208]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 0.580ns (7.565%)  route 7.087ns (92.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.456     6.711 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.536     7.247    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.124     7.371 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        6.551    13.923    memoryMapping_inst/reset
    SLICE_X10Y124        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[208]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.598    25.903    memoryMapping_inst/internalClk_BUFG
    SLICE_X10Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[208]/C
                         clock pessimism              0.248    26.151    
                         clock uncertainty           -0.082    26.069    
    SLICE_X10Y124        FDCE (Recov_fdce_C_CLR)     -0.319    25.750    memoryMapping_inst/debugSignalsReg_reg[208]
  -------------------------------------------------------------------
                         required time                         25.750    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                 11.828    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[209]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 0.580ns (7.565%)  route 7.087ns (92.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.456     6.711 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.536     7.247    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.124     7.371 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        6.551    13.923    memoryMapping_inst/reset
    SLICE_X10Y124        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[209]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.598    25.903    memoryMapping_inst/internalClk_BUFG
    SLICE_X10Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[209]/C
                         clock pessimism              0.248    26.151    
                         clock uncertainty           -0.082    26.069    
    SLICE_X10Y124        FDCE (Recov_fdce_C_CLR)     -0.319    25.750    memoryMapping_inst/debugSignalsReg_reg[209]
  -------------------------------------------------------------------
                         required time                         25.750    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                 11.828    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[210]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 0.580ns (7.565%)  route 7.087ns (92.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.456     6.711 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.536     7.247    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.124     7.371 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        6.551    13.923    memoryMapping_inst/reset
    SLICE_X10Y124        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[210]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.598    25.903    memoryMapping_inst/internalClk_BUFG
    SLICE_X10Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[210]/C
                         clock pessimism              0.248    26.151    
                         clock uncertainty           -0.082    26.069    
    SLICE_X10Y124        FDCE (Recov_fdce_C_CLR)     -0.319    25.750    memoryMapping_inst/debugSignalsReg_reg[210]
  -------------------------------------------------------------------
                         required time                         25.750    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                 11.828    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[216]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 0.580ns (7.565%)  route 7.087ns (92.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 25.903 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.456     6.711 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.536     7.247    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.124     7.371 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        6.551    13.923    memoryMapping_inst/reset
    SLICE_X10Y124        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[216]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.598    25.903    memoryMapping_inst/internalClk_BUFG
    SLICE_X10Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[216]/C
                         clock pessimism              0.248    26.151    
                         clock uncertainty           -0.082    26.069    
    SLICE_X10Y124        FDCE (Recov_fdce_C_CLR)     -0.319    25.750    memoryMapping_inst/debugSignalsReg_reg[216]
  -------------------------------------------------------------------
                         required time                         25.750    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                 11.828    

Slack (MET) :             11.902ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][4]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 0.580ns (7.710%)  route 6.942ns (92.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 25.918 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.456     6.711 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.536     7.247    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.124     7.371 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        6.407    13.778    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X22Y145        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.613    25.918    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X22Y145        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][4]/C
                         clock pessimism              0.248    26.166    
                         clock uncertainty           -0.082    26.084    
    SLICE_X22Y145        FDCE (Recov_fdce_C_CLR)     -0.405    25.679    CPU_Core_inst/RegisterFile_inst/registers_reg[3][4]
  -------------------------------------------------------------------
                         required time                         25.679    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                 11.902    

Slack (MET) :             11.906ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[7][4]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 0.580ns (7.715%)  route 6.938ns (92.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 25.918 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.456     6.711 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.536     7.247    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.124     7.371 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        6.402    13.773    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X23Y145        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[7][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.613    25.918    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X23Y145        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][4]/C
                         clock pessimism              0.248    26.166    
                         clock uncertainty           -0.082    26.084    
    SLICE_X23Y145        FDCE (Recov_fdce_C_CLR)     -0.405    25.679    CPU_Core_inst/RegisterFile_inst/registers_reg[7][4]
  -------------------------------------------------------------------
                         required time                         25.679    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                 11.906    

Slack (MET) :             12.081ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[0][0]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 0.580ns (7.898%)  route 6.763ns (92.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 25.918 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.456     6.711 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.536     7.247    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.124     7.371 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        6.228    13.599    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X22Y144        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.613    25.918    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X22Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][0]/C
                         clock pessimism              0.248    26.166    
                         clock uncertainty           -0.082    26.084    
    SLICE_X22Y144        FDCE (Recov_fdce_C_CLR)     -0.405    25.679    CPU_Core_inst/RegisterFile_inst/registers_reg[0][0]
  -------------------------------------------------------------------
                         required time                         25.679    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                 12.081    

Slack (MET) :             12.081ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[0][3]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 0.580ns (7.898%)  route 6.763ns (92.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 25.918 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.456     6.711 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.536     7.247    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.124     7.371 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        6.228    13.599    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X22Y144        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.613    25.918    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X22Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][3]/C
                         clock pessimism              0.248    26.166    
                         clock uncertainty           -0.082    26.084    
    SLICE_X22Y144        FDCE (Recov_fdce_C_CLR)     -0.405    25.679    CPU_Core_inst/RegisterFile_inst/registers_reg[0][3]
  -------------------------------------------------------------------
                         required time                         25.679    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                 12.081    

Slack (MET) :             12.081ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[0][4]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 0.580ns (7.898%)  route 6.763ns (92.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 25.918 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.456     6.711 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.536     7.247    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.124     7.371 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        6.228    13.599    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X22Y144        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.613    25.918    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X22Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][4]/C
                         clock pessimism              0.248    26.166    
                         clock uncertainty           -0.082    26.084    
    SLICE_X22Y144        FDCE (Recov_fdce_C_CLR)     -0.405    25.679    CPU_Core_inst/RegisterFile_inst/registers_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.679    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                 12.081    

Slack (MET) :             12.081ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[0][6]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 0.580ns (7.898%)  route 6.763ns (92.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 25.918 - 20.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.718     6.255    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.456     6.711 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.536     7.247    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.124     7.371 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        6.228    13.599    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X22Y144        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.613    25.918    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X22Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][6]/C
                         clock pessimism              0.248    26.166    
                         clock uncertainty           -0.082    26.084    
    SLICE_X22Y144        FDCE (Recov_fdce_C_CLR)     -0.405    25.679    CPU_Core_inst/RegisterFile_inst/registers_reg[0][6]
  -------------------------------------------------------------------
                         required time                         25.679    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                 12.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1015]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.917%)  route 0.416ns (69.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.632     1.861    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.141     2.002 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.196     2.197    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.045     2.242 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        0.220     2.462    memoryMapping_inst/reset
    SLICE_X49Y124        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1015]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.903     2.409    memoryMapping_inst/internalClk_BUFG
    SLICE_X49Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1015]/C
                         clock pessimism             -0.515     1.894    
    SLICE_X49Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.802    memoryMapping_inst/debugSignalsReg_reg[1015]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1016]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.917%)  route 0.416ns (69.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.632     1.861    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.141     2.002 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.196     2.197    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.045     2.242 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        0.220     2.462    memoryMapping_inst/reset
    SLICE_X49Y124        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1016]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.903     2.409    memoryMapping_inst/internalClk_BUFG
    SLICE_X49Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1016]/C
                         clock pessimism             -0.515     1.894    
    SLICE_X49Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.802    memoryMapping_inst/debugSignalsReg_reg[1016]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1017]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.186ns (30.917%)  route 0.416ns (69.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.632     1.861    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.141     2.002 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.196     2.197    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.045     2.242 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        0.220     2.462    memoryMapping_inst/reset
    SLICE_X49Y124        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1017]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.903     2.409    memoryMapping_inst/internalClk_BUFG
    SLICE_X49Y124        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1017]/C
                         clock pessimism             -0.515     1.894    
    SLICE_X49Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.802    memoryMapping_inst/debugSignalsReg_reg[1017]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[21]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.601%)  route 0.488ns (72.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.632     1.861    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.141     2.002 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.196     2.197    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.045     2.242 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        0.292     2.535    memoryMapping_inst/reset
    SLICE_X49Y123        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.904     2.410    memoryMapping_inst/internalClk_BUFG
    SLICE_X49Y123        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[21]/C
                         clock pessimism             -0.515     1.895    
    SLICE_X49Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.803    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[26]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.601%)  route 0.488ns (72.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.632     1.861    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.141     2.002 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.196     2.197    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.045     2.242 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        0.292     2.535    memoryMapping_inst/reset
    SLICE_X49Y123        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.904     2.410    memoryMapping_inst/internalClk_BUFG
    SLICE_X49Y123        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[26]/C
                         clock pessimism             -0.515     1.895    
    SLICE_X49Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.803    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[27]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.424%)  route 0.492ns (72.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.632     1.861    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.141     2.002 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.196     2.197    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.045     2.242 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        0.296     2.539    memoryMapping_inst/IO_SevenSegmentDisplay_inst/reset
    SLICE_X48Y123        FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.904     2.410    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X48Y123        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[27]/C
                         clock pessimism             -0.515     1.895    
    SLICE_X48Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[28]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.424%)  route 0.492ns (72.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.632     1.861    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.141     2.002 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.196     2.197    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.045     2.242 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        0.296     2.539    memoryMapping_inst/IO_SevenSegmentDisplay_inst/reset
    SLICE_X48Y123        FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.904     2.410    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X48Y123        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[28]/C
                         clock pessimism             -0.515     1.895    
    SLICE_X48Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[29]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.424%)  route 0.492ns (72.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.632     1.861    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.141     2.002 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.196     2.197    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.045     2.242 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        0.296     2.539    memoryMapping_inst/IO_SevenSegmentDisplay_inst/reset
    SLICE_X48Y123        FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.904     2.410    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X48Y123        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[29]/C
                         clock pessimism             -0.515     1.895    
    SLICE_X48Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[30]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.424%)  route 0.492ns (72.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.632     1.861    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.141     2.002 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.196     2.197    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.045     2.242 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        0.296     2.539    memoryMapping_inst/IO_SevenSegmentDisplay_inst/reset
    SLICE_X48Y123        FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.904     2.410    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X48Y123        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[30]/C
                         clock pessimism             -0.515     1.895    
    SLICE_X48Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/procState_reg[0]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.426%)  route 0.546ns (74.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.632     1.861    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y125        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.141     2.002 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.196     2.197    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X48Y125        LUT2 (Prop_lut2_I1_O)        0.045     2.242 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3351, routed)        0.350     2.592    CPU_Core_inst/CU/AR[0]
    SLICE_X46Y126        FDCE                                         f  CPU_Core_inst/CU/procState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.902     2.408    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X46Y126        FDCE                                         r  CPU_Core_inst/CU/procState_reg[0]/C
                         clock pessimism             -0.515     1.893    
    SLICE_X46Y126        FDCE (Remov_fdce_C_CLR)     -0.067     1.826    CPU_Core_inst/CU/procState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.767    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     7.691    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.779 f  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.793    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  internalClk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.432ns  (logic 7.225ns (32.207%)  route 15.207ns (67.793%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT2=1 LUT6=4 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.729     6.266    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X12Y118        FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDCE (Prop_fdce_C_Q)         0.518     6.784 f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/Q
                         net (fo=19, routed)          0.870     7.655    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[0]
    SLICE_X16Y118        LUT1 (Prop_lut1_I0_O)        0.124     7.779 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_143/O
                         net (fo=1, routed)           0.000     7.779    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_143_n_0
    SLICE_X16Y118        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.203 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_58/O[1]
                         net (fo=2, routed)           0.864     9.066    memoryMapping_inst/serialInterface_inst/PCOUT[1]
    SLICE_X17Y118        LUT2 (Prop_lut2_I0_O)        0.303     9.369 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_90/O
                         net (fo=1, routed)           0.000     9.369    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_90_n_0
    SLICE_X17Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.949 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_40/O[2]
                         net (fo=124, routed)         7.022    16.971    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_40_n_5
    SLICE_X28Y135        MUXF7 (Prop_muxf7_S_O)       0.474    17.445 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_311/O
                         net (fo=1, routed)           0.000    17.445    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_311_n_0
    SLICE_X28Y135        MUXF8 (Prop_muxf8_I0_O)      0.104    17.549 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_158/O
                         net (fo=1, routed)           0.981    18.530    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_158_n_0
    SLICE_X30Y135        LUT6 (Prop_lut6_I1_O)        0.316    18.846 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_70/O
                         net (fo=1, routed)           0.000    18.846    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_70_n_0
    SLICE_X30Y135        MUXF7 (Prop_muxf7_I0_O)      0.209    19.055 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_31/O
                         net (fo=1, routed)           0.000    19.055    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_31_n_0
    SLICE_X30Y135        MUXF8 (Prop_muxf8_I1_O)      0.088    19.143 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_16/O
                         net (fo=1, routed)           1.537    20.680    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_16_n_0
    SLICE_X30Y121        LUT6 (Prop_lut6_I5_O)        0.319    20.999 f  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.350    22.349    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I1_O)        0.124    22.473 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.263    22.736    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I0_O)        0.124    22.860 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.321    25.181    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    28.699 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    28.699    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.601ns  (logic 5.946ns (33.782%)  route 11.655ns (66.218%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.735     6.272    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y105        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.456     6.728 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=11, routed)          0.965     7.694    memoryMapping_inst/SevenSegmentDisplayDataReg_reg_n_0_[0]
    SLICE_X37Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.818 r  memoryMapping_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.831     8.648    memoryMapping_inst/g0_b0_i_12_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.243 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.243    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.360 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.360    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.579 f  memoryMapping_inst/g0_b0__0_i_9/O[0]
                         net (fo=1, routed)           0.661    10.241    memoryMapping_inst/p_1_out2_in[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.295    10.536 f  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.667    11.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.326 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.813    12.140    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.124    12.264 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0/O
                         net (fo=1, routed)           0.955    13.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I1_O)        0.124    13.342 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.999    14.341    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.465 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.635    15.099    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I0_O)        0.124    15.223 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           5.130    20.353    sevenSegmentLEDs[0]_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    23.873 r  sevenSegmentLEDs[0][4]_INST_0/O
                         net (fo=0)                   0.000    23.873    sevenSegmentLEDs[0][4]
    U5                                                                r  sevenSegmentLEDs[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.478ns  (logic 6.198ns (35.460%)  route 11.280ns (64.540%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.735     6.272    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y105        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.456     6.728 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=11, routed)          0.965     7.694    memoryMapping_inst/SevenSegmentDisplayDataReg_reg_n_0_[0]
    SLICE_X37Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.818 r  memoryMapping_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.831     8.648    memoryMapping_inst/g0_b0_i_12_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.243 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.243    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.360 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.360    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.579 r  memoryMapping_inst/g0_b0__0_i_9/O[0]
                         net (fo=1, routed)           0.661    10.241    memoryMapping_inst/p_1_out2_in[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.295    10.536 r  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.667    11.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.961    12.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.152    12.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__0/O
                         net (fo=1, routed)           0.978    13.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__0_n_0
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.332    13.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_6/O
                         net (fo=1, routed)           0.422    14.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_6_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.295 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.818    15.113    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.237 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           4.977    20.214    sevenSegmentLEDs[0]_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    23.750 r  sevenSegmentLEDs[0][3]_INST_0/O
                         net (fo=0)                   0.000    23.750    sevenSegmentLEDs[0][3]
    V8                                                                r  sevenSegmentLEDs[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.988ns  (logic 6.178ns (36.367%)  route 10.810ns (63.633%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.735     6.272    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y105        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.456     6.728 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=11, routed)          0.965     7.694    memoryMapping_inst/SevenSegmentDisplayDataReg_reg_n_0_[0]
    SLICE_X37Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.818 r  memoryMapping_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.831     8.648    memoryMapping_inst/g0_b0_i_12_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.243 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.243    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.360 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.360    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.477 r  memoryMapping_inst/g0_b0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.477    memoryMapping_inst/g0_b0__0_i_9_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.696 r  memoryMapping_inst/g0_b0__1_i_9/O[0]
                         net (fo=1, routed)           0.859    10.556    memoryMapping_inst/p_0_out2_in[1]
    SLICE_X39Y103        LUT6 (Prop_lut6_I0_O)        0.295    10.851 r  memoryMapping_inst/g0_b0__1_i_7/O
                         net (fo=1, routed)           0.597    11.448    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_1
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_2/O
                         net (fo=7, routed)           0.826    12.397    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_2_n_0
    SLICE_X40Y101        LUT5 (Prop_lut5_I1_O)        0.152    12.549 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1__1/O
                         net (fo=1, routed)           0.957    13.506    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1__1_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I2_O)        0.326    13.832 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.723    14.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.680 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           5.052    19.732    sevenSegmentLEDs[0]_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    23.261 r  sevenSegmentLEDs[0][1]_INST_0/O
                         net (fo=0)                   0.000    23.261    sevenSegmentLEDs[0][1]
    W6                                                                r  sevenSegmentLEDs[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.958ns  (logic 5.937ns (35.008%)  route 11.021ns (64.992%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.735     6.272    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y105        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.456     6.728 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=11, routed)          0.965     7.694    memoryMapping_inst/SevenSegmentDisplayDataReg_reg_n_0_[0]
    SLICE_X37Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.818 r  memoryMapping_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.831     8.648    memoryMapping_inst/g0_b0_i_12_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.243 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.243    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.360 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.360    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.579 r  memoryMapping_inst/g0_b0__0_i_9/O[0]
                         net (fo=1, routed)           0.661    10.241    memoryMapping_inst/p_1_out2_in[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.295    10.536 r  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.667    11.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.958    12.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.124    12.409 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0/O
                         net (fo=1, routed)           0.668    13.076    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.124    13.200 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.981    14.181    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.305 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.161    14.466    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2_n_0
    SLICE_X42Y98         LUT5 (Prop_lut5_I4_O)        0.124    14.590 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           5.130    19.720    sevenSegmentLEDs[0]_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    23.230 r  sevenSegmentLEDs[0][0]_INST_0/O
                         net (fo=0)                   0.000    23.230    sevenSegmentLEDs[0][0]
    W7                                                                r  sevenSegmentLEDs[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.694ns  (logic 5.831ns (34.931%)  route 10.863ns (65.069%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.735     6.272    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y105        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.456     6.728 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=11, routed)          0.965     7.694    memoryMapping_inst/SevenSegmentDisplayDataReg_reg_n_0_[0]
    SLICE_X37Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.818 r  memoryMapping_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.831     8.648    memoryMapping_inst/g0_b0_i_12_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.243 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.243    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.566 r  memoryMapping_inst/g0_b0_i_11/O[1]
                         net (fo=1, routed)           0.645    10.211    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_3[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.306    10.517 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.469    10.987    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_10_n_0
    SLICE_X39Y102        LUT5 (Prop_lut5_I4_O)        0.124    11.111 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.821    11.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[2]
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.124    12.056 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.792    12.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I3_O)        0.124    12.972 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.928    13.900    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_4_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124    14.024 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           5.411    19.435    sevenSegmentLEDs[0]_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    22.966 r  sevenSegmentLEDs[0][6]_INST_0/O
                         net (fo=0)                   0.000    22.966    sevenSegmentLEDs[0][6]
    U7                                                                r  sevenSegmentLEDs[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.357ns  (logic 6.156ns (37.637%)  route 10.201ns (62.363%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.735     6.272    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y105        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.456     6.728 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=11, routed)          0.965     7.694    memoryMapping_inst/SevenSegmentDisplayDataReg_reg_n_0_[0]
    SLICE_X37Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.818 r  memoryMapping_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.831     8.648    memoryMapping_inst/g0_b0_i_12_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.243 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.243    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.360 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.360    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.477 r  memoryMapping_inst/g0_b0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.477    memoryMapping_inst/g0_b0__0_i_9_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.696 r  memoryMapping_inst/g0_b0__1_i_9/O[0]
                         net (fo=1, routed)           0.859    10.556    memoryMapping_inst/p_0_out2_in[1]
    SLICE_X39Y103        LUT6 (Prop_lut6_I0_O)        0.295    10.851 r  memoryMapping_inst/g0_b0__1_i_7/O
                         net (fo=1, routed)           0.597    11.448    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_1
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.572 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_2/O
                         net (fo=7, routed)           0.854    12.426    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_2_n_0
    SLICE_X41Y101        LUT5 (Prop_lut5_I1_O)        0.149    12.575 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5__1/O
                         net (fo=1, routed)           0.303    12.878    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5__1_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I1_O)        0.332    13.210 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.447    13.657    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.781 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           5.344    19.125    sevenSegmentLEDs[0]_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    22.630 r  sevenSegmentLEDs[0][5]_INST_0/O
                         net (fo=0)                   0.000    22.630    sevenSegmentLEDs[0][5]
    V5                                                                r  sevenSegmentLEDs[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.606ns  (logic 5.837ns (37.403%)  route 9.769ns (62.597%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.735     6.272    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y105        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDCE (Prop_fdce_C_Q)         0.456     6.728 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=11, routed)          0.965     7.694    memoryMapping_inst/SevenSegmentDisplayDataReg_reg_n_0_[0]
    SLICE_X37Y106        LUT1 (Prop_lut1_I0_O)        0.124     7.818 r  memoryMapping_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.831     8.648    memoryMapping_inst/g0_b0_i_12_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.243 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.243    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.360 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.360    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.579 r  memoryMapping_inst/g0_b0__0_i_9/O[0]
                         net (fo=1, routed)           0.661    10.241    memoryMapping_inst/p_1_out2_in[1]
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.295    10.536 r  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.667    11.202    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.961    12.287    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X36Y100        LUT5 (Prop_lut5_I1_O)        0.124    12.411 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__0/O
                         net (fo=1, routed)           0.799    13.211    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__0_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I2_O)        0.124    13.335 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.424    13.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_2_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I0_O)        0.124    13.883 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           4.460    18.343    sevenSegmentLEDs[0]_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    21.878 r  sevenSegmentLEDs[0][2]_INST_0/O
                         net (fo=0)                   0.000    21.878    sevenSegmentLEDs[0][2]
    U8                                                                r  sevenSegmentLEDs[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.483ns  (logic 4.818ns (41.958%)  route 6.665ns (58.042%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.554     6.091    memoryMapping_inst/hardwareTimer0_inst/internalClk_BUFG
    SLICE_X30Y99         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDCE (Prop_fdce_C_Q)         0.518     6.609 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[1]/Q
                         net (fo=40, routed)          1.799     8.408    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[2]_0[0]
    SLICE_X33Y101        LUT4 (Prop_lut4_I3_O)        0.124     8.532 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_10/O
                         net (fo=1, routed)           0.000     8.532    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_10_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.064 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.487    10.551    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_2_n_0
    SLICE_X33Y108        LUT3 (Prop_lut3_I0_O)        0.124    10.675 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.379    14.054    digitalIO_pins_IOBUF[8]_inst/I
    A14                  OBUFT (Prop_obuft_I_O)       3.520    17.574 r  digitalIO_pins_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.574    digitalIO_pins[8]
    A14                                                               r  digitalIO_pins[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.314ns  (logic 4.917ns (43.459%)  route 6.397ns (56.541%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.555     6.092    memoryMapping_inst/hardwareTimer0_inst/internalClk_BUFG
    SLICE_X28Y99         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.419     6.511 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/Q
                         net (fo=38, routed)          1.958     8.468    memoryMapping_inst/hardwareTimer0_inst/hardwareTimer0Count[3]
    SLICE_X35Y103        LUT4 (Prop_lut4_I3_O)        0.299     8.767 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.767    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[10]_inst_i_9_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.317 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[10]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.122    10.439    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[10]_inst_i_2_n_0
    SLICE_X35Y105        LUT3 (Prop_lut3_I0_O)        0.124    10.563 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.317    13.881    digitalIO_pins_IOBUF[10]_inst/I
    B15                  OBUFT (Prop_obuft_I_O)       3.525    17.405 r  digitalIO_pins_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.405    digitalIO_pins[10]
    B15                                                               r  digitalIO_pins[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 0.965ns (45.490%)  route 1.156ns (54.510%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.642     1.871    memoryMapping_inst/internalClk_BUFG
    SLICE_X28Y107        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDCE (Prop_fdce_C_Q)         0.141     2.012 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/Q
                         net (fo=4, routed)           1.156     3.168    digitalIO_pins_IOBUF[7]_inst/T
    G3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.992 r  digitalIO_pins_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.992    digitalIO_pins[7]
    G3                                                                r  digitalIO_pins[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 0.965ns (44.987%)  route 1.180ns (55.013%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.643     1.872    memoryMapping_inst/internalClk_BUFG
    SLICE_X40Y106        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDCE (Prop_fdce_C_Q)         0.141     2.013 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/Q
                         net (fo=4, routed)           1.180     3.193    digitalIO_pins_IOBUF[2]_inst/T
    J2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.017 r  digitalIO_pins_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.017    digitalIO_pins[2]
    J2                                                                r  digitalIO_pins[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 0.965ns (44.847%)  route 1.187ns (55.153%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.643     1.872    memoryMapping_inst/internalClk_BUFG
    SLICE_X27Y109        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_fdce_C_Q)         0.141     2.013 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/Q
                         net (fo=4, routed)           1.187     3.199    digitalIO_pins_IOBUF[13]_inst/T
    A17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.023 r  digitalIO_pins_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.023    digitalIO_pins[13]
    A17                                                               r  digitalIO_pins[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 0.988ns (45.408%)  route 1.188ns (54.592%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.641     1.870    memoryMapping_inst/internalClk_BUFG
    SLICE_X38Y107        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDCE (Prop_fdce_C_Q)         0.164     2.034 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[0]/Q
                         net (fo=4, routed)           1.188     3.221    digitalIO_pins_IOBUF[0]_inst/T
    J1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.045 r  digitalIO_pins_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.045    digitalIO_pins[0]
    J1                                                                r  digitalIO_pins[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.006ns (46.263%)  route 1.169ns (53.737%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.643     1.872    memoryMapping_inst/internalClk_BUFG
    SLICE_X40Y106        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDCE (Prop_fdce_C_Q)         0.128     2.000 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/Q
                         net (fo=4, routed)           1.169     3.168    digitalIO_pins_IOBUF[3]_inst/T
    G2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.046 r  digitalIO_pins_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.046    digitalIO_pins[3]
    G2                                                                r  digitalIO_pins[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 0.965ns (44.050%)  route 1.226ns (55.950%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.641     1.870    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y107        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDCE (Prop_fdce_C_Q)         0.141     2.011 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/Q
                         net (fo=4, routed)           1.226     3.236    digitalIO_pins_IOBUF[6]_inst/T
    H2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.060 r  digitalIO_pins_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.060    digitalIO_pins[6]
    H2                                                                r  digitalIO_pins[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 0.965ns (43.709%)  route 1.243ns (56.291%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.643     1.872    memoryMapping_inst/internalClk_BUFG
    SLICE_X29Y106        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDCE (Prop_fdce_C_Q)         0.141     2.013 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/Q
                         net (fo=4, routed)           1.243     3.255    digitalIO_pins_IOBUF[11]_inst/T
    B16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.079 r  digitalIO_pins_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.079    digitalIO_pins[11]
    B16                                                               r  digitalIO_pins[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.005ns (45.303%)  route 1.213ns (54.697%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.643     1.872    memoryMapping_inst/internalClk_BUFG
    SLICE_X27Y109        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_fdce_C_Q)         0.128     2.000 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/Q
                         net (fo=4, routed)           1.213     3.213    digitalIO_pins_IOBUF[15]_inst/T
    C16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     4.090 r  digitalIO_pins_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.090    digitalIO_pins[15]
    C16                                                               r  digitalIO_pins[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.006ns (45.093%)  route 1.225ns (54.907%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.641     1.870    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y107        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDCE (Prop_fdce_C_Q)         0.128     1.998 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[8]/Q
                         net (fo=4, routed)           1.225     3.223    digitalIO_pins_IOBUF[4]_inst/T
    H1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.101 r  digitalIO_pins_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.101    digitalIO_pins[4]
    H1                                                                r  digitalIO_pins[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.428ns (63.125%)  route 0.834ns (36.875%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.640     1.869    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X14Y117        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDCE (Prop_fdce_C_Q)         0.164     2.033 r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[3]/Q
                         net (fo=9, routed)           0.182     2.215    memoryMapping_inst/serialInterface_inst/B[3]
    SLICE_X15Y117        LUT6 (Prop_lut6_I2_O)        0.045     2.260 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.652     2.912    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.130 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.130    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  internalClk

Max Delay          6511 Endpoints
Min Delay          6511 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.912ns  (logic 2.204ns (13.852%)  route 13.708ns (86.148%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        5.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        7.805    10.386    CPU_Core_inst/CU/enable
    SLICE_X30Y108        LUT2 (Prop_lut2_I1_O)        0.152    10.538 r  CPU_Core_inst/CU/IVT[8][31]_i_4/O
                         net (fo=31, routed)          1.423    11.961    CPU_Core_inst/ALU_inst/hardwareTimer1PrescalerReg_reg[31]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.348    12.309 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2/O
                         net (fo=3, routed)           0.838    13.148    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2_n_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.272 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.641    15.912    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_0[0]
    SLICE_X17Y119        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.603     5.908    memoryMapping_inst/internalClk_BUFG
    SLICE_X17Y119        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[25]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.912ns  (logic 2.204ns (13.852%)  route 13.708ns (86.148%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        5.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        7.805    10.386    CPU_Core_inst/CU/enable
    SLICE_X30Y108        LUT2 (Prop_lut2_I1_O)        0.152    10.538 r  CPU_Core_inst/CU/IVT[8][31]_i_4/O
                         net (fo=31, routed)          1.423    11.961    CPU_Core_inst/ALU_inst/hardwareTimer1PrescalerReg_reg[31]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.348    12.309 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2/O
                         net (fo=3, routed)           0.838    13.148    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2_n_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.272 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.641    15.912    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_0[0]
    SLICE_X17Y119        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.603     5.908    memoryMapping_inst/internalClk_BUFG
    SLICE_X17Y119        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[26]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.912ns  (logic 2.204ns (13.852%)  route 13.708ns (86.148%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        5.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        7.805    10.386    CPU_Core_inst/CU/enable
    SLICE_X30Y108        LUT2 (Prop_lut2_I1_O)        0.152    10.538 r  CPU_Core_inst/CU/IVT[8][31]_i_4/O
                         net (fo=31, routed)          1.423    11.961    CPU_Core_inst/ALU_inst/hardwareTimer1PrescalerReg_reg[31]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.348    12.309 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2/O
                         net (fo=3, routed)           0.838    13.148    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2_n_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.272 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.641    15.912    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_0[0]
    SLICE_X17Y119        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.603     5.908    memoryMapping_inst/internalClk_BUFG
    SLICE_X17Y119        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[29]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.912ns  (logic 2.204ns (13.852%)  route 13.708ns (86.148%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        5.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        7.805    10.386    CPU_Core_inst/CU/enable
    SLICE_X30Y108        LUT2 (Prop_lut2_I1_O)        0.152    10.538 r  CPU_Core_inst/CU/IVT[8][31]_i_4/O
                         net (fo=31, routed)          1.423    11.961    CPU_Core_inst/ALU_inst/hardwareTimer1PrescalerReg_reg[31]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.348    12.309 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2/O
                         net (fo=3, routed)           0.838    13.148    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2_n_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.272 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.641    15.912    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_0[0]
    SLICE_X17Y119        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.603     5.908    memoryMapping_inst/internalClk_BUFG
    SLICE_X17Y119        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[30]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.899ns  (logic 2.204ns (13.863%)  route 13.695ns (86.137%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        5.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        7.805    10.386    CPU_Core_inst/CU/enable
    SLICE_X30Y108        LUT2 (Prop_lut2_I1_O)        0.152    10.538 r  CPU_Core_inst/CU/IVT[8][31]_i_4/O
                         net (fo=31, routed)          1.423    11.961    CPU_Core_inst/ALU_inst/hardwareTimer1PrescalerReg_reg[31]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.348    12.309 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2/O
                         net (fo=3, routed)           0.838    13.148    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2_n_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.272 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.628    15.899    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_0[0]
    SLICE_X14Y115        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.609     5.914    memoryMapping_inst/internalClk_BUFG
    SLICE_X14Y115        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[18]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.899ns  (logic 2.204ns (13.863%)  route 13.695ns (86.137%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        5.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        7.805    10.386    CPU_Core_inst/CU/enable
    SLICE_X30Y108        LUT2 (Prop_lut2_I1_O)        0.152    10.538 r  CPU_Core_inst/CU/IVT[8][31]_i_4/O
                         net (fo=31, routed)          1.423    11.961    CPU_Core_inst/ALU_inst/hardwareTimer1PrescalerReg_reg[31]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.348    12.309 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2/O
                         net (fo=3, routed)           0.838    13.148    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2_n_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.272 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.628    15.899    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_0[0]
    SLICE_X14Y115        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.609     5.914    memoryMapping_inst/internalClk_BUFG
    SLICE_X14Y115        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[22]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.872ns  (logic 2.204ns (13.887%)  route 13.668ns (86.113%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        5.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        7.805    10.386    CPU_Core_inst/CU/enable
    SLICE_X30Y108        LUT2 (Prop_lut2_I1_O)        0.152    10.538 r  CPU_Core_inst/CU/IVT[8][31]_i_4/O
                         net (fo=31, routed)          1.423    11.961    CPU_Core_inst/ALU_inst/hardwareTimer1PrescalerReg_reg[31]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.348    12.309 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2/O
                         net (fo=3, routed)           0.838    13.148    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2_n_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.272 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.601    15.872    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_0[0]
    SLICE_X14Y119        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.604     5.909    memoryMapping_inst/internalClk_BUFG
    SLICE_X14Y119        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[19]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.872ns  (logic 2.204ns (13.887%)  route 13.668ns (86.113%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        5.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        7.805    10.386    CPU_Core_inst/CU/enable
    SLICE_X30Y108        LUT2 (Prop_lut2_I1_O)        0.152    10.538 r  CPU_Core_inst/CU/IVT[8][31]_i_4/O
                         net (fo=31, routed)          1.423    11.961    CPU_Core_inst/ALU_inst/hardwareTimer1PrescalerReg_reg[31]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.348    12.309 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2/O
                         net (fo=3, routed)           0.838    13.148    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2_n_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.272 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.601    15.872    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_0[0]
    SLICE_X14Y119        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.604     5.909    memoryMapping_inst/internalClk_BUFG
    SLICE_X14Y119        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[23]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[9][18]/CE
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.851ns  (logic 2.434ns (15.356%)  route 13.417ns (84.644%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        5.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        7.805    10.386    CPU_Core_inst/CU/enable
    SLICE_X30Y108        LUT2 (Prop_lut2_I1_O)        0.152    10.538 r  CPU_Core_inst/CU/IVT[8][31]_i_4/O
                         net (fo=31, routed)          1.598    12.136    CPU_Core_inst/ALU_inst/hardwareTimer1PrescalerReg_reg[31]
    SLICE_X32Y103        LUT3 (Prop_lut3_I1_O)        0.376    12.512 r  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=2, routed)           0.451    12.962    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I0_O)        0.326    13.288 r  CPU_Core_inst/ALU_inst/IVT[9][31]_i_1/O
                         net (fo=32, routed)          2.563    15.851    memoryMapping_inst/IVT_reg[9][31]_1[0]
    SLICE_X38Y122        FDPE                                         r  memoryMapping_inst/IVT_reg[9][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.594     5.899    memoryMapping_inst/internalClk_BUFG
    SLICE_X38Y122        FDPE                                         r  memoryMapping_inst/IVT_reg[9][18]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/serialInterfacePrescalerReg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.842ns  (logic 2.204ns (13.914%)  route 13.638ns (86.086%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        5.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        7.805    10.386    CPU_Core_inst/CU/enable
    SLICE_X30Y108        LUT2 (Prop_lut2_I1_O)        0.152    10.538 r  CPU_Core_inst/CU/IVT[8][31]_i_4/O
                         net (fo=31, routed)          1.423    11.961    CPU_Core_inst/ALU_inst/hardwareTimer1PrescalerReg_reg[31]
    SLICE_X32Y104        LUT6 (Prop_lut6_I5_O)        0.348    12.309 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2/O
                         net (fo=3, routed)           0.838    13.148    CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_2_n_0
    SLICE_X28Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.272 r  CPU_Core_inst/ALU_inst/serialInterfacePrescalerReg[31]_i_1/O
                         net (fo=32, routed)          2.570    15.842    memoryMapping_inst/serialInterfacePrescalerReg_reg[31]_0[0]
    SLICE_X12Y115        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        1.609     5.914    memoryMapping_inst/internalClk_BUFG
    SLICE_X12Y115        FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.224ns (24.860%)  route 0.678ns (75.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.678     0.902    memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]_0[0]
    SLICE_X15Y104        FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.920     2.426    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X15Y104        FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            CPU_Core_inst/CU/programmingModeShiftReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.683ns  (logic 0.237ns (14.063%)  route 1.446ns (85.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=40, routed)          1.446     1.683    CPU_Core_inst/CU/programmingMode_IBUF
    SLICE_X48Y124        FDRE                                         r  CPU_Core_inst/CU/programmingModeShiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.903     2.409    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X48Y124        FDRE                                         r  CPU_Core_inst/CU/programmingModeShiftReg_reg[0]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[958]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.269ns (15.669%)  route 1.449ns (84.331%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        1.074     1.718    memoryMapping_inst/enable
    SLICE_X48Y111        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[958]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.917     2.423    memoryMapping_inst/internalClk_BUFG
    SLICE_X48Y111        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[958]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[962]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.269ns (15.669%)  route 1.449ns (84.331%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        1.074     1.718    memoryMapping_inst/enable
    SLICE_X48Y111        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[962]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.917     2.423    memoryMapping_inst/internalClk_BUFG
    SLICE_X48Y111        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[962]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[963]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.269ns (15.669%)  route 1.449ns (84.331%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        1.074     1.718    memoryMapping_inst/enable
    SLICE_X48Y111        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[963]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.917     2.423    memoryMapping_inst/internalClk_BUFG
    SLICE_X48Y111        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[963]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.768ns  (logic 0.314ns (17.778%)  route 1.453ns (82.222%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 f  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        1.078     1.723    memoryMapping_inst/IO_SevenSegmentDisplay_inst/enable
    SLICE_X54Y110        LUT6 (Prop_lut6_I4_O)        0.045     1.768 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.768    memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[1]_i_1_n_0
    SLICE_X54Y110        FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.917     2.423    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X54Y110        FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[970]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.269ns (15.100%)  route 1.514ns (84.900%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        1.139     1.783    memoryMapping_inst/enable
    SLICE_X48Y112        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[970]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.915     2.421    memoryMapping_inst/internalClk_BUFG
    SLICE_X48Y112        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[970]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[959]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.269ns (15.000%)  route 1.526ns (85.000%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        1.151     1.795    memoryMapping_inst/enable
    SLICE_X48Y105        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[959]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.919     2.425    memoryMapping_inst/internalClk_BUFG
    SLICE_X48Y105        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[959]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[960]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.269ns (15.000%)  route 1.526ns (85.000%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        1.151     1.795    memoryMapping_inst/enable
    SLICE_X48Y105        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[960]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.919     2.425    memoryMapping_inst/internalClk_BUFG
    SLICE_X48Y105        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[960]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[961]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.843ns  (logic 0.269ns (14.606%)  route 1.574ns (85.394%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1177, routed)        1.199     1.843    memoryMapping_inst/enable
    SLICE_X49Y112        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[961]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3354, routed)        0.915     2.421    memoryMapping_inst/internalClk_BUFG
    SLICE_X49Y112        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[961]/C





