do task2.do
# ** Warning: (vlib-34) Library already exists at "work".
# vsim testbench 
# Start time: 10:51:09 on Nov 23,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading ieee.numeric_std(body)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:53:59 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 10:53:59 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:53:59 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 10:54:00 on Nov 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:54:00 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 10:54:00 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:54:00 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 10:54:00 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:54:00 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 10:54:00 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:54:48 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 10:54:48 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:54:48 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 10:54:48 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:54:48 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 10:54:48 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:54:48 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 10:54:48 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:54:48 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 10:54:48 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:56:41 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 10:56:41 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:56:41 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 10:56:41 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:56:41 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 10:56:41 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:56:41 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 10:56:41 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:56:41 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 10:56:41 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:57:36 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 10:57:37 on Nov 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:57:37 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 10:57:37 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:57:37 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 10:57:37 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:57:37 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 10:57:37 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:57:37 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 10:57:37 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:58:31 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 10:58:31 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:58:31 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 10:58:31 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:58:31 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 10:58:31 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:58:31 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 10:58:31 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 10:58:31 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 10:58:31 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:06:50 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:06:50 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:06:50 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:06:50 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:06:50 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:06:50 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:06:50 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 11:06:50 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:06:50 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:06:50 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:07:32 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:07:32 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:07:32 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:07:32 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:07:32 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:07:32 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:07:32 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 11:07:32 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:07:32 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:07:32 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:08:07 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:08:07 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:08:07 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:08:07 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:08:07 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:08:07 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:08:07 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 11:08:07 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:08:07 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:08:07 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:19:51 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:19:51 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:19:51 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:19:51 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:19:51 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:19:51 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:19:51 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 11:19:51 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:19:51 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:19:51 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:25:51 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:25:51 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:25:51 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:25:51 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:25:51 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:25:51 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:25:51 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 11:25:51 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:25:51 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:25:51 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:27:57 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 11:27:57 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:27:57 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 11:27:57 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:27:57 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 11:27:57 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:27:57 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 11:27:57 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 11:27:57 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 11:27:57 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:31:10 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 12:31:10 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:31:10 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 12:31:10 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:31:10 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 12:31:10 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:31:10 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 12:31:10 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:31:10 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 12:31:10 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:05:15 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:05:15 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:05:15 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:05:15 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:05:15 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:05:15 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:05:15 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(164): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(164): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(164): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(164): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(165): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(165): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(165): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(165): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(166): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(166): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(166): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(166): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(170): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(170): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(170): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(170): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(171): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(171): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(171): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(171): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(172): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(172): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(172): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(172): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(325): VHDL Compiler exiting
# End time: 14:05:15 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:39:51 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:39:51 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:39:51 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:39:51 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:39:51 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:39:51 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:39:51 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(164): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(164): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(164): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(164): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(164): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(164): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(165): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(165): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(165): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(165): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(165): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(165): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(166): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(166): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(166): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(166): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(166): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(166): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(325): VHDL Compiler exiting
# End time: 14:39:51 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:40:56 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:40:56 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:40:56 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:40:56 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:40:56 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:40:56 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:40:56 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(164): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(164): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(164): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(164): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(164): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(164): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(165): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(165): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(165): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(165): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(165): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(165): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(166): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(166): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(166): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(166): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(166): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(166): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(325): VHDL Compiler exiting
# End time: 14:40:56 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:41:15 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:41:15 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:41:15 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:41:15 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:41:15 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:41:15 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:41:15 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(164): (vcom-1272) Length of expected is 11; length of actual is 8.
# ** Warning: acc2.vhd(165): (vcom-1272) Length of expected is 11; length of actual is 8.
# ** Warning: acc2.vhd(166): (vcom-1272) Length of expected is 11; length of actual is 8.
# End time: 14:41:15 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:41:15 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:41:16 on Nov 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 11 (10 downto 0). Right is 8 (7 downto 0).
#    Time: 22320 ns  Iteration: 1  Process: /testbench/Accelerator/sobel_reg File: acc2.vhd
# Fatal error in ForLoop calcLoop at acc2.vhd line 164
# 
# HDL call sequence:
# Stopped at acc2.vhd 164 ForLoop calcLoop
# 
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:04 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:42:04 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:04 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:42:04 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:04 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:42:04 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:04 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(164): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(164): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(165): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(165): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(166): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(166): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(325): VHDL Compiler exiting
# End time: 14:42:04 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:32 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:42:32 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:32 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:42:32 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:32 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:42:32 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:32 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Warning: acc2.vhd(164): (vcom-1272) Length of expected is 11; length of actual is 9.
# ** Warning: acc2.vhd(165): (vcom-1272) Length of expected is 11; length of actual is 9.
# ** Warning: acc2.vhd(166): (vcom-1272) Length of expected is 11; length of actual is 9.
# End time: 14:42:32 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:32 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:42:32 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 11 (10 downto 0). Right is 9 (8 downto 0).
#    Time: 22320 ns  Iteration: 1  Process: /testbench/Accelerator/sobel_reg File: acc2.vhd
# Fatal error in ForLoop calcLoop at acc2.vhd line 164
# 
# HDL call sequence:
# Stopped at acc2.vhd 164 ForLoop calcLoop
# 
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:45 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:42:45 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:45 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:42:45 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:45 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:42:45 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:45 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(164): near "'": syntax error
# ** Error: acc2.vhd(165): near "'": syntax error
# ** Error: acc2.vhd(166): near "'": syntax error
# ** Error: acc2.vhd(325): VHDL Compiler exiting
# End time: 14:42:45 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:55 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:42:55 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:55 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:42:55 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:55 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:42:55 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:42:55 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(164): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(164): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(165): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(165): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(166): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(166): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(325): VHDL Compiler exiting
# End time: 14:42:55 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:43:23 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:43:23 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:43:23 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:43:23 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:43:23 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:43:23 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:43:23 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(164): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(164): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(165): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(165): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(166): Ambiguous type in infix expression; img_word_t_byte_arr_t or img_byte_arr_t.
# ** Error: acc2.vhd(166): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.SIGNED' (operand type is not known).
# ** Error: acc2.vhd(325): VHDL Compiler exiting
# End time: 14:43:23 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile
# Cannot open macro file: compile
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:44:03 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:44:03 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:44:03 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:44:03 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:44:03 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:44:03 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:44:03 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(164): Target type ieee.NUMERIC_STD.SIGNED in variable assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: acc2.vhd(164): (vcom-1272) Length of expected is 11; length of actual is 8.
# ** Error: acc2.vhd(327): VHDL Compiler exiting
# End time: 14:44:03 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:44:30 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:44:30 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:44:30 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:44:30 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:44:30 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:44:30 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:44:30 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(164): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(164): Bad right hand side (infix expression) in variable assignment.
# ** Error: acc2.vhd(327): VHDL Compiler exiting
# End time: 14:44:30 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:44:46 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:44:46 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:44:46 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:44:46 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:44:46 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:44:46 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:44:46 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(164): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(164): Bad right hand side (infix expression) in variable assignment.
# ** Error: acc2.vhd(327): VHDL Compiler exiting
# End time: 14:44:46 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile
# Cannot open macro file: compile
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:45:05 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:45:05 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:45:05 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:45:05 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:45:05 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:45:05 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:45:05 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(164): Target type ieee.NUMERIC_STD.SIGNED in variable assignment is different from expression type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED.
# ** Error: acc2.vhd(327): VHDL Compiler exiting
# End time: 14:45:05 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:45:21 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:45:21 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:45:21 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:45:21 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:45:21 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:45:21 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:45:21 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:45:21 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:45:21 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:45:21 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:46:26 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:46:26 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:46:26 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:46:26 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:46:26 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:46:27 on Nov 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:46:27 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(164): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(164): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(164): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(164): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: acc2.vhd(164): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(164): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: acc2.vhd(165): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(165): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(165): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(165): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: acc2.vhd(165): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(165): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: acc2.vhd(166): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(166): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(166): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(166): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: acc2.vhd(166): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(166): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: acc2.vhd(325): VHDL Compiler exiting
# End time: 14:46:27 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:47:09 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:47:09 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:47:09 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:47:09 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:47:09 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:47:09 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:47:09 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# ** Error: acc2.vhd(164): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(164): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(164): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(164): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: acc2.vhd(164): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(164): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: acc2.vhd(165): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(165): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(165): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(165): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: acc2.vhd(165): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(165): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: acc2.vhd(166): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(166): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: acc2.vhd(166): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(166): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: acc2.vhd(166): Cannot resolve expression type of infix expression.
# ** Error: acc2.vhd(166): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.NUMERIC_STD.UNSIGNED' (operand type is not known).
# ** Error: acc2.vhd(325): VHDL Compiler exiting
# End time: 14:47:09 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./compile.do line 6
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom acc2.vhd"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:48:19 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:48:19 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:48:19 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:48:19 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:48:19 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:48:19 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:48:19 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:48:19 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:48:19 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:48:19 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:50:12 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:50:12 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:50:12 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:50:12 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:50:12 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:50:12 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:50:12 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:50:13 on Nov 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:50:13 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:50:13 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:50:20 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:50:20 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:50:20 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:50:20 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:50:20 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:50:20 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:50:20 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:50:20 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:50:20 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:50:20 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:51:15 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 14:51:15 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:51:15 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 14:51:15 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:51:15 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 14:51:15 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:51:15 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 14:51:15 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:51:15 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 14:51:15 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
do recomAndRun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:11:07 on Nov 23,2017
# vcom -reportprogress 300 types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package types
# -- Compiling package body types
# -- Loading package types
# End time: 15:11:07 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:11:07 on Nov 23,2017
# vcom -reportprogress 300 clock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock
# -- Compiling architecture behaviour of clock
# End time: 15:11:07 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:11:07 on Nov 23,2017
# vcom -reportprogress 300 memory2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity memory2
# -- Compiling architecture behaviour of memory2
# End time: 15:11:07 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:11:07 on Nov 23,2017
# vcom -reportprogress 300 acc2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity acc
# -- Compiling architecture rtl of acc
# End time: 15:11:07 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:11:07 on Nov 23,2017
# vcom -reportprogress 300 test2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package types
# -- Compiling entity testbench
# -- Compiling architecture structure of testbench
# End time: 15:11:07 on Nov 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.types(body)
# Loading work.testbench(structure)
# Loading work.clock(behaviour)
# Loading work.acc(rtl)
# Loading work.memory2(behaviour)
# ** Failure: Processed image has been saved to: pic1.pgm_result.pgm
#    Time: 4126400 ns  Iteration: 3  Process: /testbench/Memory/line__114 File: memory2.vhd
# Break in Subprogram WriteImage at memory2.vhd line 148
