ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB40:
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f0xx_hal_msp.c **** 
  25:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f0xx_hal_msp.c **** 
  27:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f0xx_hal_msp.c **** 
  30:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f0xx_hal_msp.c **** 
  32:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f0xx_hal_msp.c **** 
  35:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f0xx_hal_msp.c **** 
  37:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f0xx_hal_msp.c **** 
  40:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f0xx_hal_msp.c **** 
  42:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f0xx_hal_msp.c **** 
  45:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f0xx_hal_msp.c **** 
  47:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f0xx_hal_msp.c **** 
  50:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f0xx_hal_msp.c **** 
  52:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f0xx_hal_msp.c **** 
  55:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f0xx_hal_msp.c **** 
  57:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f0xx_hal_msp.c **** 
  59:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f0xx_hal_msp.c **** /**
  61:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f0xx_hal_msp.c ****   */
  63:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f0xx_hal_msp.c **** 
  66:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f0xx_hal_msp.c **** 
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
  44              		.loc 1 70 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s 			page 3


  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 70 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 71 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 71 3 view .LVU8
  55              		.loc 1 71 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 71 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 71 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f0xx_hal_msp.c **** 
  73:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 78 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE40:
  80              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_TIM_Base_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  87              	HAL_TIM_Base_MspInit:
  88              	.LVL0:
  89              	.LFB41:
  79:Core/Src/stm32f0xx_hal_msp.c **** 
  80:Core/Src/stm32f0xx_hal_msp.c **** /**
  81:Core/Src/stm32f0xx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
  82:Core/Src/stm32f0xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  83:Core/Src/stm32f0xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
  84:Core/Src/stm32f0xx_hal_msp.c ****   * @retval None
  85:Core/Src/stm32f0xx_hal_msp.c ****   */
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s 			page 4


  86:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  87:Core/Src/stm32f0xx_hal_msp.c **** {
  90              		.loc 1 87 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 8
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  95              		.loc 1 87 1 is_stmt 0 view .LVU15
  96 0000 82B0     		sub	sp, sp, #8
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 8
  88:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
  99              		.loc 1 88 3 is_stmt 1 view .LVU16
 100              		.loc 1 88 15 is_stmt 0 view .LVU17
 101 0002 0368     		ldr	r3, [r0]
 102              		.loc 1 88 5 view .LVU18
 103 0004 0E4A     		ldr	r2, .L9
 104 0006 9342     		cmp	r3, r2
 105 0008 05D0     		beq	.L7
  89:Core/Src/stm32f0xx_hal_msp.c ****   {
  90:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 0 */
  91:Core/Src/stm32f0xx_hal_msp.c **** 
  92:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE END TIM1_MspInit 0 */
  93:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
  95:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
  96:Core/Src/stm32f0xx_hal_msp.c **** 
  97:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE END TIM1_MspInit 1 */
  98:Core/Src/stm32f0xx_hal_msp.c ****   }
  99:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 106              		.loc 1 99 8 is_stmt 1 view .LVU19
 107              		.loc 1 99 10 is_stmt 0 view .LVU20
 108 000a 8022     		movs	r2, #128
 109 000c D205     		lsls	r2, r2, #23
 110 000e 9342     		cmp	r3, r2
 111 0010 0CD0     		beq	.L8
 112              	.L4:
 100:Core/Src/stm32f0xx_hal_msp.c ****   {
 101:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 0 */
 102:Core/Src/stm32f0xx_hal_msp.c **** 
 103:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE END TIM2_MspInit 0 */
 104:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 105:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 106:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 107:Core/Src/stm32f0xx_hal_msp.c **** 
 108:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE END TIM2_MspInit 1 */
 109:Core/Src/stm32f0xx_hal_msp.c ****   }
 110:Core/Src/stm32f0xx_hal_msp.c **** 
 111:Core/Src/stm32f0xx_hal_msp.c **** }
 113              		.loc 1 111 1 view .LVU21
 114 0012 02B0     		add	sp, sp, #8
 115              		@ sp needed
 116 0014 7047     		bx	lr
 117              	.L7:
  94:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 118              		.loc 1 94 5 is_stmt 1 view .LVU22
 119              	.LBB4:
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s 			page 5


  94:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 120              		.loc 1 94 5 view .LVU23
  94:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 121              		.loc 1 94 5 view .LVU24
 122 0016 0B4B     		ldr	r3, .L9+4
 123 0018 9A69     		ldr	r2, [r3, #24]
 124 001a 8021     		movs	r1, #128
 125 001c 0901     		lsls	r1, r1, #4
 126 001e 0A43     		orrs	r2, r1
 127 0020 9A61     		str	r2, [r3, #24]
  94:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 128              		.loc 1 94 5 view .LVU25
 129 0022 9B69     		ldr	r3, [r3, #24]
 130 0024 0B40     		ands	r3, r1
 131 0026 0093     		str	r3, [sp]
  94:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 132              		.loc 1 94 5 view .LVU26
 133 0028 009B     		ldr	r3, [sp]
 134              	.LBE4:
  94:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 135              		.loc 1 94 5 view .LVU27
 136 002a F2E7     		b	.L4
 137              	.L8:
 105:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 138              		.loc 1 105 5 view .LVU28
 139              	.LBB5:
 105:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 140              		.loc 1 105 5 view .LVU29
 105:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 141              		.loc 1 105 5 view .LVU30
 142 002c 054A     		ldr	r2, .L9+4
 143 002e D169     		ldr	r1, [r2, #28]
 144 0030 0123     		movs	r3, #1
 145 0032 1943     		orrs	r1, r3
 146 0034 D161     		str	r1, [r2, #28]
 105:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 147              		.loc 1 105 5 view .LVU31
 148 0036 D269     		ldr	r2, [r2, #28]
 149 0038 1340     		ands	r3, r2
 150 003a 0193     		str	r3, [sp, #4]
 105:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 151              		.loc 1 105 5 view .LVU32
 152 003c 019B     		ldr	r3, [sp, #4]
 153              	.LBE5:
 105:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 154              		.loc 1 105 5 discriminator 1 view .LVU33
 155              		.loc 1 111 1 is_stmt 0 view .LVU34
 156 003e E8E7     		b	.L4
 157              	.L10:
 158              		.align	2
 159              	.L9:
 160 0040 002C0140 		.word	1073818624
 161 0044 00100240 		.word	1073876992
 162              		.cfi_endproc
 163              	.LFE41:
 165              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 166              		.align	1
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s 			page 6


 167              		.global	HAL_TIM_Base_MspDeInit
 168              		.syntax unified
 169              		.code	16
 170              		.thumb_func
 172              	HAL_TIM_Base_MspDeInit:
 173              	.LVL1:
 174              	.LFB42:
 112:Core/Src/stm32f0xx_hal_msp.c **** 
 113:Core/Src/stm32f0xx_hal_msp.c **** /**
 114:Core/Src/stm32f0xx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 115:Core/Src/stm32f0xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 116:Core/Src/stm32f0xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 117:Core/Src/stm32f0xx_hal_msp.c ****   * @retval None
 118:Core/Src/stm32f0xx_hal_msp.c ****   */
 119:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 120:Core/Src/stm32f0xx_hal_msp.c **** {
 175              		.loc 1 120 1 is_stmt 1 view -0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179              		@ link register save eliminated.
 121:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 180              		.loc 1 121 3 view .LVU36
 181              		.loc 1 121 15 is_stmt 0 view .LVU37
 182 0000 0368     		ldr	r3, [r0]
 183              		.loc 1 121 5 view .LVU38
 184 0002 0A4A     		ldr	r2, .L16
 185 0004 9342     		cmp	r3, r2
 186 0006 04D0     		beq	.L14
 122:Core/Src/stm32f0xx_hal_msp.c ****   {
 123:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 0 */
 124:Core/Src/stm32f0xx_hal_msp.c **** 
 125:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE END TIM1_MspDeInit 0 */
 126:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 127:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 128:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 1 */
 129:Core/Src/stm32f0xx_hal_msp.c **** 
 130:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE END TIM1_MspDeInit 1 */
 131:Core/Src/stm32f0xx_hal_msp.c ****   }
 132:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 187              		.loc 1 132 8 is_stmt 1 view .LVU39
 188              		.loc 1 132 10 is_stmt 0 view .LVU40
 189 0008 8022     		movs	r2, #128
 190 000a D205     		lsls	r2, r2, #23
 191 000c 9342     		cmp	r3, r2
 192 000e 06D0     		beq	.L15
 193              	.L11:
 133:Core/Src/stm32f0xx_hal_msp.c ****   {
 134:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 0 */
 135:Core/Src/stm32f0xx_hal_msp.c **** 
 136:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE END TIM2_MspDeInit 0 */
 137:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 138:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 139:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 140:Core/Src/stm32f0xx_hal_msp.c **** 
 141:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE END TIM2_MspDeInit 1 */
 142:Core/Src/stm32f0xx_hal_msp.c ****   }
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s 			page 7


 143:Core/Src/stm32f0xx_hal_msp.c **** 
 144:Core/Src/stm32f0xx_hal_msp.c **** }
 194              		.loc 1 144 1 view .LVU41
 195              		@ sp needed
 196 0010 7047     		bx	lr
 197              	.L14:
 127:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 1 */
 198              		.loc 1 127 5 is_stmt 1 view .LVU42
 199 0012 074A     		ldr	r2, .L16+4
 200 0014 9369     		ldr	r3, [r2, #24]
 201 0016 0749     		ldr	r1, .L16+8
 202 0018 0B40     		ands	r3, r1
 203 001a 9361     		str	r3, [r2, #24]
 204 001c F8E7     		b	.L11
 205              	.L15:
 138:Core/Src/stm32f0xx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 206              		.loc 1 138 5 view .LVU43
 207 001e 044A     		ldr	r2, .L16+4
 208 0020 D369     		ldr	r3, [r2, #28]
 209 0022 0121     		movs	r1, #1
 210 0024 8B43     		bics	r3, r1
 211 0026 D361     		str	r3, [r2, #28]
 212              		.loc 1 144 1 is_stmt 0 view .LVU44
 213 0028 F2E7     		b	.L11
 214              	.L17:
 215 002a C046     		.align	2
 216              	.L16:
 217 002c 002C0140 		.word	1073818624
 218 0030 00100240 		.word	1073876992
 219 0034 FFF7FFFF 		.word	-2049
 220              		.cfi_endproc
 221              	.LFE42:
 223              		.text
 224              	.Letext0:
 225              		.file 2 "/Applications/STM32CubeIDE.app/Contents/Eclipse/plugins/com.st.stm32cube.ide.mcu.external
 226              		.file 3 "/Applications/STM32CubeIDE.app/Contents/Eclipse/plugins/com.st.stm32cube.ide.mcu.external
 227              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 228              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 229              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 230              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s:19     .text.HAL_MspInit:00000000 $t
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s:76     .text.HAL_MspInit:0000002c $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s:81     .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s:87     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s:160    .text.HAL_TIM_Base_MspInit:00000040 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s:166    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s:172    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccI3nyEB.s:217    .text.HAL_TIM_Base_MspDeInit:0000002c $d

NO UNDEFINED SYMBOLS
