{
  "name": "PCB Design",
  "type": "INANIMATE_OBJECT",
  "id": {
    "group": 29,
    "item": 1234
  },
  "claims": [
    {
      "predicate": "IS_A",
      "object": "Design",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.8,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "REQUIRES",
      "object": "Component Placement",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "REQUIRES",
      "object": "Trace Routing",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "REQUIRES",
      "object": "Layer Stack-up",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "USED_FOR",
      "object": "Ensuring signal integrity",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.8,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "USED_FOR",
      "object": "EMI/EMC compliance",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.8,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    },
    {
      "predicate": "USED_FOR",
      "object": "Thermal management",
      "temporal": {
        "valid_from": "ORIGIN",
        "valid_until": "PRESENT",
        "event": null
      },
      "epistemic": {
        "confidence": 0.8,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    }
  ],
  "surface_layer": {
    "definition": "The process of designing a printed circuit board.",
    "common_uses": []
  },
  "deep_layer": {
    "mechanism": "The layout design determines signal and power integrity.",
    "origin": "Electronic Engineering"
  },
  "instance_layer": {
    "examples": []
  },
  "facets": {},
  "epistemic_metadata": {
    "source": "Set Automatically",
    "citations": [
      "https://jlcpcb.com/blog/pcb-design-guidelines-placement-and-routing",
      "https://anysilicon.com/place-and-route-ultimate-guide/",
      "https://www.pcbway.com/blog/PCB_Design_Layout/PCB_Layout_Design_Guidelines_Placement_and_Routing_e5aad1e8.html"
    ]
  }
}