<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<CompilationUnits id="0">
    <FunctionList col="1" fullpath="/Users/isbadawi/mcbench-benchmarks/39423-turbo-code/turbo/parity_bit.m" id="1" line="4">
        <Function col="1" id="2" line="4">
            <Name col="34" id="3" line="4" nameId="parity_bit"/>
            <InputParamList>
                <Name col="45" id="4" line="4" nameId="current_state"/>
                <Name col="59" id="5" line="4" nameId="input"/>
            </InputParamList>
            <OutputParamList>
                <Name col="11" id="6" line="4" nameId="next_state"/>
                <Name col="22" id="7" line="4" nameId="parity_bit"/>
            </OutputParamList>
            <StmtList>
                <SwitchStmt col="1" id="8" line="1">
                    <NameExpr col="8" id="9" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="1">
                        <Name col="8" id="10" line="1" nameId="current_state"/>
                    </NameExpr>
                    <SwitchCaseBlock col="5" id="11" line="2">
                        <IntLiteralExpr col="10" id="12" line="2" value="0"/>
                        <StmtList>
                            <SwitchStmt col="9" id="13" line="3">
                                <NameExpr col="16" id="14" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="3">
                                    <Name col="16" id="15" line="3" nameId="input"/>
                                </NameExpr>
                                <SwitchCaseBlock col="26" id="16" line="3">
                                    <IntLiteralExpr col="31" id="17" line="3" value="0"/>
                                    <StmtList>
                                        <AssignStmt col="17" id="18" line="5" outputSuppressed="true">
                                            <NameExpr col="17" id="19" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="5">
                                                <Name col="17" id="20" line="5" nameId="next_state"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="28" id="21" line="5" value="0"/>
                                        </AssignStmt>
                                        <AssignStmt col="30" id="22" line="5" outputSuppressed="true">
                                            <NameExpr col="30" id="23" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="5">
                                                <Name col="30" id="24" line="5" nameId="parity_bit"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="41" id="25" line="5" value="0"/>
                                        </AssignStmt>
                                    </StmtList>
                                </SwitchCaseBlock>
                                <DefaultCaseBlock col="13" id="26" line="6">
                                    <StmtList>
                                        <AssignStmt col="17" id="27" line="7" outputSuppressed="true">
                                            <NameExpr col="17" id="28" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="7">
                                                <Name col="17" id="29" line="7" nameId="next_state"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="28" id="30" line="7" value="2"/>
                                        </AssignStmt>
                                        <AssignStmt col="30" id="31" line="7" outputSuppressed="true">
                                            <NameExpr col="30" id="32" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="7">
                                                <Name col="30" id="33" line="7" nameId="parity_bit"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="41" id="34" line="7" value="1"/>
                                        </AssignStmt>
                                    </StmtList>
                                </DefaultCaseBlock>
                            </SwitchStmt>
                        </StmtList>
                    </SwitchCaseBlock>
                    <SwitchCaseBlock col="5" id="35" line="10">
                        <IntLiteralExpr col="10" id="36" line="10" value="1"/>
                        <StmtList>
                            <SwitchStmt col="9" id="37" line="11">
                                <NameExpr col="16" id="38" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="11">
                                    <Name col="16" id="39" line="11" nameId="input"/>
                                </NameExpr>
                                <SwitchCaseBlock col="13" id="40" line="12">
                                    <IntLiteralExpr col="18" id="41" line="12" value="0"/>
                                    <StmtList>
                                        <AssignStmt col="17" id="42" line="13" outputSuppressed="true">
                                            <NameExpr col="17" id="43" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="13">
                                                <Name col="17" id="44" line="13" nameId="next_state"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="28" id="45" line="13" value="2"/>
                                        </AssignStmt>
                                        <AssignStmt col="30" id="46" line="13" outputSuppressed="true">
                                            <NameExpr col="30" id="47" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="13">
                                                <Name col="30" id="48" line="13" nameId="parity_bit"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="41" id="49" line="13" value="0"/>
                                        </AssignStmt>
                                    </StmtList>
                                </SwitchCaseBlock>
                                <DefaultCaseBlock col="13" id="50" line="14">
                                    <StmtList>
                                        <AssignStmt col="17" id="51" line="15" outputSuppressed="true">
                                            <NameExpr col="17" id="52" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="15">
                                                <Name col="17" id="53" line="15" nameId="next_state"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="28" id="54" line="15" value="0"/>
                                        </AssignStmt>
                                        <AssignStmt col="30" id="55" line="15" outputSuppressed="true">
                                            <NameExpr col="30" id="56" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="15">
                                                <Name col="30" id="57" line="15" nameId="parity_bit"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="41" id="58" line="15" value="1"/>
                                        </AssignStmt>
                                    </StmtList>
                                </DefaultCaseBlock>
                            </SwitchStmt>
                        </StmtList>
                    </SwitchCaseBlock>
                    <SwitchCaseBlock col="5" id="59" line="18">
                        <IntLiteralExpr col="10" id="60" line="18" value="2"/>
                        <StmtList>
                            <SwitchStmt col="9" id="61" line="19">
                                <NameExpr col="16" id="62" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="19">
                                    <Name col="16" id="63" line="19" nameId="input"/>
                                </NameExpr>
                                <SwitchCaseBlock col="13" id="64" line="20">
                                    <IntLiteralExpr col="18" id="65" line="20" value="0"/>
                                    <StmtList>
                                        <AssignStmt col="17" id="66" line="21" outputSuppressed="true">
                                            <NameExpr col="17" id="67" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="21">
                                                <Name col="17" id="68" line="21" nameId="next_state"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="28" id="69" line="21" value="1"/>
                                        </AssignStmt>
                                        <AssignStmt col="30" id="70" line="21" outputSuppressed="true">
                                            <NameExpr col="30" id="71" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="21">
                                                <Name col="30" id="72" line="21" nameId="parity_bit"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="41" id="73" line="21" value="1"/>
                                        </AssignStmt>
                                    </StmtList>
                                </SwitchCaseBlock>
                                <DefaultCaseBlock col="13" id="74" line="22">
                                    <StmtList>
                                        <AssignStmt col="17" id="75" line="23" outputSuppressed="true">
                                            <NameExpr col="17" id="76" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="23">
                                                <Name col="17" id="77" line="23" nameId="next_state"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="28" id="78" line="23" value="3"/>
                                        </AssignStmt>
                                        <AssignStmt col="30" id="79" line="23" outputSuppressed="true">
                                            <NameExpr col="30" id="80" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="23">
                                                <Name col="30" id="81" line="23" nameId="parity_bit"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="41" id="82" line="23" value="0"/>
                                        </AssignStmt>
                                    </StmtList>
                                </DefaultCaseBlock>
                            </SwitchStmt>
                        </StmtList>
                    </SwitchCaseBlock>
                    <DefaultCaseBlock col="5" id="83" line="26">
                        <StmtList>
                            <SwitchStmt col="9" id="84" line="27">
                                <NameExpr col="16" id="85" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="27">
                                    <Name col="16" id="86" line="27" nameId="input"/>
                                </NameExpr>
                                <SwitchCaseBlock col="13" id="87" line="28">
                                    <IntLiteralExpr col="18" id="88" line="28" value="0"/>
                                    <StmtList>
                                        <AssignStmt col="17" id="89" line="29" outputSuppressed="true">
                                            <NameExpr col="17" id="90" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="29">
                                                <Name col="17" id="91" line="29" nameId="next_state"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="28" id="92" line="29" value="3"/>
                                        </AssignStmt>
                                        <AssignStmt col="30" id="93" line="29" outputSuppressed="true">
                                            <NameExpr col="30" id="94" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="29">
                                                <Name col="30" id="95" line="29" nameId="parity_bit"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="41" id="96" line="29" value="1"/>
                                        </AssignStmt>
                                    </StmtList>
                                </SwitchCaseBlock>
                                <DefaultCaseBlock col="13" id="97" line="30">
                                    <StmtList>
                                        <AssignStmt col="17" id="98" line="31" outputSuppressed="true">
                                            <NameExpr col="17" id="99" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="31">
                                                <Name col="17" id="100" line="31" nameId="next_state"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="28" id="101" line="31" value="1"/>
                                        </AssignStmt>
                                        <AssignStmt col="30" id="102" line="31" outputSuppressed="true">
                                            <NameExpr col="30" id="103" kind="VAR" kind_insensitive="VAR" kind_sensitive="VAR" line="31">
                                                <Name col="30" id="104" line="31" nameId="parity_bit"/>
                                            </NameExpr>
                                            <IntLiteralExpr col="41" id="105" line="31" value="0"/>
                                        </AssignStmt>
                                    </StmtList>
                                </DefaultCaseBlock>
                            </SwitchStmt>
                        </StmtList>
                    </DefaultCaseBlock>
                </SwitchStmt>
            </StmtList>
        </Function>
    </FunctionList>
</CompilationUnits>
