and r0, r1, r2, ror 31
add r1, r2, r0, lsr 1
mvn r2, r2
sub r2, r2, r1
