# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/0ee6/sources_1/new/clk_div.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_clk_div_0_0/sim/CSSTE_clk_div_0_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/d4d2/Hex2Ascii.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/d4d2/VgaController.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/d4d2/VgaDebugger.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/d4d2/VgaDisplay.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/d4d2/VGA.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_VGA_0_0/sim/CSSTE_VGA_0_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/sim/RAM.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/2cd9/RAM_B.srcs/sources_1/new/RAM_B.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_RAM_B_0_0/sim/CSSTE_RAM_B_0_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/67de/HexTo8SEG.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/67de/MC14495_ZJU.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/67de/MUX2T1_64.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/67de/P2S.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/67de/SSeg_map.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/67de/SSeg7_Dev.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_SSeg7_Dev_0_0/sim/CSSTE_SSeg7_Dev_0_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_dist_mem_gen_0_0/sim/CSSTE_dist_mem_gen_0_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlconcat_0_0/sim/CSSTE_xlconcat_0_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_0/sim/CSSTE_xlslice_0_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_1/sim/CSSTE_xlslice_0_1.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_2/sim/CSSTE_xlslice_0_2.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_3/sim/CSSTE_xlslice_0_3.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_4/sim/CSSTE_xlslice_0_4.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlconstant_0_0/sim/CSSTE_xlconstant_0_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_5/sim/CSSTE_xlslice_0_5.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_6/sim/CSSTE_xlslice_0_6.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_7/sim/CSSTE_xlslice_0_7.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_8/sim/CSSTE_xlslice_0_8.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_9/sim/CSSTE_xlslice_0_9.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_10/sim/CSSTE_xlslice_0_10.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlconcat_1_0/sim/CSSTE_xlconcat_1_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_util_vector_logic_0_0/sim/CSSTE_util_vector_logic_0_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_util_vector_logic_0_1/sim/CSSTE_util_vector_logic_0_1.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_11/sim/CSSTE_xlslice_0_11.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_12/sim/CSSTE_xlslice_0_12.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_xlconstant_0_1/sim/CSSTE_xlconstant_0_1.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/16c7/ADC32.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/16c7/ALU.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/16c7/Control.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/16c7/Datapath.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/16c7/ImmGen.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/16c7/MUX2T1_32.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/16c7/MUX4T1_32.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/16c7/PC_CTRL.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/16c7/Regs.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ipshared/16c7/SCPU.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/ip/CSSTE_SCPU_0_0/sim/CSSTE_SCPU_0_0.v" \
"../../../../SOC_NEW.ip_user_files/bd/CSSTE/sim/CSSTE.v" \
"../../../../SOC_NEW.srcs/sources_1/imports/hdl/CSSTE_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
