
---------- Begin Simulation Statistics ----------
final_tick                               2542159040500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 193314                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   193313                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.73                       # Real time elapsed on the host
host_tick_rate                              559122405                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200499                       # Number of instructions simulated
sim_ops                                       4200499                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012149                       # Number of seconds simulated
sim_ticks                                 12149195500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.591431                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  367683                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               699131                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2633                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            112420                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            966983                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28244                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          179232                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           150988                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1171417                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71163                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28485                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200499                       # Number of instructions committed
system.cpu.committedOps                       4200499                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.781454                       # CPI: cycles per instruction
system.cpu.discardedOps                        315812                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619171                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1479699                       # DTB hits
system.cpu.dtb.data_misses                       8348                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416824                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875069                       # DTB read hits
system.cpu.dtb.read_misses                       7457                       # DTB read misses
system.cpu.dtb.write_accesses                  202347                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604630                       # DTB write hits
system.cpu.dtb.write_misses                       891                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18280                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3686459                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1158630                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           685592                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17077178                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172967                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  981718                       # ITB accesses
system.cpu.itb.fetch_acv                          455                       # ITB acv
system.cpu.itb.fetch_hits                      976665                       # ITB hits
system.cpu.itb.fetch_misses                      5053                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11191722000     92.09%     92.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9548500      0.08%     92.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19191000      0.16%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               932822500      7.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12153284000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8195304500     67.43%     67.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3957979500     32.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24284991                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85462      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2544046     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840429     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593287     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200499                       # Class of committed instruction
system.cpu.quiesceCycles                        13400                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7207813                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22720456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22720456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22720456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22720456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116515.158974                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116515.158974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116515.158974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116515.158974                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12956491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12956491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12956491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12956491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66443.543590                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66443.543590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66443.543590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66443.543590                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22370959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22370959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116515.411458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116515.411458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12756994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12756994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66442.677083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66442.677083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.298062                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539653663000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.298062                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206129                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206129                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130929                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34896                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88936                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34535                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28984                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28984                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89526                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41297                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11417536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11417536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720185                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18148985                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160222                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002715                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052035                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159787     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160222                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837051038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378166000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474738000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5725632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10223296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5725632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5725632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34896                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471276637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370202620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841479257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471276637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471276637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183826493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183826493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183826493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471276637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370202620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025305750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000201080500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7484                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7484                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414273                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114201                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159739                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123618                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159739                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123618                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10503                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2024                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5792                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2040887250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4839062250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13675.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32425.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105570                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82078                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159739                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123618                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.404238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.110054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.760864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35345     42.50%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24567     29.54%     72.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10217     12.29%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4726      5.68%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2427      2.92%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1484      1.78%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          969      1.17%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          624      0.75%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2800      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83159                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.940540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.359875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.696514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1338     17.88%     17.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5669     75.75%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           293      3.92%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            87      1.16%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.43%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7484                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.754119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6688     89.36%     89.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               83      1.11%     90.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              464      6.20%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      2.38%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.91%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7484                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9551104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  672192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7780864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10223296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7911552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12149190500                       # Total gap between requests
system.mem_ctrls.avgGap                      42875.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5085120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4465984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7780864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418556109.332506835461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367595039.523398935795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640442735.488123536110                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123618                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2582721000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256341250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298595358500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28869.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32106.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2415468.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319800600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169970460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568958040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315047880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5295899070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        205586880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7834101330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.824699                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    482202000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11261393500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273990360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145617945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496587000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319578840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5247352170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246468480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7688433195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.834758                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    587502000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11156093500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12141995500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1698025                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1698025                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1698025                       # number of overall hits
system.cpu.icache.overall_hits::total         1698025                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89527                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89527                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89527                       # number of overall misses
system.cpu.icache.overall_misses::total         89527                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5510816000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5510816000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5510816000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5510816000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1787552                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1787552                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1787552                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1787552                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61554.793526                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61554.793526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61554.793526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61554.793526                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88936                       # number of writebacks
system.cpu.icache.writebacks::total             88936                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89527                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89527                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89527                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89527                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5421290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5421290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5421290000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5421290000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050084                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60554.804696                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60554.804696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60554.804696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60554.804696                       # average overall mshr miss latency
system.cpu.icache.replacements                  88936                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1698025                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1698025                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89527                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89527                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5510816000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5510816000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1787552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1787552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61554.793526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61554.793526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5421290000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5421290000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60554.804696                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60554.804696                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.834433                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1755578                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89014                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.722493                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.834433                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995770                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995770                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3664630                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3664630                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336630                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336630                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336630                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336630                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106004                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106004                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106004                       # number of overall misses
system.cpu.dcache.overall_misses::total        106004                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6789808500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6789808500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6789808500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6789808500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442634                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442634                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442634                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442634                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073479                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073479                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073479                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073479                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64052.380099                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64052.380099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64052.380099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64052.380099                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34720                       # number of writebacks
system.cpu.dcache.writebacks::total             34720                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36600                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36600                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4418116000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4418116000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4418116000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4418116000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048109                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048109                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048109                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048109                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63657.944787                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63657.944787                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63657.944787                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63657.944787                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103846.153846                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103846.153846                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69252                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3320597000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3320597000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057994                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057994                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67000.201772                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67000.201772                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2699407500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2699407500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66805.442126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66805.442126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3469211500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3469211500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095983                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095983                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61463.981362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61463.981362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718708500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718708500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59271.941925                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59271.941925                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62894500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62894500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70747.469066                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70747.469066                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62005500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62005500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079460                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079460                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69747.469066                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69747.469066                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542159040500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.362108                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69252                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.190319                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.362108                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3000164                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3000164                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552930445500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 561572                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749892                       # Number of bytes of host memory used
host_op_rate                                   561567                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.18                       # Real time elapsed on the host
host_tick_rate                              642425145                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7402539                       # Number of instructions simulated
sim_ops                                       7402539                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008468                       # Number of seconds simulated
sim_ticks                                  8468412000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             42.881539                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  197870                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               461434                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1671                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             65666                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            556038                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              24665                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          164855                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           140190                       # Number of indirect misses.
system.cpu.branchPred.lookups                  701456                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   55879                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        23515                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2462804                       # Number of instructions committed
system.cpu.committedOps                       2462804                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.830671                       # CPI: cycles per instruction
system.cpu.discardedOps                        185881                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   167909                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       840318                       # DTB hits
system.cpu.dtb.data_misses                       3404                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   110444                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       497543                       # DTB read hits
system.cpu.dtb.read_misses                       2909                       # DTB read misses
system.cpu.dtb.write_accesses                   57465                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      342775                       # DTB write hits
system.cpu.dtb.write_misses                       495                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4877                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2103630                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            635689                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           386117                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12575825                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146398                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  357921                       # ITB accesses
system.cpu.itb.fetch_acv                          206                       # ITB acv
system.cpu.itb.fetch_hits                      355146                       # ITB hits
system.cpu.itb.fetch_misses                      2775                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.79%      4.79% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5102     80.06%     85.08% # number of callpals executed
system.cpu.kern.callpal::rdps                     158      2.48%     87.56% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.59% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.62% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.25%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.33%     96.20% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6373                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9955                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       76                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2317     41.29%     41.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.69%     41.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3247     57.86%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5612                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2314     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.83%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2314     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4676                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6036538000     71.28%     71.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                66469000      0.78%     72.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11144500      0.13%     72.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2354698500     27.80%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8468850000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998705                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.712658                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.833215                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.543677                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704392                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7096307000     83.79%     83.79% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1372543000     16.21%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16822605                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        76                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43229      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1523553     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3576      0.15%     63.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485981     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339410     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.50% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58889      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2462804                       # Class of committed instruction
system.cpu.quiesceCycles                       114219                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4246780                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          221                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        260895                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2660714268                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2660714268                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2660714268                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2660714268                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118159.439915                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118159.439915                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118159.439915                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118159.439915                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           345                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    49.285714                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1533554455                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1533554455                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1533554455                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1533554455                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68103.492983                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68103.492983                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68103.492983                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68103.492983                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6220975                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6220975                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115203.240741                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115203.240741                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3520975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3520975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65203.240741                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65203.240741                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2654493293                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2654493293                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118166.546163                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118166.546163                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1530033480                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1530033480                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68110.464744                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68110.464744                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              93673                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41914                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73818                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14657                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15409                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15409                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73829                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18699                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       221469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       221469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       102170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       106056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9448960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9448960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3424192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3427119                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14313775                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132354                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001647                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040551                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  132136     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                     218      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132354                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3110500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           737344708                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          186781250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          392339750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4724608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2179392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6904000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4724608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4724608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2682496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2682496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         557909558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         257355452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             815265011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    557909558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        557909558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      316764938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316764938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      316764938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        557909558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        257355452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1132029948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000247982750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7047                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7047                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              292555                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108094                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107876                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115647                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115647                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5201                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1017                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5239                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1552190500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  513375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3477346750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15117.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33867.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        94                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    72972                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79993                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115647                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    335                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.151450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.562408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.566967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26758     41.59%     41.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19008     29.54%     71.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8096     12.58%     83.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3593      5.58%     89.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1931      3.00%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1071      1.66%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          674      1.05%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          467      0.73%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2740      4.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64338                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.570456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.858306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.228075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1466     20.80%     20.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            904     12.83%     33.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4291     60.89%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           212      3.01%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            87      1.23%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            39      0.55%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            12      0.17%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            14      0.20%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7047                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.266922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.248948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.812453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6123     86.89%     86.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              336      4.77%     91.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              367      5.21%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              142      2.02%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      0.72%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.16%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.10%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7047                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6571200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  332864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7336512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6904064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7401408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       775.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       866.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    815.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    874.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8468415000                       # Total gap between requests
system.mem_ctrls.avgGap                      37886.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4400704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2170496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7336512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 519661065.144208848476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 256304960.127117097378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 866338576.819361209869                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73823                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115647                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2314011000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1163335750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 213472005000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31345.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34162.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1845893.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            261573900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            139007055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           408008160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          316154520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3613829640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        208889280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5615576235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.120339                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    507693250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7678733500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            197899380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            105163245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           325155600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          282313260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3569317200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246259680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5394222045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.981531                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    605343750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7580786750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               177500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117311268                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1164000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1627500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              110000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 152                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     789473.684211                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286609.163551                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       379000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10711405000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       947025                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           947025                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       947025                       # number of overall hits
system.cpu.icache.overall_hits::total          947025                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        73828                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          73828                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        73828                       # number of overall misses
system.cpu.icache.overall_misses::total         73828                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4777608500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4777608500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4777608500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4777608500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1020853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1020853                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1020853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1020853                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072320                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072320                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072320                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072320                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64712.690307                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64712.690307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64712.690307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64712.690307                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73818                       # number of writebacks
system.cpu.icache.writebacks::total             73818                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        73828                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73828                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        73828                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73828                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4703780500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4703780500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4703780500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4703780500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072320                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072320                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072320                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072320                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63712.690307                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63712.690307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63712.690307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63712.690307                       # average overall mshr miss latency
system.cpu.icache.replacements                  73818                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       947025                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          947025                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        73828                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         73828                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4777608500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4777608500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1020853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1020853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072320                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072320                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64712.690307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64712.690307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        73828                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73828                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4703780500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4703780500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63712.690307                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63712.690307                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985104                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1074455                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74339                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.453450                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985104                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2115534                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2115534                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       761229                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           761229                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       761229                       # number of overall hits
system.cpu.dcache.overall_hits::total          761229                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51737                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51737                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51737                       # number of overall misses
system.cpu.dcache.overall_misses::total         51737                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3394500500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3394500500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3394500500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3394500500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       812966                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       812966                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       812966                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       812966                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063640                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063640                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063640                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65610.694474                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65610.694474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65610.694474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65610.694474                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19450                       # number of writebacks
system.cpu.dcache.writebacks::total             19450                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18245                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18245                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18245                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33492                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33492                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33492                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33492                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2202428000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2202428000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2202428000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2202428000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233752000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233752000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041197                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041197                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041197                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041197                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65759.823241                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65759.823241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65759.823241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65759.823241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120366.632338                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120366.632338                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  34053                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       460742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          460742                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1543364500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1543364500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       482590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       482590                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045272                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045272                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70640.996888                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70640.996888                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3775                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3775                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1278464000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1278464000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233752000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233752000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70738.892270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70738.892270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203794.245859                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203794.245859                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1851136000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1851136000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330376                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330376                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61933.687979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61933.687979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15419                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15419                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    923964000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    923964000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59923.730462                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59923.730462                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8547                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8547                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          575                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          575                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43544000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43544000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.063034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.063034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75728.695652                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75728.695652                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          573                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          573                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42780500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42780500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062815                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062815                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74660.558464                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74660.558464                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8807                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8807                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8807                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8807                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10771405000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              844197                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35077                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.066967                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1695843                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1695843                       # Number of data accesses

---------- End Simulation Statistics   ----------
