TimeQuest Timing Analyzer report for try
Thu Nov 26 23:22:09 2015
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 12. Slow Model Setup: 'clk'
 13. Slow Model Setup: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 14. Slow Model Setup: 'clock_generator:inst1|inst7'
 15. Slow Model Hold: 'clk'
 16. Slow Model Hold: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 17. Slow Model Hold: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 18. Slow Model Hold: 'clock_generator:inst1|inst7'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 21. Slow Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 22. Slow Model Minimum Pulse Width: 'clock_generator:inst1|inst7'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'clk'
 33. Fast Model Setup: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 34. Fast Model Setup: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 35. Fast Model Setup: 'clock_generator:inst1|inst7'
 36. Fast Model Hold: 'clk'
 37. Fast Model Hold: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 38. Fast Model Hold: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 39. Fast Model Hold: 'clock_generator:inst1|inst7'
 40. Fast Model Minimum Pulse Width: 'clk'
 41. Fast Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'
 42. Fast Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'
 43. Fast Model Minimum Pulse Width: 'clock_generator:inst1|inst7'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; try                                                              ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; Clock Name                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                     ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; clk                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                     ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst1|clock_divider_1024:inst101|inst10 } ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst1|clock_divider_1024:inst102|inst10 } ;
; clock_generator:inst1|inst7                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst1|inst7 }                             ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; 562.11 MHz ; 500.0 MHz       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 564.65 MHz ; 420.17 MHz      ; clk                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 613.87 MHz ; 500.0 MHz       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 773.99 MHz ; 500.0 MHz       ; clock_generator:inst1|inst7                             ; limit due to high minimum pulse width violation (tch)         ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                         ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.779 ; -4.367        ;
; clk                                                     ; -0.771 ; -3.742        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.629 ; -1.990        ;
; clock_generator:inst1|inst7                             ; -0.292 ; -0.558        ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -2.549 ; -2.549        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -2.051 ; -2.051        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -2.051 ; -2.051        ;
; clock_generator:inst1|inst7                             ; 0.391  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.380 ; -11.380       ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:inst1|inst7                             ; -0.500 ; -3.000        ;
+---------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.779 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.815      ;
; -0.747 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.783      ;
; -0.708 ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.744      ;
; -0.650 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.686      ;
; -0.650 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.686      ;
; -0.650 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.686      ;
; -0.649 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.685      ;
; -0.647 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.683      ;
; -0.641 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.677      ;
; -0.627 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.663      ;
; -0.589 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.625      ;
; -0.575 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.611      ;
; -0.500 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.536      ;
; -0.455 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.491      ;
; -0.455 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.491      ;
; -0.455 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.491      ;
; -0.454 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.490      ;
; -0.452 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.488      ;
; -0.448 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.484      ;
; -0.446 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.482      ;
; -0.444 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.480      ;
; -0.339 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.375      ;
; -0.339 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.375      ;
; -0.339 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.375      ;
; -0.338 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.374      ;
; -0.336 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.372      ;
; -0.330 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.366      ;
; -0.250 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.286      ;
; -0.239 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.275      ;
; -0.216 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.252      ;
; -0.216 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.252      ;
; -0.216 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.252      ;
; -0.215 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.251      ;
; -0.213 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.249      ;
; -0.208 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.244      ;
; -0.207 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.243      ;
; -0.207 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.243      ;
; -0.199 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.235      ;
; -0.072 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.108      ;
; -0.057 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.093      ;
; -0.057 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.093      ;
; -0.043 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.079      ;
; 0.088  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.948      ;
; 0.088  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.948      ;
; 0.089  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.947      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.321  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.192      ; 0.657      ;
; 2.821  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.192      ; 0.657      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -0.771 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.807      ;
; -0.747 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.783      ;
; -0.727 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.763      ;
; -0.638 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.674      ;
; -0.621 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.657      ;
; -0.616 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.652      ;
; -0.611 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.647      ;
; -0.579 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.615      ;
; -0.499 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.535      ;
; -0.499 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.535      ;
; -0.498 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.534      ;
; -0.491 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.527      ;
; -0.491 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.527      ;
; -0.477 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.513      ;
; -0.476 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.512      ;
; -0.475 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.511      ;
; -0.475 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.511      ;
; -0.474 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.510      ;
; -0.467 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.503      ;
; -0.467 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.503      ;
; -0.440 ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.476      ;
; -0.349 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.385      ;
; -0.349 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.385      ;
; -0.348 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.384      ;
; -0.341 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.377      ;
; -0.341 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.377      ;
; -0.304 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.340      ;
; -0.242 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.278      ;
; -0.221 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.257      ;
; -0.204 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.240      ;
; -0.204 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.240      ;
; -0.203 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.239      ;
; -0.203 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.239      ;
; -0.196 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.232      ;
; -0.196 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.232      ;
; -0.080 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.116      ;
; -0.075 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.111      ;
; -0.072 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.108      ;
; -0.062 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.098      ;
; -0.061 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.097      ;
; -0.051 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.087      ;
; -0.050 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.086      ;
; 0.043  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.993      ;
; 0.045  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.991      ;
; 0.045  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.991      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 2.819  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 0.500        ; 2.690      ; 0.657      ;
; 3.319  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 1.000        ; 2.690      ; 0.657      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                     ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.629 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.665      ;
; -0.628 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.664      ;
; -0.622 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.658      ;
; -0.434 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.470      ;
; -0.433 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.469      ;
; -0.427 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.463      ;
; -0.320 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.356      ;
; -0.319 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.355      ;
; -0.313 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.349      ;
; -0.199 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.235      ;
; -0.198 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.234      ;
; -0.192 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.228      ;
; -0.072 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.108      ;
; -0.069 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.104      ;
; -0.043 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.079      ;
; -0.043 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.079      ;
; -0.035 ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.071      ;
; 0.219  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.817      ;
; 0.219  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.817      ;
; 0.223  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.813      ;
; 0.379  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst1 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.321  ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.192      ; 0.657      ;
; 2.821  ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.192      ; 0.657      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst1|inst7'                                                                                                         ;
+--------+---------------------+---------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.292 ; addsub:inst|inst1   ; addsub:inst|inst1   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 1.328      ;
; -0.266 ; addsub:inst|inst255 ; addsub:inst|ins7t   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 1.302      ;
; -0.160 ; addsub:inst|ins7t   ; addsub:inst|ins7t   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 1.196      ;
; -0.154 ; addsub:inst|ins7t   ; addsub:inst|inst1   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 1.190      ;
; 0.092  ; addsub:inst|inst1   ; addsub:inst|inst255 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.944      ;
; 0.099  ; addsub:inst|inst255 ; addsub:inst|inst1   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.937      ;
; 0.133  ; addsub:inst|inst1   ; addsub:inst|ins7t   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.903      ;
; 0.379  ; addsub:inst|inst255 ; addsub:inst|inst255 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.657      ;
+--------+---------------------+---------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -2.549 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 0.000        ; 2.690      ; 0.657      ;
; -2.049 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; -0.500       ; 2.690      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.725  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.991      ;
; 0.725  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.991      ;
; 0.727  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.993      ;
; 0.820  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.086      ;
; 0.821  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.087      ;
; 0.831  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.098      ;
; 0.842  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.108      ;
; 0.845  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.111      ;
; 0.850  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.116      ;
; 0.966  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.232      ;
; 0.966  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.232      ;
; 0.973  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.239      ;
; 0.973  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.239      ;
; 0.974  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.240      ;
; 0.974  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.240      ;
; 0.991  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.257      ;
; 1.012  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.278      ;
; 1.074  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.340      ;
; 1.111  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.377      ;
; 1.111  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.377      ;
; 1.118  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.384      ;
; 1.119  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.385      ;
; 1.119  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.385      ;
; 1.210  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.476      ;
; 1.237  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.503      ;
; 1.237  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.503      ;
; 1.244  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.510      ;
; 1.245  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.511      ;
; 1.245  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.511      ;
; 1.246  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.512      ;
; 1.247  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.513      ;
; 1.261  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.527      ;
; 1.261  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.527      ;
; 1.268  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.534      ;
; 1.269  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.535      ;
; 1.269  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.535      ;
; 1.349  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.615      ;
; 1.381  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.647      ;
; 1.386  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.652      ;
; 1.391  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.657      ;
; 1.408  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.674      ;
; 1.497  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.763      ;
; 1.517  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.783      ;
; 1.541  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.807      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.051 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 2.192      ; 0.657      ;
; -1.551 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500       ; 2.192      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.681  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.947      ;
; 0.682  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.948      ;
; 0.682  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.948      ;
; 0.813  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.079      ;
; 0.827  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.093      ;
; 0.827  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.093      ;
; 0.842  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.108      ;
; 0.969  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.235      ;
; 0.977  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.243      ;
; 0.977  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.243      ;
; 0.978  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.244      ;
; 0.983  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.249      ;
; 0.985  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.251      ;
; 0.986  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.252      ;
; 0.986  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.252      ;
; 0.986  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.252      ;
; 1.009  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.275      ;
; 1.020  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.286      ;
; 1.100  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.366      ;
; 1.106  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.372      ;
; 1.108  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.374      ;
; 1.109  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.375      ;
; 1.109  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.375      ;
; 1.109  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.375      ;
; 1.214  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.480      ;
; 1.216  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.482      ;
; 1.218  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.484      ;
; 1.222  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.488      ;
; 1.224  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.491      ;
; 1.270  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.536      ;
; 1.345  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.611      ;
; 1.359  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.625      ;
; 1.397  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.663      ;
; 1.411  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.677      ;
; 1.417  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.683      ;
; 1.419  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.685      ;
; 1.420  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.686      ;
; 1.420  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.686      ;
; 1.420  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.686      ;
; 1.478  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.744      ;
; 1.517  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.783      ;
; 1.549  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.815      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.051 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 2.192      ; 0.657      ;
; -1.551 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500       ; 2.192      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst1 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.547  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.813      ;
; 0.551  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.817      ;
; 0.551  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.817      ;
; 0.805  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.071      ;
; 0.813  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.079      ;
; 0.838  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.105      ;
; 0.842  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.108      ;
; 0.962  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.228      ;
; 0.968  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.234      ;
; 0.969  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.235      ;
; 1.083  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.349      ;
; 1.089  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.355      ;
; 1.090  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.356      ;
; 1.197  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.463      ;
; 1.203  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.469      ;
; 1.204  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.470      ;
; 1.392  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.658      ;
; 1.398  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.664      ;
; 1.399  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.665      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst1|inst7'                                                                                                         ;
+-------+---------------------+---------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; addsub:inst|inst255 ; addsub:inst|inst255 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.637 ; addsub:inst|inst1   ; addsub:inst|ins7t   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.903      ;
; 0.671 ; addsub:inst|inst255 ; addsub:inst|inst1   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.937      ;
; 0.678 ; addsub:inst|inst1   ; addsub:inst|inst255 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.944      ;
; 0.924 ; addsub:inst|ins7t   ; addsub:inst|inst1   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 1.190      ;
; 0.930 ; addsub:inst|ins7t   ; addsub:inst|ins7t   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 1.196      ;
; 1.036 ; addsub:inst|inst255 ; addsub:inst|ins7t   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 1.302      ;
; 1.062 ; addsub:inst|inst1   ; addsub:inst|inst1   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 1.328      ;
+-------+---------------------+---------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst7|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst1|inst7'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; addsub:inst|ins7t            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; addsub:inst|ins7t            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; addsub:inst|inst1            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; addsub:inst|inst1            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; addsub:inst|inst255          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; addsub:inst|inst255          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst|ins7t|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst|ins7t|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst|inst255|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst|inst255|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w1        ; clock_generator:inst1|inst7 ; 5.001 ; 5.001 ; Rise       ; clock_generator:inst1|inst7 ;
; w2        ; clock_generator:inst1|inst7 ; 4.873 ; 4.873 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w1        ; clock_generator:inst1|inst7 ; -4.372 ; -4.372 ; Rise       ; clock_generator:inst1|inst7 ;
; w2        ; clock_generator:inst1|inst7 ; -4.244 ; -4.244 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; y0        ; clock_generator:inst1|inst7 ; 6.316 ; 6.316 ; Rise       ; clock_generator:inst1|inst7 ;
; y1        ; clock_generator:inst1|inst7 ; 6.131 ; 6.131 ; Rise       ; clock_generator:inst1|inst7 ;
; y2        ; clock_generator:inst1|inst7 ; 6.021 ; 6.021 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; y0        ; clock_generator:inst1|inst7 ; 6.316 ; 6.316 ; Rise       ; clock_generator:inst1|inst7 ;
; y1        ; clock_generator:inst1|inst7 ; 6.131 ; 6.131 ; Rise       ; clock_generator:inst1|inst7 ;
; y2        ; clock_generator:inst1|inst7 ; 6.021 ; 6.021 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clk                                                     ; 0.183 ; 0.000         ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.200 ; 0.000         ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.243 ; 0.000         ;
; clock_generator:inst1|inst7                             ; 0.416 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.592 ; -1.592        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -1.296 ; -1.296        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -1.293 ; -1.293        ;
; clock_generator:inst1|inst7                             ; 0.215  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.380 ; -11.380       ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:inst1|inst7                             ; -0.500 ; -3.000        ;
+---------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.183 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.849      ;
; 0.188 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.844      ;
; 0.223 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.809      ;
; 0.236 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.796      ;
; 0.241 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.791      ;
; 0.269 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.763      ;
; 0.276 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.756      ;
; 0.293 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.739      ;
; 0.299 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.733      ;
; 0.300 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.732      ;
; 0.300 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.732      ;
; 0.304 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.728      ;
; 0.305 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.727      ;
; 0.305 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.727      ;
; 0.306 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.726      ;
; 0.306 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.726      ;
; 0.307 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.725      ;
; 0.311 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.721      ;
; 0.311 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.721      ;
; 0.325 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.707      ;
; 0.347 ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.685      ;
; 0.357 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.675      ;
; 0.358 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.674      ;
; 0.358 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.674      ;
; 0.364 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.668      ;
; 0.364 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.668      ;
; 0.412 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.620      ;
; 0.425 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.607      ;
; 0.430 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.602      ;
; 0.432 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.600      ;
; 0.441 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.591      ;
; 0.442 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.590      ;
; 0.442 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.590      ;
; 0.448 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.584      ;
; 0.448 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.584      ;
; 0.491 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.541      ;
; 0.498 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.534      ;
; 0.501 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.531      ;
; 0.506 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.526      ;
; 0.508 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.524      ;
; 0.510 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.521      ;
; 0.547 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.485      ;
; 0.548 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.484      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 1.972 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 0.500        ; 1.666      ; 0.367      ;
; 2.472 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 1.000        ; 1.666      ; 0.367      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.200 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.832      ;
; 0.217 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.815      ;
; 0.232 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.800      ;
; 0.232 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.800      ;
; 0.232 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.800      ;
; 0.233 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.799      ;
; 0.233 ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.799      ;
; 0.234 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.798      ;
; 0.240 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.792      ;
; 0.269 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.763      ;
; 0.288 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.744      ;
; 0.295 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.737      ;
; 0.298 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.734      ;
; 0.318 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.714      ;
; 0.318 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.714      ;
; 0.318 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.714      ;
; 0.319 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.713      ;
; 0.320 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.712      ;
; 0.324 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.708      ;
; 0.326 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.706      ;
; 0.326 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.706      ;
; 0.365 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.667      ;
; 0.365 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.667      ;
; 0.365 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.667      ;
; 0.366 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.666      ;
; 0.367 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.665      ;
; 0.373 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.659      ;
; 0.427 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.605      ;
; 0.433 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.599      ;
; 0.435 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.597      ;
; 0.435 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.597      ;
; 0.435 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.597      ;
; 0.436 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.596      ;
; 0.437 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.595      ;
; 0.443 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.443 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.443 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.444 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.588      ;
; 0.504 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.528      ;
; 0.504 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.528      ;
; 0.506 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.526      ;
; 0.514 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.518      ;
; 0.560 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.472      ;
; 0.560 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.472      ;
; 0.561 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.471      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.673 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.500        ; 1.367      ; 0.367      ;
; 2.173 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1.000        ; 1.367      ; 0.367      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                    ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.243 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.789      ;
; 0.244 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.788      ;
; 0.248 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.784      ;
; 0.329 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.703      ;
; 0.330 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.702      ;
; 0.334 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.698      ;
; 0.373 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.659      ;
; 0.374 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.658      ;
; 0.378 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.654      ;
; 0.442 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.590      ;
; 0.443 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.447 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.585      ;
; 0.503 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.529      ;
; 0.506 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.526      ;
; 0.506 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.526      ;
; 0.511 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.521      ;
; 0.511 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.521      ;
; 0.516 ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.516      ;
; 0.621 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.411      ;
; 0.621 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.411      ;
; 0.624 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.408      ;
; 0.665 ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst1 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.676 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.500        ; 1.370      ; 0.367      ;
; 2.176 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1.000        ; 1.370      ; 0.367      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst1|inst7'                                                                                                        ;
+-------+---------------------+---------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.416 ; addsub:inst|inst255 ; addsub:inst|ins7t   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.616      ;
; 0.420 ; addsub:inst|inst1   ; addsub:inst|inst1   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.612      ;
; 0.468 ; addsub:inst|ins7t   ; addsub:inst|ins7t   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.564      ;
; 0.473 ; addsub:inst|ins7t   ; addsub:inst|inst1   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.559      ;
; 0.565 ; addsub:inst|inst1   ; addsub:inst|inst255 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.467      ;
; 0.582 ; addsub:inst|inst1   ; addsub:inst|ins7t   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.450      ;
; 0.582 ; addsub:inst|inst255 ; addsub:inst|inst1   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.450      ;
; 0.665 ; addsub:inst|inst255 ; addsub:inst|inst255 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 1.000        ; 0.000      ; 0.367      ;
+-------+---------------------+---------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -1.592 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; 0.000        ; 1.666      ; 0.367      ;
; -1.092 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk         ; -0.500       ; 1.666      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.332  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.484      ;
; 0.332  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.484      ;
; 0.333  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.485      ;
; 0.369  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.379  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.531      ;
; 0.382  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.534      ;
; 0.389  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.541      ;
; 0.432  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.584      ;
; 0.432  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.584      ;
; 0.438  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.590      ;
; 0.438  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.590      ;
; 0.439  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.591      ;
; 0.448  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.600      ;
; 0.450  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.602      ;
; 0.455  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.607      ;
; 0.468  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.620      ;
; 0.516  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.668      ;
; 0.522  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.674      ;
; 0.522  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.674      ;
; 0.523  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.675      ;
; 0.533  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.685      ;
; 0.555  ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.707      ;
; 0.569  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.721      ;
; 0.569  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.721      ;
; 0.573  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.725      ;
; 0.574  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.726      ;
; 0.574  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.726      ;
; 0.575  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.727      ;
; 0.575  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.727      ;
; 0.576  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.728      ;
; 0.580  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.732      ;
; 0.580  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.732      ;
; 0.581  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.733      ;
; 0.587  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.739      ;
; 0.604  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.756      ;
; 0.611  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.763      ;
; 0.639  ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.791      ;
; 0.644  ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.796      ;
; 0.657  ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.809      ;
; 0.692  ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.844      ;
; 0.697  ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.849      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                                                                                      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.296 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 1.370      ; 0.367      ;
; -0.796 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.500       ; 1.370      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst1 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.256  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst2 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.408      ;
; 0.259  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.411      ;
; 0.259  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.411      ;
; 0.364  ; clock_generator:inst1|inst6 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.516      ;
; 0.369  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst3 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.521      ;
; 0.374  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst4 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.526      ;
; 0.377  ; clock_generator:inst1|inst5 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.529      ;
; 0.433  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.585      ;
; 0.437  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.438  ; clock_generator:inst1|inst1 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.590      ;
; 0.502  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.654      ;
; 0.506  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.658      ;
; 0.507  ; clock_generator:inst1|inst3 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.659      ;
; 0.546  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.698      ;
; 0.550  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.702      ;
; 0.551  ; clock_generator:inst1|inst2 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.703      ;
; 0.632  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst6 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.784      ;
; 0.636  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst7 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.788      ;
; 0.637  ; clock_generator:inst1|inst4 ; clock_generator:inst1|inst5 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.789      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.293 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 1.367      ; 0.367      ;
; -0.793 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.500       ; 1.367      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.319  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.471      ;
; 0.320  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.472      ;
; 0.320  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.472      ;
; 0.366  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.518      ;
; 0.374  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.528      ;
; 0.436  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.588      ;
; 0.437  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.437  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.437  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.443  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.595      ;
; 0.444  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.596      ;
; 0.445  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.597      ;
; 0.445  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.597      ;
; 0.445  ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.597      ;
; 0.447  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.599      ;
; 0.453  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.605      ;
; 0.507  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.659      ;
; 0.513  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.667      ;
; 0.554  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.706      ;
; 0.554  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.706      ;
; 0.556  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.708      ;
; 0.560  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.712      ;
; 0.561  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.713      ;
; 0.562  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.714      ;
; 0.562  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.714      ;
; 0.562  ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.714      ;
; 0.582  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.734      ;
; 0.585  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.737      ;
; 0.592  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.744      ;
; 0.611  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.763      ;
; 0.640  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.792      ;
; 0.646  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.798      ;
; 0.647  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.799      ;
; 0.647  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.799      ;
; 0.648  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.800      ;
; 0.648  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.800      ;
; 0.648  ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.800      ;
; 0.663  ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.815      ;
; 0.680  ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.832      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst1|inst7'                                                                                                         ;
+-------+---------------------+---------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; addsub:inst|inst255 ; addsub:inst|inst255 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.298 ; addsub:inst|inst255 ; addsub:inst|inst1   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.450      ;
; 0.298 ; addsub:inst|inst1   ; addsub:inst|ins7t   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.450      ;
; 0.315 ; addsub:inst|inst1   ; addsub:inst|inst255 ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.467      ;
; 0.407 ; addsub:inst|ins7t   ; addsub:inst|inst1   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.559      ;
; 0.412 ; addsub:inst|ins7t   ; addsub:inst|ins7t   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.564      ;
; 0.460 ; addsub:inst|inst1   ; addsub:inst|inst1   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.612      ;
; 0.464 ; addsub:inst|inst255 ; addsub:inst|ins7t   ; clock_generator:inst1|inst7 ; clock_generator:inst1|inst7 ; 0.000        ; 0.000      ; 0.616      ;
+-------+---------------------+---------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst1|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst101|inst10'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst1|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; Rise       ; inst1|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst1|clock_divider_1024:inst102|inst10'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst1|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; Rise       ; inst1|inst7|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst1|inst7'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; addsub:inst|ins7t            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; addsub:inst|ins7t            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; addsub:inst|inst1            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; addsub:inst|inst1            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; addsub:inst|inst255          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; addsub:inst|inst255          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst1|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst|ins7t|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst|ins7t|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst1|inst7 ; Rise       ; inst|inst255|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst1|inst7 ; Rise       ; inst|inst255|clk             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w1        ; clock_generator:inst1|inst7 ; 2.698 ; 2.698 ; Rise       ; clock_generator:inst1|inst7 ;
; w2        ; clock_generator:inst1|inst7 ; 2.611 ; 2.611 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w1        ; clock_generator:inst1|inst7 ; -2.411 ; -2.411 ; Rise       ; clock_generator:inst1|inst7 ;
; w2        ; clock_generator:inst1|inst7 ; -2.326 ; -2.326 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; y0        ; clock_generator:inst1|inst7 ; 3.564 ; 3.564 ; Rise       ; clock_generator:inst1|inst7 ;
; y1        ; clock_generator:inst1|inst7 ; 3.472 ; 3.472 ; Rise       ; clock_generator:inst1|inst7 ;
; y2        ; clock_generator:inst1|inst7 ; 3.398 ; 3.398 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; y0        ; clock_generator:inst1|inst7 ; 3.564 ; 3.564 ; Rise       ; clock_generator:inst1|inst7 ;
; y1        ; clock_generator:inst1|inst7 ; 3.472 ; 3.472 ; Rise       ; clock_generator:inst1|inst7 ;
; y2        ; clock_generator:inst1|inst7 ; 3.398 ; 3.398 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+----------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                    ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                         ; -0.779  ; -2.549 ; N/A      ; N/A     ; -1.380              ;
;  clk                                                     ; -0.771  ; -2.549 ; N/A      ; N/A     ; -1.380              ;
;  clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -0.779  ; -2.051 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -0.629  ; -2.051 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst1|inst7                             ; -0.292  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                          ; -10.657 ; -6.651 ; 0.0      ; 0.0     ; -31.38              ;
;  clk                                                     ; -3.742  ; -2.549 ; N/A      ; N/A     ; -11.380             ;
;  clock_generator:inst1|clock_divider_1024:inst101|inst10 ; -4.367  ; -2.051 ; N/A      ; N/A     ; -10.000             ;
;  clock_generator:inst1|clock_divider_1024:inst102|inst10 ; -1.990  ; -2.051 ; N/A      ; N/A     ; -7.000              ;
;  clock_generator:inst1|inst7                             ; -0.558  ; 0.000  ; N/A      ; N/A     ; -3.000              ;
+----------------------------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w1        ; clock_generator:inst1|inst7 ; 5.001 ; 5.001 ; Rise       ; clock_generator:inst1|inst7 ;
; w2        ; clock_generator:inst1|inst7 ; 4.873 ; 4.873 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w1        ; clock_generator:inst1|inst7 ; -2.411 ; -2.411 ; Rise       ; clock_generator:inst1|inst7 ;
; w2        ; clock_generator:inst1|inst7 ; -2.326 ; -2.326 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; y0        ; clock_generator:inst1|inst7 ; 6.316 ; 6.316 ; Rise       ; clock_generator:inst1|inst7 ;
; y1        ; clock_generator:inst1|inst7 ; 6.131 ; 6.131 ; Rise       ; clock_generator:inst1|inst7 ;
; y2        ; clock_generator:inst1|inst7 ; 6.021 ; 6.021 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; y0        ; clock_generator:inst1|inst7 ; 3.564 ; 3.564 ; Rise       ; clock_generator:inst1|inst7 ;
; y1        ; clock_generator:inst1|inst7 ; 3.472 ; 3.472 ; Rise       ; clock_generator:inst1|inst7 ;
; y2        ; clock_generator:inst1|inst7 ; 3.398 ; 3.398 ; Rise       ; clock_generator:inst1|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clk                                                     ; clk                                                     ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|inst7                             ; clock_generator:inst1|inst7                             ; 8        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clk                                                     ; clk                                                     ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clk                                                     ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst1|inst7                             ; clock_generator:inst1|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst1|inst7                             ; clock_generator:inst1|inst7                             ; 8        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Nov 26 23:22:07 2015
Info: Command: quartus_sta try -c try
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'try.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:inst1|inst7 clock_generator:inst1|inst7
    Info (332105): create_clock -period 1.000 -name clock_generator:inst1|clock_divider_1024:inst102|inst10 clock_generator:inst1|clock_divider_1024:inst102|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:inst1|clock_divider_1024:inst101|inst10 clock_generator:inst1|clock_divider_1024:inst101|inst10
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.779
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.779        -4.367 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.771        -3.742 clk 
    Info (332119):    -0.629        -1.990 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.292        -0.558 clock_generator:inst1|inst7 
Info (332146): Worst-case hold slack is -2.549
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.549        -2.549 clk 
    Info (332119):    -2.051        -2.051 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -2.051        -2.051 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):     0.391         0.000 clock_generator:inst1|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 clk 
    Info (332119):    -0.500       -10.000 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -3.000 clock_generator:inst1|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.183
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.183         0.000 clk 
    Info (332119):     0.200         0.000 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):     0.243         0.000 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):     0.416         0.000 clock_generator:inst1|inst7 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.592
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.592        -1.592 clk 
    Info (332119):    -1.296        -1.296 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -1.293        -1.293 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):     0.215         0.000 clock_generator:inst1|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 clk 
    Info (332119):    -0.500       -10.000 clock_generator:inst1|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst1|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -3.000 clock_generator:inst1|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 590 megabytes
    Info: Processing ended: Thu Nov 26 23:22:09 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


