#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Mar 23 16:29:49 2022
# Process ID: 10497
# Current directory: /home/muheet/stableEnv/cl_test_ss
# Command line: vivado cl_test_ss.xpr
# Log file: /home/muheet/stableEnv/cl_test_ss/vivado.log
# Journal file: /home/muheet/stableEnv/cl_test_ss/vivado.jou
#-----------------------------------------------------------
start_gui
open_project cl_test_ss.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 7622.488 ; gain = 80.242 ; free physical = 7872 ; free virtual = 13618
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_bd_design {/home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd}
Reading block design file </home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd>...
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_2
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_3
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_0
Successfully read diagram <AXIcrossbar1> from block design file </home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd>
delete_bd_objs [get_bd_intf_nets axi_dwidth_converter_0_M_AXI] [get_bd_intf_nets DDR_ADDR_512_64_1] [get_bd_cells axi_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_ports DDR_ADDR_512_64] [get_bd_intf_pins axi_crossbar_3/S01_AXI]
save_bd_design
Wrote  : </home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd> 
Wrote  : </home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/ui/bd_cc354dec.ui> 
export_ip_user_files -of_objects  [get_files /home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/hdl/AXIcrossbar1_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/hdl/AXIcrossbar1_wrapper.v
generate_target all [get_files  /home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd]
ERROR: [BD 41-237] Bus Interface property DATA_WIDTH does not match between /axi_crossbar_3/S01_AXI(512) and /DDR_ADDR_512_64(64)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd 
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 9380.965 ; gain = 0.000 ; free physical = 6243 ; free virtual = 11996
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
set_property -dict [list CONFIG.DATA_WIDTH {512}] [get_bd_intf_ports DDR_ADDR_512_64]
save_bd_design
Wrote  : </home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd> 
generate_target all [get_files  /home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd]
Wrote  : </home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd> 
VHDL Output written to : /home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/synth/AXIcrossbar1.v
VHDL Output written to : /home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/sim/AXIcrossbar1.v
VHDL Output written to : /home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/hdl/AXIcrossbar1_wrapper.v
Exporting to file /home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/hw_handoff/AXIcrossbar1.hwh
Generated Block Design Tcl file /home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/hw_handoff/AXIcrossbar1_bd.tcl
Generated Hardware Definition File /home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/synth/AXIcrossbar1.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 9401.766 ; gain = 0.000 ; free physical = 6060 ; free virtual = 11821
export_ip_user_files -of_objects [get_files /home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd] -directory /home/muheet/stableEnv/cl_test_ss/cl_test_ss.ip_user_files/sim_scripts -ip_user_files_dir /home/muheet/stableEnv/cl_test_ss/cl_test_ss.ip_user_files -ipstatic_source_dir /home/muheet/stableEnv/cl_test_ss/cl_test_ss.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/muheet/stableEnv/cl_test_ss/cl_test_ss.cache/compile_simlib/modelsim} {questa=/home/muheet/stableEnv/cl_test_ss/cl_test_ss.cache/compile_simlib/questa} {ies=/home/muheet/stableEnv/cl_test_ss/cl_test_ss.cache/compile_simlib/ies} {xcelium=/home/muheet/stableEnv/cl_test_ss/cl_test_ss.cache/compile_simlib/xcelium} {vcs=/home/muheet/stableEnv/cl_test_ss/cl_test_ss.cache/compile_simlib/vcs} {riviera=/home/muheet/stableEnv/cl_test_ss/cl_test_ss.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/muheet/stableEnv/cl_test_ss/cl_test_ss.srcs/sources_1/bd/AXIcrossbar1/AXIcrossbar1.bd] -top
add_files -norecurse /home/muheet/stableEnv/cl_test_ss/cl_test_ss.gen/sources_1/bd/AXIcrossbar1/hdl/AXIcrossbar1_wrapper.v
