

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1'
================================================================
* Date:           Sat Jun  1 06:31:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1298|     1298|  12.980 us|  12.980 us|  1298|  1298|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_1_loop_for_channel_pad_1  |     1296|     1296|         2|          1|          1|  1296|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     210|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      62|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      39|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      39|     344|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_3ns_10ns_10_1_1_U11  |mul_3ns_10ns_10_1_1  |        0|   0|  0|  62|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   0|  0|  62|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln29_1_fu_146_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln29_fu_120_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln31_fu_219_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln32_1_fu_198_p2     |         +|   0|  0|  17|          10|           3|
    |add_ln32_2_fu_208_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln32_fu_266_p2       |         +|   0|  0|  18|          11|          11|
    |icmp_ln29_fu_114_p2      |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln31_fu_132_p2      |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln32_1_fu_256_p2    |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln32_fu_178_p2      |      icmp|   0|  0|  15|           8|           1|
    |or_ln32_fu_261_p2        |        or|   0|  0|   2|           1|           1|
    |OutPadConv1_d0           |    select|   0|  0|  32|           1|           1|
    |select_ln29_1_fu_152_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln29_fu_138_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 210|          97|          66|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load                |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_n_load                |   9|          2|    9|         18|
    |c_fu_62                                |   9|          2|    3|          6|
    |indvar_flatten6_fu_66                  |   9|          2|   11|         22|
    |n_fu_58                                |   9|          2|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   48|         96|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_fu_62                  |   3|   0|    3|          0|
    |icmp_ln32_reg_321        |   1|   0|    1|          0|
    |indvar_flatten6_fu_66    |  11|   0|   11|          0|
    |n_fu_58                  |   9|   0|    9|          0|
    |select_ln29_1_reg_316    |   3|   0|    3|          0|
    |select_ln29_reg_310      |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|OutPadConv1_address0  |  out|   11|   ap_memory|                                                   OutPadConv1|         array|
|OutPadConv1_ce0       |  out|    1|   ap_memory|                                                   OutPadConv1|         array|
|OutPadConv1_we0       |  out|    1|   ap_memory|                                                   OutPadConv1|         array|
|OutPadConv1_d0        |  out|   32|   ap_memory|                                                   OutPadConv1|         array|
|OutConv0_address0     |  out|   11|   ap_memory|                                                      OutConv0|         array|
|OutConv0_ce0          |  out|    1|   ap_memory|                                                      OutConv0|         array|
|OutConv0_q0           |   in|   32|   ap_memory|                                                      OutConv0|         array|
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

