
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1075207395                       # Number of ticks simulated
final_tick                               400571921793                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186021                       # Simulator instruction rate (inst/s)
host_op_rate                                   239867                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  33609                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375668                       # Number of bytes of host memory used
host_seconds                                 31991.20                       # Real time elapsed on the host
sim_insts                                  5951023100                       # Number of instructions simulated
sim_ops                                    7673622418                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        10240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        20096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        26112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         8576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        10240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        63360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        25984                       # Number of bytes read from this memory
system.physmem.bytes_read::total               199808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        86912                       # Number of bytes written to this memory
system.physmem.bytes_written::total             86912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           80                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          157                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          204                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           67                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           80                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          495                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          203                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1561                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             679                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  679                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9523744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1785702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18690348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     24285547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7976136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9523744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     58928166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     13095148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     24166500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               185832055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1785702                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           19642722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          80832777                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               80832777                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          80832777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9523744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1785702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18690348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     24285547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7976136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9523744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     58928166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     13095148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     24166500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              266664833                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210700                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172568                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21976                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86433                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21238                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2011492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1178644                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210700                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102011                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244806                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61076                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         49616                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124474                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2344737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.965367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2099931     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11230      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17824      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23875      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25128      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21391      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11493      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17591      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116274      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2344737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081716                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457116                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991100                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        70484                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244143                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          394                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38614                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34332                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1444791                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38614                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1997089                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          13866                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43647                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238529                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12988                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1443053                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1734                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2014063                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6710376                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6710376                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          298829                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40473                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72362                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          809                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        27284                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1439607                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1356987                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          331                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       177262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       431236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2344737                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.578737                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266193                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1763289     75.20%     75.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       245344     10.46%     85.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       122564      5.23%     90.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86388      3.68%     94.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        69333      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        28881      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18198      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9494      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1246      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2344737                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            310     12.74%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           889     36.52%     49.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1235     50.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1141492     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20236      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123084      9.07%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72007      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1356987                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.526283                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2434                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001794                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5061475                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1617232                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1334949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1359421                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2936                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24616                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1466                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38614                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          10952                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1145                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1439962                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136067                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72362                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25014                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1337090                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115703                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19896                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187691                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189544                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71988                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.518566                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1335040                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1334949                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767699                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2069552                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.517736                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370949                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       209526                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22032                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2306123                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533554                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368658                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1794121     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       257187     11.15%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        93922      4.07%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44957      1.95%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        42310      1.83%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        22084      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16497      0.72%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8462      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        26583      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2306123                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        26583                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3719495                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2918561                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 233699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.578436                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.578436                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387832                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387832                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6016486                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1861091                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1338536                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          192500                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       170653                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        16785                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       124859                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          119729                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           11824                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          565                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1995696                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1089942                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             192500                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       131553                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               241923                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          54557                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         49671                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           122044                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        16375                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2324973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.529613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.783479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2083050     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           35968      1.55%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18973      0.82%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           34985      1.50%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           11767      0.51%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           32308      1.39%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5230      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9058      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           93634      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2324973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074658                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.422714                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1945991                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       100063                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           241307                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          277                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         37334                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        19291                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          350                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1227314                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         37334                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1951682                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          65477                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        18666                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           236660                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        15153                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1224705                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1001                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        13335                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1615278                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5559267                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5559267                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1284881                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          330387                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            28768                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       213457                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        36660                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          199                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8320                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1216551                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1130404                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1095                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       233886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       492207                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2324973                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.486201                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.104142                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1829161     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       162511      6.99%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       158243      6.81%     92.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        95218      4.10%     96.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        50487      2.17%     98.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        13284      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        15400      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          367      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          302      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2324973                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2069     58.09%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           830     23.30%     81.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          663     18.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       891631     78.88%     78.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         9230      0.82%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           83      0.01%     79.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       193183     17.09%     96.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        36277      3.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1130404                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.438407                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3562                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003151                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4590438                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1450610                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1099845                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1133966                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          976                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        45652                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1098                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         37334                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          41542                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1830                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1216716                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           70                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       213457                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        36660                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           83                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           411                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10049                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        17730                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1113856                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       189903                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        16548                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              226173                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          168680                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             36270                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.431989                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1100231                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1099845                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           664967                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1476010                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.426555                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.450517                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       866407                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps       980428                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       236337                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        16519                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2287639                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.428576                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294888                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1920241     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       145910      6.38%     90.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        92493      4.04%     94.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        28888      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        47662      2.08%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         9764      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6261      0.27%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5526      0.24%     98.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        30894      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2287639                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       866407                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        980428                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                203363                       # Number of memory references committed
system.switch_cpus1.commit.loads               167801                       # Number of loads committed
system.switch_cpus1.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            150325                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           857802                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        12653                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        30894                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3473510                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2470896                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 253463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             866407                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               980428                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       866407                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.976010                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.976010                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336020                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336020                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5163316                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1441654                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1288324                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          196259                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       176621                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        12139                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        78202                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           68343                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10706                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          535                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2061903                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1232898                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             196259                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        79049                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               243139                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          38281                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        103026                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           120019                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        12012                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2433948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.595237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.922263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2190809     90.01%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            8434      0.35%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18008      0.74%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            7099      0.29%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           39762      1.63%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           35485      1.46%     94.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6838      0.28%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           14576      0.60%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          112937      4.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2433948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076116                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.478157                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2049702                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       115612                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           242179                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          748                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         25701                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        17501                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          179                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1445946                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1109                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         25701                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2052473                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          94776                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        13546                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           240241                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         7205                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1444159                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2655                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         2831                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1705922                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6796606                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6796606                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1477104                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          228728                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          171                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            20518                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       336122                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       168799                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1583                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8325                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1439278                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          171                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1372321                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1026                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       131644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       322490                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2433948                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.563825                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.359546                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1944774     79.90%     79.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       147218      6.05%     85.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       120639      4.96%     90.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        51988      2.14%     93.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        65917      2.71%     95.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        62772      2.58%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        35891      1.47%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3005      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1744      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2433948                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3516     11.42%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         26484     86.00%     97.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          795      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       866687     63.15%     63.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        12059      0.88%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           82      0.01%     64.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     64.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       325300     23.70%     87.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       168193     12.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1372321                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532230                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              30795                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022440                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5210411                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1571141                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1358872                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1403116                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2372                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        16331                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1506                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         25701                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          90985                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1835                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1439449                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           34                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       336122                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       168799                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           89                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1247                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         6354                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7507                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        13861                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1361373                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       324049                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        10948                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              492210                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          178097                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            168161                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.527984                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1358986                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1358872                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           735547                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1457649                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.527014                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.504612                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1094454                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1286484                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       153045                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        12188                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2408247                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534199                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.355632                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1940249     80.57%     80.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       171861      7.14%     87.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        80389      3.34%     91.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        78809      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        21414      0.89%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        91077      3.78%     98.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7074      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         5059      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        12315      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2408247                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1094454                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1286484                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                487075                       # Number of memory references committed
system.switch_cpus2.commit.loads               319782                       # Number of loads committed
system.switch_cpus2.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            169964                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1144126                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        12558                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        12315                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3835461                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2904842                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 144488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1094454                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1286484                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1094454                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.355911                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.355911                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.424464                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.424464                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6718988                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1585351                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1710203                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          230341                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       191925                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22684                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        89517                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           81918                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           24241                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1034                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1993377                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1262827                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             230341                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       106159                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               262254                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          64227                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        101851                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          698                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines           125489                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21664                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2399556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.647293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.022645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2137302     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           15879      0.66%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20040      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           32124      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           13093      0.55%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           17126      0.71%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           19858      0.83%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            9338      0.39%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          134796      5.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2399556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089334                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.489765                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1982418                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       114884                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           260971                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          163                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         41114                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        34750                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1542976                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         41114                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1984905                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           6331                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       102530                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           258602                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6068                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1533200                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           850                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4113                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2142437                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7124841                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7124841                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1755984                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          386429                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          364                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          189                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            22449                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       145232                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        73890                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          867                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16748                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1494670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          366                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1421977                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2009                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       203563                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       430944                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2399556                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.592600                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.316442                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1798565     74.95%     74.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       273101     11.38%     86.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       111932      4.66%     91.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        63518      2.65%     93.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        84522      3.52%     97.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        26923      1.12%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        26308      1.10%     99.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        13589      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1098      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2399556                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          10019     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1398     11.00%     89.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1290     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1198160     84.26%     84.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        19206      1.35%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       130859      9.20%     94.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        73578      5.17%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1421977                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.551488                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              12707                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008936                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5258225                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1698619                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1382578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1434684                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1139                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        31100                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1387                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         41114                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           4720                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          639                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1495037                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          920                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       145232                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        73890                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          190                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           573                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        25803                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1395636                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       128114                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        26340                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              201669                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          196739                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             73555                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.541272                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1382613                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1382578                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           828111                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2227079                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.536208                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371837                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1021420                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1258530                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       236502                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        22665                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2358442                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533628                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.352742                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1825451     77.40%     77.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       270450     11.47%     88.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        98031      4.16%     93.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        48584      2.06%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        44567      1.89%     96.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        18857      0.80%     97.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        18706      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8891      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24905      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2358442                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1021420                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1258530                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                186635                       # Number of memory references committed
system.switch_cpus3.commit.loads               114132                       # Number of loads committed
system.switch_cpus3.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            182389                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1133091                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        25970                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24905                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3828556                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3031196                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 178880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1021420                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1258530                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1021420                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.524364                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.524364                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.396139                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.396139                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6277051                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1934466                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1424783                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          210804                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       172658                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21986                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        86479                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           80817                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21248                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2012420                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1179147                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             210804                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       102065                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               244921                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          61109                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         52029                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           124534                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21824                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2348216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.964416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2103295     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11235      0.48%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           17836      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           23890      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           25145      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           21399      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           11498      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           17599      0.75%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          116319      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2348216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081757                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.457311                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1992027                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        72896                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           244260                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          394                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         38637                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34346                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1445435                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         38637                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1998016                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          13066                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        46874                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           238645                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        12974                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1443706                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1709                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5709                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2014987                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6713384                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6713384                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1716034                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          298949                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            40476                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       136141                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        72388                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          809                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        27301                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1440278                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1357598                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          330                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       177353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       431518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2348216                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578140                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.265655                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1766480     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       245482     10.45%     85.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       122634      5.22%     90.90% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        86420      3.68%     94.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        69355      2.95%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        28892      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        18207      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         9502      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1244      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2348216                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            311     12.78%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           888     36.50%     49.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1234     50.72%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1142025     84.12%     84.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20241      1.49%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       123134      9.07%     94.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        72030      5.31%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1357598                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.526520                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2433                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001792                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5066174                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1617994                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1335549                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1360031                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2939                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        24641                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1467                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         38637                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          10138                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1150                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1440633                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       136141                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        72388                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           970                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12090                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12937                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25027                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1337686                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       115749                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        19911                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              187756                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          189638                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             72007                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.518797                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1335640                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1335549                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           768037                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2070488                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.517969                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.370945                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1000460                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1231005                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       209632                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22042                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2309579                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533000                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.368142                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1797380     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       257282     11.14%     88.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        93950      4.07%     93.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        44974      1.95%     94.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        42329      1.83%     96.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        22086      0.96%     97.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        16502      0.71%     98.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8465      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        26611      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2309579                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1000460                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1231005                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                182418                       # Number of memory references committed
system.switch_cpus4.commit.loads               111500                       # Number of loads committed
system.switch_cpus4.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            177479                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1109121                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25342                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        26611                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3723592                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2919924                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 230220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1000460                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1231005                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1000460                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.577250                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.577250                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.388010                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.388010                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6019148                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1861960                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1339090                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2577933                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          178646                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       145697                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        19197                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        72058                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           67481                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           17675                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          843                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1725588                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1056471                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             178646                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        85156                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               216478                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          60948                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         94508                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           108122                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        19143                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2077610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.618333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.981825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1861132     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           11362      0.55%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18120      0.87%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           27045      1.30%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           11461      0.55%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           13429      0.65%     93.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           13777      0.66%     94.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           10005      0.48%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          111279      5.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2077610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.069298                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.409813                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1703077                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       117734                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           214774                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1337                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         40683                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        28906                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          354                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1280355                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1358                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         40683                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1707585                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          42123                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        61119                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           211709                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        14386                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1277055                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          816                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2736                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         6934                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         1605                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1746066                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5951807                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5951807                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1425049                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          320953                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          281                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          149                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            40270                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       130079                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        71317                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3675                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        14199                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1272181                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          283                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1183238                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1989                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       203368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       472221                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2077610                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.569519                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.254714                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1573230     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       204363      9.84%     85.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       113305      5.45%     91.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        74550      3.59%     94.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        67722      3.26%     97.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        20906      1.01%     98.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        14943      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5189      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3402      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2077610                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            333     11.46%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1221     42.00%     53.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1353     46.54%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       973828     82.30%     82.30% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        21778      1.84%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.14% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          130      0.01%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       117754      9.95%     94.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        69748      5.89%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1183238                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.458987                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2907                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002457                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4448982                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1475911                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1160796                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1186145                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         5737                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        28822                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5031                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          953                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         40683                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          30240                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1612                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1272469                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           49                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       130079                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        71317                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          151                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           891                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           80                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12079                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        22181                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1165497                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       111404                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        17741                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              180999                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          158050                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             69595                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.452105                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1160911                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1160796                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           687433                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1742782                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.450282                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394446                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       854433                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1042108                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       231230                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          265                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        19502                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2036927                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.511608                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.359531                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1614362     79.25%     79.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       201189      9.88%     89.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        83631      4.11%     93.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        42898      2.11%     95.34% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        31751      1.56%     96.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        18251      0.90%     97.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        11362      0.56%     98.36% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9332      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        24151      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2036927                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       854433                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1042108                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                167497                       # Number of memory references committed
system.switch_cpus5.commit.loads               101240                       # Number of loads committed
system.switch_cpus5.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            144809                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           942083                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        20333                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        24151                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3286101                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2587465                       # The number of ROB writes
system.switch_cpus5.timesIdled                  31371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 500323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             854433                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1042108                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       854433                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      3.017127                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                3.017127                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.331441                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.331441                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5290079                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1585648                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1213031                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          204202                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       167254                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21661                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        82690                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           77593                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20691                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          950                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1951069                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1165935                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             204202                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        98284                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               254920                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          62348                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        102597                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           121717                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21416                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2348930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.959015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2094010     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           27056      1.15%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           31469      1.34%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           17232      0.73%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           19641      0.84%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           11273      0.48%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7489      0.32%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           20006      0.85%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          120754      5.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2348930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.079196                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.452187                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1935187                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       119064                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           252681                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2000                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39993                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        33166                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          352                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1423084                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1954                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39993                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1938626                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          18354                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        91901                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           251281                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8770                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1421248                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1816                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4292                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1977698                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6616857                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6616857                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1656472                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          321208                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          370                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          209                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            25778                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       136568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        73139                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1752                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16023                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1417447                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          369                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1330358                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1946                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       196266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       457888                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2348930                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.566368                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.259524                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1789998     76.20%     76.20% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       223717      9.52%     85.73% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       121067      5.15%     90.88% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        83629      3.56%     94.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        73350      3.12%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        37524      1.60%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         9295      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5970      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4380      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2348930                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            330     10.77%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1415     46.20%     56.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1318     43.03%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1113924     83.73%     83.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20793      1.56%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          161      0.01%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       123054      9.25%     94.56% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        72426      5.44%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1330358                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515955                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3063                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002302                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5014655                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1614119                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1305845                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1333421                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3264                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        26973                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2264                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39993                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          14444                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1045                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1417817                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       136568                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        73139                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          209                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12624                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24496                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1308694                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       114975                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        21664                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              187361                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          182335                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             72386                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507553                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1305926                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1305845                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           777159                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2038162                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506448                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381304                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       972496                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1193031                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       224774                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21630                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2308937                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.516701                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.334148                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1821458     78.89%     78.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       226131      9.79%     88.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        95088      4.12%     92.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        56350      2.44%     95.24% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        39349      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        25542      1.11%     98.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13504      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10576      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        20939      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2308937                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       972496                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1193031                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                180462                       # Number of memory references committed
system.switch_cpus6.commit.loads               109593                       # Number of loads committed
system.switch_cpus6.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            170750                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1075575                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        24273                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        20939                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3705803                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2875627                       # The number of ROB writes
system.switch_cpus6.timesIdled                  31639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 229506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             972496                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1193031                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       972496                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.651359                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.651359                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.377165                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.377165                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5901435                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1815571                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1325869                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          196208                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       176574                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        12138                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        78184                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           68327                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           10705                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          535                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2061252                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1232825                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             196208                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        79032                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               243110                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          38277                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        103916                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           119984                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        12010                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2434155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.595142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.922163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2191045     90.01%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            8434      0.35%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18011      0.74%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            7082      0.29%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           39760      1.63%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           35469      1.46%     94.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            6838      0.28%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           14576      0.60%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          112940      4.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2434155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.076096                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.478129                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2049035                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       116516                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           242152                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          748                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         25698                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        17497                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          179                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1445848                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1109                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         25698                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2051800                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          95850                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        13374                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           240215                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         7212                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1444075                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2646                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         2841                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1705866                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6796356                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6796356                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1477054                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          228780                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          171                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            20513                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       336108                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       168787                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1584                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8325                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1439187                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          171                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1372295                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          999                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       131600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       322441                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2434155                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.563766                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.359478                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1944958     79.90%     79.90% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       147295      6.05%     85.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       120564      4.95%     90.91% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        52009      2.14%     93.04% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        65930      2.71%     95.75% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        62767      2.58%     98.33% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        35881      1.47%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3004      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1747      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2434155                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3516     11.42%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         26477     86.00%     97.42% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          795      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       866664     63.15%     63.15% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        12059      0.88%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           82      0.01%     64.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     64.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.04% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       325297     23.70%     87.74% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       168193     12.26%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1372295                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532220                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              30788                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022435                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5210531                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1571006                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1358853                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1403083                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2372                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        16322                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1493                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         25698                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          92036                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1825                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1439358                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           34                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       336108                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       168787                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           89                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1240                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         6355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7505                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        13860                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1361354                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       324046                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        10940                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              492207                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          178087                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            168161                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.527977                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1358966                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1358853                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           735529                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1457671                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.527007                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.504592                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1094414                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1286444                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       153039                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        12187                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2408457                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534136                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.355632                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1940494     80.57%     80.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       171869      7.14%     87.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        80347      3.34%     91.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        78800      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        21426      0.89%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        91056      3.78%     98.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7081      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5061      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        12323      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2408457                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1094414                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1286444                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                487070                       # Number of memory references committed
system.switch_cpus7.commit.loads               319777                       # Number of loads committed
system.switch_cpus7.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            169949                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1144101                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        12558                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        12323                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3835617                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2904703                       # The number of ROB writes
system.switch_cpus7.timesIdled                  46125                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 144281                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1094414                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1286444                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1094414                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.355997                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.355997                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.424449                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.424449                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6718906                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1585318                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1710126                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           164                       # number of misc regfile writes
system.l20.replacements                           107                       # number of replacements
system.l20.tagsinuse                      4094.651504                       # Cycle average of tags in use
system.l20.total_refs                          193957                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4203                       # Sample count of references to valid blocks.
system.l20.avg_refs                         46.147276                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           90.022884                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    21.730390                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    41.418519                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3941.479713                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021978                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005305                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.010112                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.962275                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999671                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          318                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    320                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             105                       # number of Writeback hits
system.l20.Writeback_hits::total                  105                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          321                       # number of demand (read+write) hits
system.l20.demand_hits::total                     323                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          321                       # number of overall hits
system.l20.overall_hits::total                    323                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           80                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  107                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           80                       # number of demand (read+write) misses
system.l20.demand_misses::total                   107                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           80                       # number of overall misses
system.l20.overall_misses::total                  107                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     36273979                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     41565922                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       77839901                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     36273979                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     41565922                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        77839901                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     36273979                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     41565922                       # number of overall miss cycles
system.l20.overall_miss_latency::total       77839901                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          398                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                427                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          105                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              105                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          401                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 430                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          401                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                430                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.201005                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250585                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199501                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248837                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199501                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248837                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519574.025000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 727475.710280                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519574.025000                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 727475.710280                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519574.025000                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 727475.710280                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  57                       # number of writebacks
system.l20.writebacks::total                       57                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           80                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             107                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           80                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              107                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           80                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             107                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     34331996                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     35819979                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     70151975                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     34331996                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     35819979                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     70151975                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     34331996                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     35819979                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     70151975                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.201005                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250585                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199501                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248837                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199501                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248837                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1271555.407407                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447749.737500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 655625.934579                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1271555.407407                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447749.737500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 655625.934579                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1271555.407407                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447749.737500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 655625.934579                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           172                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                           75602                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4268                       # Sample count of references to valid blocks.
system.l21.avg_refs                         17.713683                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  79                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.951180                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    76.602305                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3926.446515                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019287                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003406                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.018702                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.958605                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          344                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    344                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks              70                       # number of Writeback hits
system.l21.Writeback_hits::total                   70                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          344                       # number of demand (read+write) hits
system.l21.demand_hits::total                     344                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          344                       # number of overall hits
system.l21.overall_hits::total                    344                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          157                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  172                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          157                       # number of demand (read+write) misses
system.l21.demand_misses::total                   172                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          157                       # number of overall misses
system.l21.overall_misses::total                  172                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5816224                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     67635051                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       73451275                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5816224                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     67635051                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        73451275                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5816224                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     67635051                       # number of overall miss cycles
system.l21.overall_miss_latency::total       73451275                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          501                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                516                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks           70                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total               70                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          501                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 516                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          501                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                516                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.313373                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.313373                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.333333                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.313373                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.333333                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 387748.266667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 430796.503185                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 427042.296512                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 387748.266667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 430796.503185                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 427042.296512                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 387748.266667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 430796.503185                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 427042.296512                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  24                       # number of writebacks
system.l21.writebacks::total                       24                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          157                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             172                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          157                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              172                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          157                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             172                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4730974                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     56274513                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     61005487                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4730974                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     56274513                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     61005487                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4730974                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     56274513                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     61005487                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.313373                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.313373                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.333333                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.313373                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 315398.266667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 358436.388535                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 354683.063953                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 315398.266667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 358436.388535                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 354683.063953                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 315398.266667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 358436.388535                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 354683.063953                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           217                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          225554                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4313                       # Sample count of references to valid blocks.
system.l22.avg_refs                         52.296313                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                  12                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.335285                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    90.162838                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3980.501877                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002930                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003256                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.022012                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.971802                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          536                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    536                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             219                       # number of Writeback hits
system.l22.Writeback_hits::total                  219                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          536                       # number of demand (read+write) hits
system.l22.demand_hits::total                     536                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          536                       # number of overall hits
system.l22.overall_hits::total                    536                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          204                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  218                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          204                       # number of demand (read+write) misses
system.l22.demand_misses::total                   218                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          204                       # number of overall misses
system.l22.overall_misses::total                  218                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6118300                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    106828385                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      112946685                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6118300                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    106828385                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       112946685                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6118300                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    106828385                       # number of overall miss cycles
system.l22.overall_miss_latency::total      112946685                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          740                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                754                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          219                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              219                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          740                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 754                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          740                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                754                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.275676                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.289125                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.275676                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.289125                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.275676                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.289125                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 437021.428571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 523668.553922                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 518104.059633                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 437021.428571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 523668.553922                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 518104.059633                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 437021.428571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 523668.553922                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 518104.059633                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  49                       # number of writebacks
system.l22.writebacks::total                       49                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          204                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             218                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          204                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              218                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          204                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             218                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5113100                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     92252985                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     97366085                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5113100                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     92252985                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     97366085                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5113100                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     92252985                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     97366085                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.275676                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.289125                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.275676                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.289125                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.275676                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.289125                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 365221.428571                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 452220.514706                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 446633.417431                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 365221.428571                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 452220.514706                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 446633.417431                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 365221.428571                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 452220.514706                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 446633.417431                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                            94                       # number of replacements
system.l23.tagsinuse                      4095.754418                       # Cycle average of tags in use
system.l23.total_refs                          181606                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4188                       # Sample count of references to valid blocks.
system.l23.avg_refs                         43.363419                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          135.587650                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    11.866408                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    33.475554                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3914.824807                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.033102                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002897                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.008173                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.955768                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999940                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          322                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    324                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             108                       # number of Writeback hits
system.l23.Writeback_hits::total                  108                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            2                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          324                       # number of demand (read+write) hits
system.l23.demand_hits::total                     326                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          324                       # number of overall hits
system.l23.overall_hits::total                    326                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           67                       # number of ReadReq misses
system.l23.ReadReq_misses::total                   94                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           67                       # number of demand (read+write) misses
system.l23.demand_misses::total                    94                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           67                       # number of overall misses
system.l23.overall_misses::total                   94                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     48782973                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     34718576                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       83501549                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     48782973                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     34718576                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        83501549                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     48782973                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     34718576                       # number of overall miss cycles
system.l23.overall_miss_latency::total       83501549                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           29                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          389                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                418                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          108                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              108                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           29                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          391                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 420                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           29                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          391                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                420                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.172237                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.224880                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.171355                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.223810                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.171355                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.223810                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1806776.777778                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 518187.701493                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 888314.351064                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1806776.777778                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 518187.701493                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 888314.351064                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1806776.777778                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 518187.701493                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 888314.351064                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  56                       # number of writebacks
system.l23.writebacks::total                       56                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           67                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total              94                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           67                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total               94                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           67                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total              94                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     46842397                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     29904009                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     76746406                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     46842397                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     29904009                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     76746406                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     46842397                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     29904009                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     76746406                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.172237                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.224880                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.171355                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.223810                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.171355                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.223810                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1734903.592593                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 446328.492537                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 816451.127660                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1734903.592593                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 446328.492537                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 816451.127660                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1734903.592593                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 446328.492537                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 816451.127660                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           107                       # number of replacements
system.l24.tagsinuse                      4094.651520                       # Cycle average of tags in use
system.l24.total_refs                          193957                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4203                       # Sample count of references to valid blocks.
system.l24.avg_refs                         46.147276                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           90.021556                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    21.752005                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    41.502238                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3941.375721                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.021978                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.005311                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.010132                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.962250                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999671                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          318                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    320                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             105                       # number of Writeback hits
system.l24.Writeback_hits::total                  105                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          321                       # number of demand (read+write) hits
system.l24.demand_hits::total                     323                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          321                       # number of overall hits
system.l24.overall_hits::total                    323                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           80                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  107                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           80                       # number of demand (read+write) misses
system.l24.demand_misses::total                   107                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           80                       # number of overall misses
system.l24.overall_misses::total                  107                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     27742515                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     42143517                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       69886032                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     27742515                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     42143517                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        69886032                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     27742515                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     42143517                       # number of overall miss cycles
system.l24.overall_miss_latency::total       69886032                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           29                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          398                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                427                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          105                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              105                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           29                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          401                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 430                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           29                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          401                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                430                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.931034                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.201005                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.250585                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.931034                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.199501                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.248837                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.931034                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.199501                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.248837                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1027500.555556                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 526793.962500                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 653140.485981                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1027500.555556                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 526793.962500                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 653140.485981                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1027500.555556                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 526793.962500                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 653140.485981                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  57                       # number of writebacks
system.l24.writebacks::total                       57                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           80                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             107                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           80                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              107                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           80                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             107                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     25803915                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     36397510                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     62201425                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     25803915                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     36397510                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     62201425                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     25803915                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     36397510                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     62201425                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.201005                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.250585                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.931034                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.199501                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.248837                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.931034                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.199501                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.248837                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 955700.555556                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 454968.875000                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 581321.728972                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 955700.555556                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 454968.875000                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 581321.728972                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 955700.555556                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 454968.875000                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 581321.728972                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           520                       # number of replacements
system.l25.tagsinuse                      4090.997669                       # Cycle average of tags in use
system.l25.total_refs                          318732                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4611                       # Sample count of references to valid blocks.
system.l25.avg_refs                         69.124268                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          308.617285                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    18.433047                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   225.286074                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.inst                    1                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3537.661263                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.075346                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004500                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.055001                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.inst            0.000244                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.863687                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.998779                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          518                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    519                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             512                       # number of Writeback hits
system.l25.Writeback_hits::total                  512                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          521                       # number of demand (read+write) hits
system.l25.demand_hits::total                     522                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          521                       # number of overall hits
system.l25.overall_hits::total                    522                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          449                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  476                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data           47                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                 47                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          496                       # number of demand (read+write) misses
system.l25.demand_misses::total                   523                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          496                       # number of overall misses
system.l25.overall_misses::total                  523                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     37002759                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    245933401                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      282936160                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data     22837317                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total     22837317                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     37002759                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    268770718                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       305773477                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     37002759                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    268770718                       # number of overall miss cycles
system.l25.overall_miss_latency::total      305773477                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          967                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                995                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          512                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              512                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           50                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               50                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         1017                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                1045                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         1017                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               1045                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.464323                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.478392                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.940000                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.940000                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.487709                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.500478                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.487709                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.500478                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1370472.555556                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 547735.859688                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 594403.697479                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 485900.361702                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 485900.361702                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1370472.555556                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 541876.447581                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 584652.919694                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1370472.555556                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 541876.447581                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 584652.919694                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 307                       # number of writebacks
system.l25.writebacks::total                      307                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          449                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             476                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data           47                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total            47                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          496                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              523                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          496                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             523                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     35064073                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    213762714                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    248826787                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data     19461901                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total     19461901                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     35064073                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    233224615                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    268288688                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     35064073                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    233224615                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    268288688                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.464323                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.478392                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.940000                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.940000                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.487709                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.500478                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.487709                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.500478                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1298669.370370                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 476086.222717                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 522745.350840                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       414083                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       414083                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1298669.370370                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 470210.917339                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 512980.282983                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1298669.370370                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 470210.917339                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 512980.282983                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           125                       # number of replacements
system.l26.tagsinuse                      4095.234676                       # Cycle average of tags in use
system.l26.total_refs                          261219                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l26.avg_refs                         61.885572                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          258.531452                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    13.754479                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    46.196334                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3776.752412                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.063118                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003358                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.011278                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.922059                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999813                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          378                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    378                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             227                       # number of Writeback hits
system.l26.Writeback_hits::total                  227                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          378                       # number of demand (read+write) hits
system.l26.demand_hits::total                     378                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          378                       # number of overall hits
system.l26.overall_hits::total                    378                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          110                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  124                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          110                       # number of demand (read+write) misses
system.l26.demand_misses::total                   124                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          110                       # number of overall misses
system.l26.overall_misses::total                  124                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6505078                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     56908383                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       63413461                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6505078                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     56908383                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        63413461                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6505078                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     56908383                       # number of overall miss cycles
system.l26.overall_miss_latency::total       63413461                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          488                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                502                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          227                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              227                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          488                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 502                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          488                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                502                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.225410                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.247012                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.225410                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.247012                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.225410                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.247012                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 464648.428571                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 517348.936364                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 511398.879032                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 464648.428571                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 517348.936364                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 511398.879032                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 464648.428571                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 517348.936364                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 511398.879032                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  80                       # number of writebacks
system.l26.writebacks::total                       80                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          110                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             124                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          110                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              124                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          110                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             124                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5499378                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     49003752                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     54503130                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5499378                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     49003752                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     54503130                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5499378                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     49003752                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     54503130                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.225410                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.247012                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.225410                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.247012                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.225410                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.247012                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 392812.714286                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 445488.654545                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 439541.370968                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 392812.714286                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 445488.654545                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 439541.370968                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 392812.714286                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 445488.654545                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 439541.370968                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           217                       # number of replacements
system.l27.tagsinuse                             4096                       # Cycle average of tags in use
system.l27.total_refs                          225554                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4313                       # Sample count of references to valid blocks.
system.l27.avg_refs                         52.296313                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks                  12                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.304254                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    90.173911                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3980.521834                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002930                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003248                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.022015                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.971807                       # Average percentage of cache occupancy
system.l27.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          536                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    536                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             219                       # number of Writeback hits
system.l27.Writeback_hits::total                  219                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          536                       # number of demand (read+write) hits
system.l27.demand_hits::total                     536                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          536                       # number of overall hits
system.l27.overall_hits::total                    536                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          204                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  218                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          204                       # number of demand (read+write) misses
system.l27.demand_misses::total                   218                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          204                       # number of overall misses
system.l27.overall_misses::total                  218                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      6080515                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    106865074                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      112945589                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      6080515                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    106865074                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       112945589                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      6080515                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    106865074                       # number of overall miss cycles
system.l27.overall_miss_latency::total      112945589                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          740                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                754                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          219                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              219                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          740                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 754                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          740                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                754                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.275676                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.289125                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.275676                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.289125                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.275676                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.289125                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 434322.500000                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 523848.401961                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 518099.032110                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 434322.500000                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 523848.401961                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 518099.032110                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 434322.500000                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 523848.401961                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 518099.032110                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  49                       # number of writebacks
system.l27.writebacks::total                       49                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          204                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             218                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          204                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              218                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          204                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             218                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      5073607                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     92280363                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     97353970                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      5073607                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     92280363                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     97353970                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      5073607                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     92280363                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     97353970                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.275676                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.289125                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.275676                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.289125                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.275676                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.289125                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 362400.500000                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 452354.720588                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 446577.844037                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 362400.500000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 452354.720588                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 446577.844037                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 362400.500000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 452354.720588                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 446577.844037                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               497.982151                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132397                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1488357.930556                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    22.982151                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.036830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.798048                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124433                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124433                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124433                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124433                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124433                       # number of overall hits
system.cpu0.icache.overall_hits::total         124433                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.cpu0.icache.overall_misses::total           41                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     42091395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42091395                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     42091395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42091395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     42091395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42091395                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124474                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124474                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124474                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124474                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1026619.390244                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1026619.390244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1026619.390244                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36637041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36637041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36637041                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1263346.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322462                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              172484.721461                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   142.990262                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   113.009738                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.558556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.441444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84750                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84750                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70554                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155304                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155304                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155304                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155304                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1259                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1259                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           16                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1275                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1275                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1275                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1275                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    235047635                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    235047635                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1266606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1266606                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    236314241                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    236314241                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    236314241                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    236314241                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156579                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156579                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156579                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156579                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014638                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008143                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186693.911835                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186693.911835                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79162.875000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79162.875000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185344.502745                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185344.502745                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185344.502745                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185344.502745                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          105                       # number of writebacks
system.cpu0.dcache.writebacks::total              105                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          861                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          861                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          874                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          874                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     62908600                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     62908600                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     63100900                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     63100900                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     63100900                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     63100900                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002561                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002561                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158061.809045                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 158061.809045                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 157358.852868                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 157358.852868                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 157358.852868                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 157358.852868                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               539.950171                       # Cycle average of tags in use
system.cpu1.icache.total_refs               647139098                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1196190.569316                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.950171                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          526                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022356                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842949                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.865305                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       122026                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         122026                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       122026                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          122026                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       122026                       # number of overall hits
system.cpu1.icache.overall_hits::total         122026                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6550487                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6550487                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6550487                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6550487                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6550487                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6550487                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       122044                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       122044                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       122044                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       122044                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       122044                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       122044                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000147                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000147                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 363915.944444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 363915.944444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 363915.944444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 363915.944444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 363915.944444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 363915.944444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5941057                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5941057                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5941057                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5941057                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5941057                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5941057                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 396070.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 396070.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 396070.466667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 396070.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 396070.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 396070.466667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   501                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               151384649                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   757                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              199979.721268                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   131.145171                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   124.854829                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.512286                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.487714                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       172464                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         172464                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        35397                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         35397                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           83                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           82                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       207861                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          207861                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       207861                       # number of overall hits
system.cpu1.dcache.overall_hits::total         207861                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1789                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1789                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1789                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1789                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1789                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1789                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    428666322                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    428666322                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    428666322                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    428666322                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    428666322                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    428666322                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       174253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       174253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        35397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        35397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       209650                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       209650                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       209650                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       209650                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010267                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010267                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008533                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008533                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008533                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008533                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 239612.253773                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 239612.253773                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 239612.253773                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 239612.253773                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 239612.253773                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 239612.253773                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           70                       # number of writebacks
system.cpu1.dcache.writebacks::total               70                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1288                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1288                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1288                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1288                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1288                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1288                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          501                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          501                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          501                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          501                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          501                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          501                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     91395639                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     91395639                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     91395639                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     91395639                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     91395639                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     91395639                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002875                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002875                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002390                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002390                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002390                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002390                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 182426.425150                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 182426.425150                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 182426.425150                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 182426.425150                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 182426.425150                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 182426.425150                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               556.334350                       # Cycle average of tags in use
system.cpu2.icache.total_refs               769304715                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1381157.477558                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.334350                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          543                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021369                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.870192                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.891561                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       119998                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         119998                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       119998                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          119998                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       119998                       # number of overall hits
system.cpu2.icache.overall_hits::total         119998                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8584750                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8584750                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8584750                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8584750                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8584750                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8584750                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       120019                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       120019                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       120019                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       120019                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       120019                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       120019                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000175                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000175                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 408797.619048                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 408797.619048                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 408797.619048                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 408797.619048                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 408797.619048                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 408797.619048                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6234500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6234500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6234500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6234500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6234500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6234500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000117                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000117                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 445321.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 445321.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 445321.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 445321.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 445321.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 445321.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   739                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               289552502                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   995                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              291007.539698                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   100.996503                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   155.003497                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.394518                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.605482                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       305925                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         305925                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       167129                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        167129                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           83                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           82                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       473054                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          473054                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       473054                       # number of overall hits
system.cpu2.dcache.overall_hits::total         473054                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2618                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2618                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2618                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2618                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2618                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2618                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    549837706                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    549837706                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    549837706                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    549837706                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    549837706                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    549837706                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       308543                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       308543                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       167129                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       167129                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       475672                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       475672                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       475672                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       475672                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008485                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008485                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005504                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005504                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005504                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005504                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 210022.042017                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 210022.042017                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 210022.042017                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 210022.042017                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 210022.042017                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 210022.042017                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          219                       # number of writebacks
system.cpu2.dcache.writebacks::total              219                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1878                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1878                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1878                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1878                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1878                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1878                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          740                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          740                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          740                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          740                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          740                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          740                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    145343914                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    145343914                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    145343914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    145343914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    145343914                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    145343914                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002398                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002398                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001556                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001556                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001556                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001556                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 196410.694595                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 196410.694595                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 196410.694595                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 196410.694595                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 196410.694595                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 196410.694595                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               467.108094                       # Cycle average of tags in use
system.cpu3.icache.total_refs               753574786                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1556972.698347                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.108094                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019404                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.748571                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       125445                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         125445                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       125445                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          125445                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       125445                       # number of overall hits
system.cpu3.icache.overall_hits::total         125445                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.cpu3.icache.overall_misses::total           43                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     72148570                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     72148570                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     72148570                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     72148570                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     72148570                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     72148570                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       125488                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       125488                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       125488                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       125488                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       125488                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       125488                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000343                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000343                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000343                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000343                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000343                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000343                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1677873.720930                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1677873.720930                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1677873.720930                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1677873.720930                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1677873.720930                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1677873.720930                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       556101                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs 278050.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     49153447                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     49153447                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     49153447                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     49153447                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     49153447                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     49153447                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1694946.448276                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1694946.448276                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1694946.448276                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1694946.448276                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1694946.448276                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1694946.448276                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   391                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               109420433                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              169119.680062                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   141.448827                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   114.551173                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.552534                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.447466                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        98204                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          98204                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        72137                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         72137                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          182                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          176                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       170341                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          170341                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       170341                       # number of overall hits
system.cpu3.dcache.overall_hits::total         170341                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1004                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1004                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            7                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1011                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1011                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1011                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1011                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    145535041                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    145535041                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       564731                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       564731                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    146099772                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    146099772                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    146099772                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    146099772                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        99208                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        99208                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        72144                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        72144                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       171352                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       171352                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       171352                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       171352                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010120                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010120                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000097                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005900                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005900                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005900                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005900                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 144955.220120                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 144955.220120                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 80675.857143                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80675.857143                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 144510.160237                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 144510.160237                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 144510.160237                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 144510.160237                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu3.dcache.writebacks::total              108                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          615                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          615                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          620                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          620                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          620                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          620                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          389                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          391                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          391                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     56212205                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     56212205                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       128200                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       128200                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     56340405                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     56340405                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     56340405                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     56340405                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003921                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003921                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002282                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002282                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002282                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002282                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144504.383033                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 144504.383033                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 144093.107417                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 144093.107417                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 144093.107417                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 144093.107417                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               498.005845                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750132458                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1488358.051587                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    23.005845                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.036868                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.798086                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       124494                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         124494                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       124494                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          124494                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       124494                       # number of overall hits
system.cpu4.icache.overall_hits::total         124494                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.cpu4.icache.overall_misses::total           40                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     33473533                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33473533                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     33473533                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33473533                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     33473533                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33473533                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       124534                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       124534                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       124534                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       124534                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       124534                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       124534                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000321                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000321                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000321                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000321                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000321                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000321                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 836838.325000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 836838.325000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 836838.325000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 836838.325000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 836838.325000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 836838.325000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     28105527                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     28105527                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     28105527                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     28105527                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     28105527                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     28105527                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 969156.103448                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 969156.103448                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 969156.103448                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 969156.103448                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 969156.103448                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 969156.103448                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   401                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               113322508                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              172484.791476                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   143.178085                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   112.821915                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.559289                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.440711                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        84774                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          84774                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        70576                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         70576                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          171                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          170                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       155350                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          155350                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       155350                       # number of overall hits
system.cpu4.dcache.overall_hits::total         155350                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1260                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1260                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           16                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1276                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1276                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1276                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1276                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    233241266                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    233241266                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1266206                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1266206                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    234507472                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    234507472                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    234507472                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    234507472                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        86034                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        86034                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        70592                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        70592                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       156626                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       156626                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       156626                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       156626                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014645                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014645                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000227                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008147                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008147                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008147                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008147                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 185112.115873                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 185112.115873                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 79137.875000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 79137.875000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 183783.285266                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 183783.285266                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 183783.285266                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 183783.285266                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          105                       # number of writebacks
system.cpu4.dcache.writebacks::total              105                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          862                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          862                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          875                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          875                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          875                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          875                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          398                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          401                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          401                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     63482993                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     63482993                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     63675293                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     63675293                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     63675293                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     63675293                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004626                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004626                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002560                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002560                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002560                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002560                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 159505.007538                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 159505.007538                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 158791.254364                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 158791.254364                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 158791.254364                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 158791.254364                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               508.955361                       # Cycle average of tags in use
system.cpu5.icache.total_refs               753879219                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1455365.287645                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    18.955361                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.030377                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.815634                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       108082                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         108082                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       108082                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          108082                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       108082                       # number of overall hits
system.cpu5.icache.overall_hits::total         108082                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.cpu5.icache.overall_misses::total           40                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     48586766                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     48586766                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     48586766                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     48586766                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     48586766                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     48586766                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       108122                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       108122                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       108122                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       108122                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       108122                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       108122                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000370                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000370                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000370                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000370                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000370                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000370                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1214669.150000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1214669.150000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1214669.150000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1214669.150000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1214669.150000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1214669.150000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     37316663                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     37316663                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     37316663                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     37316663                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     37316663                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     37316663                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000259                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000259                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000259                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000259                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1332737.964286                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1332737.964286                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1332737.964286                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1332737.964286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1332737.964286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1332737.964286                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1016                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               125609000                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1272                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              98749.213836                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   184.874015                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    71.125985                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.722164                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.277836                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        81694                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          81694                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        65461                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         65461                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          135                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          135                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          132                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       147155                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          147155                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       147155                       # number of overall hits
system.cpu5.dcache.overall_hits::total         147155                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2377                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2377                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          438                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          438                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2815                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2815                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2815                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2815                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    722983644                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    722983644                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    206043687                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    206043687                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    929027331                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    929027331                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    929027331                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    929027331                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        84071                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        84071                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        65899                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        65899                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       149970                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       149970                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       149970                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       149970                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.028274                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.028274                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.006647                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.006647                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.018770                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.018770                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.018770                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.018770                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 304158.032814                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 304158.032814                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 470419.376712                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 470419.376712                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 330027.471048                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 330027.471048                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 330027.471048                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 330027.471048                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          512                       # number of writebacks
system.cpu5.dcache.writebacks::total              512                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1410                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1410                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          388                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          388                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1798                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1798                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1798                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1798                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          967                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          967                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           50                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1017                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1017                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1017                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1017                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    284392530                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    284392530                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     23419717                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     23419717                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    307812247                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    307812247                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    307812247                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    307812247                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011502                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011502                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000759                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000759                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006781                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006781                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006781                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006781                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 294097.755946                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 294097.755946                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 468394.340000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 468394.340000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 302666.909538                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 302666.909538                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 302666.909538                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 302666.909538                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               495.753544                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750705428                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1513519.008065                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.753544                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.022041                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.794477                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       121698                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         121698                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       121698                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          121698                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       121698                       # number of overall hits
system.cpu6.icache.overall_hits::total         121698                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           19                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           19                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           19                       # number of overall misses
system.cpu6.icache.overall_misses::total           19                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7868148                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7868148                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7868148                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7868148                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7868148                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7868148                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       121717                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       121717                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       121717                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       121717                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       121717                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       121717                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000156                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 414113.052632                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 414113.052632                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 414113.052632                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 414113.052632                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 414113.052632                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 414113.052632                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6621764                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6621764                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6621764                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6621764                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6621764                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6621764                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 472983.142857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 472983.142857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 472983.142857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 472983.142857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 472983.142857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 472983.142857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   488                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               118287159                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   744                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              158988.116935                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   159.909056                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    96.090944                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.624645                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.375355                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        84334                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          84334                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        70437                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         70437                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          166                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          160                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       154771                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          154771                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       154771                       # number of overall hits
system.cpu6.dcache.overall_hits::total         154771                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1669                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1669                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           85                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1754                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1754                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1754                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1754                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    360303398                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    360303398                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     45353914                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     45353914                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    405657312                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    405657312                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    405657312                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    405657312                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        86003                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        86003                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        70522                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        70522                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       156525                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       156525                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       156525                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       156525                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019406                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019406                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.001205                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001205                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011206                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011206                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011206                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011206                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 215879.807070                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 215879.807070                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 533575.458824                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 533575.458824                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 231275.548461                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 231275.548461                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 231275.548461                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 231275.548461                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          227                       # number of writebacks
system.cpu6.dcache.writebacks::total              227                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1181                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1181                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           85                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1266                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1266                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1266                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1266                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          488                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          488                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          488                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          488                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          488                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          488                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     82574787                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     82574787                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     82574787                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     82574787                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     82574787                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     82574787                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005674                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005674                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003118                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003118                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003118                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003118                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 169210.629098                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 169210.629098                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 169210.629098                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 169210.629098                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 169210.629098                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 169210.629098                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               556.303318                       # Cycle average of tags in use
system.cpu7.icache.total_refs               769304680                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1381157.414722                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.303318                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          543                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021319                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.870192                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.891512                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       119963                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         119963                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       119963                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          119963                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       119963                       # number of overall hits
system.cpu7.icache.overall_hits::total         119963                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           21                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           21                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           21                       # number of overall misses
system.cpu7.icache.overall_misses::total           21                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8630977                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8630977                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8630977                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8630977                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8630977                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8630977                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       119984                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       119984                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       119984                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       119984                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       119984                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       119984                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000175                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000175                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 410998.904762                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 410998.904762                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 410998.904762                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 410998.904762                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 410998.904762                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 410998.904762                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6196715                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6196715                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6196715                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6196715                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6196715                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6196715                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000117                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000117                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 442622.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 442622.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 442622.500000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 442622.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 442622.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 442622.500000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   739                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               289552502                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   995                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              291007.539698                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   101.009640                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   154.990360                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.394569                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.605431                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       305925                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         305925                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       167129                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        167129                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           83                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           82                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       473054                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          473054                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       473054                       # number of overall hits
system.cpu7.dcache.overall_hits::total         473054                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2615                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2615                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2615                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2615                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2615                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2615                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    551232740                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    551232740                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    551232740                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    551232740                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    551232740                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    551232740                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       308540                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       308540                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       167129                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       167129                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       475669                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       475669                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       475669                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       475669                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008475                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008475                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005498                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005498                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005498                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005498                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 210796.458891                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 210796.458891                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 210796.458891                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 210796.458891                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 210796.458891                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 210796.458891                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          219                       # number of writebacks
system.cpu7.dcache.writebacks::total              219                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1875                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1875                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1875                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1875                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1875                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1875                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          740                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          740                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          740                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          740                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          740                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          740                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    145391022                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    145391022                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    145391022                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    145391022                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    145391022                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    145391022                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002398                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002398                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001556                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001556                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001556                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001556                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 196474.354054                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 196474.354054                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 196474.354054                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 196474.354054                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 196474.354054                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 196474.354054                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
