// now lets try and model logic gates in verilog.
module ckt5( input in, output out );

endmodule