# Detailed description of DMA registers and their functions

**Source**: Page 16, Chunk 132  
**Category**: Detailed description of DMA registers and their functions  
**Chunk Index**: 132

---

Contents RM0433
15.5.3 DMA low interrupt flag clear register (DMA_LIFCR) . . . . . . . . . . . . . . 658
15.5.4 DMA high interrupt flag clear register (DMA_HIFCR) . . . . . . . . . . . . . 658
15.5.5 DMA stream x configuration register (DMA_SxCR) . . . . . . . . . . . . . . . 659
15.5.6 DMA stream x number of data register (DMA_SxNDTR) . . . . . . . . . . 662
15.5.7 DMA stream x peripheral address register (DMA_SxPAR) . . . . . . . . . 662
15.5.8 DMA stream x memory 0 address register
(DMA_SxM0AR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 663
15.5.9 DMA stream x memory 1 address register
(DMA_SxM1AR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 663
15.5.10 DMA stream x FIFO control register (DMA_SxFCR) . . . . . . . . . . . . . . 664
15.5.11 DMA register map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 665
16 Basic direct memory access controller (BDMA) . . . . . . . . . . . . . . . . 669

---

**AI Reasoning**: The content chunk provides detailed information about various DMA registers, which are part of the technical specifications of the microcontroller. Grouping it under 'specifications' makes it easy to find for users looking for technical details. The filename 'dma_registers.md' succinctly captures the essence of the content.
