# toy-pipelined-cpu
Pipelined CPU simulation with Verilog

## Design

## Result

4.43 speed up (comparison with multi-cycle CPU baseline)

## Contributors
오창훈
이주용
