
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
ö
+Loading parts and site information from %s
36*device2V
B/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
ß
!Parsing RTL primitives file [%s]
14*netlist2l
X/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
∞
*Finished parsing RTL primitives file [%s]
11*netlist2l
X/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
†
Command: %s
53*	vivadotcl2x
dsynth_design -top vivado_activity_thread -part xc7z045ffg900-2 -no_lc -no_iobuf -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0452default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0452default:defaultZ17-349
ú
%s*synth2å
xStarting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 769.223 ; gain = 147.391
2default:default
†
synthesizing module '%s'638*oasys2*
vivado_activity_thread2default:default2§
ç/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
512default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
Ô
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2K
7vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp2default:default2√
Æ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.vhd2default:default2
112default:default2N
:vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp_U12default:default2K
7vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp2default:default2§
ç/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
2952default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys2[
Gvivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp__parameterized02default:default2≈
Æ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.vhd2default:default2
302default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
±
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2A
-vivado_activity_thread_ap_faddfsub_2_full_dsp2default:default2Ñ
Ô/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/vivado_activity_thread_ap_faddfsub_2_full_dsp_stub.v2default:default2
162default:default2C
/vivado_activity_thread_ap_faddfsub_2_full_dsp_u2default:default2A
-vivado_activity_thread_ap_faddfsub_2_full_dsp2default:default2≈
Æ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.vhd2default:default2
622default:default8@Z8-3491
ô
synthesizing module '%s'638*oasys2A
-vivado_activity_thread_ap_faddfsub_2_full_dsp2default:default2Ü
Ô/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp/vivado_activity_thread_ap_faddfsub_2_full_dsp_stub.v2default:default2
162default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys2[
Gvivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp__parameterized02default:default2
12default:default2
12default:default2≈
Æ/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.vhd2default:default2
302default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
€
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2F
2vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp2default:default2æ
©/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.vhd2default:default2
112default:default2I
5vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp_U22default:default2F
2vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp2default:default2§
ç/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
3112default:default8@Z8-3491
Ë
synthesizing module '%s'638*oasys2V
Bvivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp__parameterized02default:default2¿
©/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.vhd2default:default2
292default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
ì
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2<
(vivado_activity_thread_ap_fmul_1_max_dsp2default:default2˙
Â/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_1_max_dsp/vivado_activity_thread_ap_fmul_1_max_dsp_stub.v2default:default2
162default:default2>
*vivado_activity_thread_ap_fmul_1_max_dsp_u2default:default2<
(vivado_activity_thread_ap_fmul_1_max_dsp2default:default2¿
©/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.vhd2default:default2
562default:default8@Z8-3491
ä
synthesizing module '%s'638*oasys2<
(vivado_activity_thread_ap_fmul_1_max_dsp2default:default2¸
Â/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_1_max_dsp/vivado_activity_thread_ap_fmul_1_max_dsp_stub.v2default:default2
162default:default8@Z8-638
£
%done synthesizing module '%s' (%s#%s)256*oasys2V
Bvivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp__parameterized02default:default2
22default:default2
12default:default2¿
©/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.vhd2default:default2
292default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
≥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2<
(vivado_activity_thread_fptrunc_64ns_32_32default:default2¥
ü/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fptrunc_64ns_32_3.vhd2default:default2
112default:default2?
+vivado_activity_thread_fptrunc_64ns_32_3_U32default:default2<
(vivado_activity_thread_fptrunc_64ns_32_32default:default2§
ç/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
3262default:default8@Z8-3491
‘
synthesizing module '%s'638*oasys2L
8vivado_activity_thread_fptrunc_64ns_32_3__parameterized02default:default2∂
ü/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fptrunc_64ns_32_3.vhd2default:default2
272default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
ì
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*vivado_activity_thread_ap_fptrunc_1_no_dsp2default:default2˛
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fptrunc_1_no_dsp/vivado_activity_thread_ap_fptrunc_1_no_dsp_stub.v2default:default2
162default:default2@
,vivado_activity_thread_ap_fptrunc_1_no_dsp_u2default:default2>
*vivado_activity_thread_ap_fptrunc_1_no_dsp2default:default2∂
ü/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fptrunc_64ns_32_3.vhd2default:default2
492default:default8@Z8-3491
ê
synthesizing module '%s'638*oasys2>
*vivado_activity_thread_ap_fptrunc_1_no_dsp2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fptrunc_1_no_dsp/vivado_activity_thread_ap_fptrunc_1_no_dsp_stub.v2default:default2
162default:default8@Z8-638
è
%done synthesizing module '%s' (%s#%s)256*oasys2L
8vivado_activity_thread_fptrunc_64ns_32_3__parameterized02default:default2
32default:default2
12default:default2∂
ü/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fptrunc_64ns_32_3.vhd2default:default2
272default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2:
&vivado_activity_thread_fpext_32ns_64_32default:default2≤
ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fpext_32ns_64_3.vhd2default:default2
112default:default2=
)vivado_activity_thread_fpext_32ns_64_3_U42default:default2:
&vivado_activity_thread_fpext_32ns_64_32default:default2§
ç/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
3392default:default8@Z8-3491
–
synthesizing module '%s'638*oasys2J
6vivado_activity_thread_fpext_32ns_64_3__parameterized02default:default2¥
ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fpext_32ns_64_3.vhd2default:default2
272default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
á
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2<
(vivado_activity_thread_ap_fpext_1_no_dsp2default:default2˙
Â/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fpext_1_no_dsp/vivado_activity_thread_ap_fpext_1_no_dsp_stub.v2default:default2
162default:default2>
*vivado_activity_thread_ap_fpext_1_no_dsp_u2default:default2<
(vivado_activity_thread_ap_fpext_1_no_dsp2default:default2¥
ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fpext_32ns_64_3.vhd2default:default2
492default:default8@Z8-3491
ä
synthesizing module '%s'638*oasys2<
(vivado_activity_thread_ap_fpext_1_no_dsp2default:default2¸
Â/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fpext_1_no_dsp/vivado_activity_thread_ap_fpext_1_no_dsp_stub.v2default:default2
162default:default8@Z8-638
ã
%done synthesizing module '%s' (%s#%s)256*oasys2J
6vivado_activity_thread_fpext_32ns_64_3__parameterized02default:default2
42default:default2
12default:default2¥
ù/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fpext_32ns_64_3.vhd2default:default2
272default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter dout_WIDTH bound to: 1 - type: integer 
2default:default
∑
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2=
)vivado_activity_thread_fcmp_32ns_32ns_1_32default:default2µ
†/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
112default:default2@
,vivado_activity_thread_fcmp_32ns_32ns_1_3_U52default:default2=
)vivado_activity_thread_fcmp_32ns_32ns_1_32default:default2§
ç/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
3522default:default8@Z8-3491
÷
synthesizing module '%s'638*oasys2M
9vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized02default:default2∑
†/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
302default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter dout_WIDTH bound to: 1 - type: integer 
2default:default
Ö
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2;
'vivado_activity_thread_ap_fcmp_1_no_dsp2default:default2¯
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v2default:default2
162default:default2=
)vivado_activity_thread_ap_fcmp_1_no_dsp_u2default:default2;
'vivado_activity_thread_ap_fcmp_1_no_dsp2default:default2∑
†/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
792default:default8@Z8-3491
á
synthesizing module '%s'638*oasys2;
'vivado_activity_thread_ap_fcmp_1_no_dsp2default:default2˙
„/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v2default:default2
162default:default8@Z8-638
è
0Net %s in module/entity %s does not have driver.3422*oasys2
	op_tvalid2default:default2M
9vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized02default:default2∑
†/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
702default:default8@Z8-3848
ë
%done synthesizing module '%s' (%s#%s)256*oasys2M
9vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized02default:default2
52default:default2
12default:default2∑
†/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
302default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
€
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2F
2vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp2default:default2æ
©/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.vhd2default:default2
112default:default2I
5vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U62default:default2F
2vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp2default:default2§
ç/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
3682default:default8@Z8-3491
Ë
synthesizing module '%s'638*oasys2V
Bvivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp__parameterized02default:default2¿
©/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.vhd2default:default2
292default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
ì
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2<
(vivado_activity_thread_ap_dmul_3_max_dsp2default:default2˙
Â/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dmul_3_max_dsp/vivado_activity_thread_ap_dmul_3_max_dsp_stub.v2default:default2
162default:default2>
*vivado_activity_thread_ap_dmul_3_max_dsp_u2default:default2<
(vivado_activity_thread_ap_dmul_3_max_dsp2default:default2¿
©/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.vhd2default:default2
562default:default8@Z8-3491
ä
synthesizing module '%s'638*oasys2<
(vivado_activity_thread_ap_dmul_3_max_dsp2default:default2¸
Â/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dmul_3_max_dsp/vivado_activity_thread_ap_dmul_3_max_dsp_stub.v2default:default2
162default:default8@Z8-638
£
%done synthesizing module '%s' (%s#%s)256*oasys2V
Bvivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp__parameterized02default:default2
62default:default2
12default:default2¿
©/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.vhd2default:default2
292default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 15 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
„
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2H
4vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp2default:default2¿
´/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.vhd2default:default2
112default:default2K
7vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U72default:default2H
4vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp2default:default2§
ç/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
3832default:default8@Z8-3491
Ï
synthesizing module '%s'638*oasys2X
Dvivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp__parameterized02default:default2¬
´/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.vhd2default:default2
292default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 7 - type: integer 
2default:default
V
%s*synth2G
3	Parameter NUM_STAGE bound to: 15 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 64 - type: integer 
2default:default
ü
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2>
*vivado_activity_thread_ap_dexp_13_full_dsp2default:default2˛
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/vivado_activity_thread_ap_dexp_13_full_dsp_stub.v2default:default2
162default:default2@
,vivado_activity_thread_ap_dexp_13_full_dsp_u2default:default2>
*vivado_activity_thread_ap_dexp_13_full_dsp2default:default2¬
´/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.vhd2default:default2
512default:default8@Z8-3491
ê
synthesizing module '%s'638*oasys2>
*vivado_activity_thread_ap_dexp_13_full_dsp2default:default2Ä
È/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_dexp_13_full_dsp/vivado_activity_thread_ap_dexp_13_full_dsp_stub.v2default:default2
162default:default8@Z8-638
ß
%done synthesizing module '%s' (%s#%s)256*oasys2X
Dvivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp__parameterized02default:default2
72default:default2
12default:default2¬
´/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.vhd2default:default2
292default:default8@Z8-256
ô
found unpartitioned %s node3665*oasys2
	construct2default:default2§
ç/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
4332default:default8@Z8-4512
€
%done synthesizing module '%s' (%s#%s)256*oasys2*
vivado_activity_thread2default:default2
82default:default2
12default:default2§
ç/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
512default:default8@Z8-256
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[31]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[30]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[29]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[28]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[27]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[26]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[25]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[24]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[23]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[22]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[21]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[20]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[19]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[18]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[17]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[16]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[15]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[14]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[13]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[12]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[11]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
kernel_u_a_0_volatility[10]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[9]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[8]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[7]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[6]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[5]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[4]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[3]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[2]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[1]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
kernel_u_a_0_volatility[0]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[31]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[30]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[29]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[28]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[27]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[26]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[25]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[24]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[23]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[22]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[21]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[20]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[19]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[18]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[17]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[16]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[15]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[14]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[13]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[12]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[11]2default:defaultZ8-3331
ü
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default27
#kernel_u_a_0_initial_volatility[10]2default:defaultZ8-3331
û
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[9]2default:defaultZ8-3331
û
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[8]2default:defaultZ8-3331
û
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[7]2default:defaultZ8-3331
û
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[6]2default:defaultZ8-3331
û
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[5]2default:defaultZ8-3331
û
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[4]2default:defaultZ8-3331
û
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[3]2default:defaultZ8-3331
û
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[2]2default:defaultZ8-3331
û
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[1]2default:defaultZ8-3331
û
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default26
"kernel_u_a_0_initial_volatility[0]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[31]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[30]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[29]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[28]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[27]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[26]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[25]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[24]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[23]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[22]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[21]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[20]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[19]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[18]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[17]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[16]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[15]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[14]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[13]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[12]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[11]2default:defaultZ8-3331
¢
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2:
&kernel_u_a_0_volatility_volatility[10]2default:defaultZ8-3331
°
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default29
%kernel_u_a_0_volatility_volatility[9]2default:defaultZ8-3331
°
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default29
%kernel_u_a_0_volatility_volatility[8]2default:defaultZ8-3331
°
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default29
%kernel_u_a_0_volatility_volatility[7]2default:defaultZ8-3331
°
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default29
%kernel_u_a_0_volatility_volatility[6]2default:defaultZ8-3331
°
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default29
%kernel_u_a_0_volatility_volatility[5]2default:defaultZ8-3331
°
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default29
%kernel_u_a_0_volatility_volatility[4]2default:defaultZ8-3331
°
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default29
%kernel_u_a_0_volatility_volatility[3]2default:defaultZ8-3331
°
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default29
%kernel_u_a_0_volatility_volatility[2]2default:defaultZ8-3331
°
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default29
%kernel_u_a_0_volatility_volatility[1]2default:defaultZ8-3331
°
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default29
%kernel_u_a_0_volatility_volatility[0]2default:defaultZ8-3331
ê
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2(
kernel_u_a_0_rho[31]2default:defaultZ8-3331
ê
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2(
kernel_u_a_0_rho[30]2default:defaultZ8-3331
ê
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2(
kernel_u_a_0_rho[29]2default:defaultZ8-3331
ê
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2(
kernel_u_a_0_rho[28]2default:defaultZ8-3331
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33312default:default2
1002default:defaultZ17-14
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 805.043 ; gain = 183.211
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
≠
Loading clock regions from %s
13*device2v
b/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockRegion.xml2default:defaultZ21-13
Æ
Loading clock buffers from %s
11*device2w
c/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ClockBuffers.xml2default:defaultZ21-11
Æ
&Loading clock placement rules from %s
318*place2n
Z/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
¨
)Loading package pin functions from %s...
17*device2j
V/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
™
Loading package from %s
16*device2y
e/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z045/ffg900/Package.xml2default:defaultZ21-16
°
Loading io standards from %s
15*device2k
W/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
5

Processing XDC Constraints
244*projectZ1-262
Ÿ
Parsing XDC File [%s]
179*designutils2¢
ç/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc2default:defaultZ20-179
‹
DImplicit search of objects for pattern '%s' matched to '%s' objects.1744*	planAhead2
ap_clk2default:default2
port2default:default2§
ç/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc2default:default2
12default:default8@Z12-2286
‚
Finished Parsing XDC File [%s]
178*designutils2¢
ç/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc2default:defaultZ20-178
„
Parsing XDC File [%s]
179*designutils2¨
ó/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc2default:defaultZ20-179
Ï
Finished Parsing XDC File [%s]
178*designutils2¨
ó/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
∂
%s*synth2¶
ëFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1104.188 ; gain = 482.355
2default:default
û
%s*synth2é
zFinished RTL Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1104.188 ; gain = 482.355
2default:default
ô
3inferred FSM for state register '%s' in module '%s'802*oasys2!
ap_CS_fsm_reg2default:default2*
vivado_activity_thread2default:defaultZ8-802
è
0Net %s in module/entity %s does not have driver.3422*oasys2
	op_tvalid2default:default2M
9vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized02default:default2∑
†/home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
702default:default8@Z8-3848
œ
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
ap_CS_fsm_reg2default:default2

sequential2default:default2*
vivado_activity_thread2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
}
%s*synth2n
ZPart Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
2default:default
≤
%s*synth2¢
çFinished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1177.535 ; gain = 555.703
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 16    
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  48 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  49 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 14    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
B
%s*synth23
Module vivado_activity_thread 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  49 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  48 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 14    
2default:default
s
%s*synth2d
PModule vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
n
%s*synth2_
KModule vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
d
%s*synth2U
AModule vivado_activity_thread_fptrunc_64ns_32_3__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
b
%s*synth2S
?Module vivado_activity_thread_fpext_32ns_64_3__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
e
%s*synth2V
BModule vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
n
%s*synth2_
KModule vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
p
%s*synth2a
MModule vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
™
%s*synth2ö
ÖFinished Cross Boundary Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1177.535 ; gain = 555.703
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
Ω
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[3] 2default:defaultZ8-3333
Ω
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[4] 2default:defaultZ8-3333
Ω
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[1] 2default:defaultZ8-3333
Ω
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[0] 2default:defaultZ8-3333
Ω
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[2] 2default:defaultZ8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[0] 2default:defaultZ8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[1] 2default:defaultZ8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[2] 2default:defaultZ8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[3] 2default:defaultZ8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[4] 2default:defaultZ8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[5] 2default:defaultZ8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[6] 2default:defaultZ8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[7] 2default:defaultZ8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[8] 2default:defaultZ8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[9] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[10] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[11] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[12] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[13] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[14] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[15] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[16] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[17] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[18] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[19] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[20] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[21] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[22] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[23] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[24] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[25] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[26] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[27] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[28] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[29] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[30] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[31] 2default:defaultZ8-3333
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[31] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[30] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[29] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[28] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[27] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[26] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[25] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[24] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[23] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[22] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[21] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[20] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[19] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[18] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[17] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[16] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[15] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[14] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[13] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[12] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[11] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[10] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[9] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[8] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[7] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[6] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[5] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[4] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[3] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[2] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[1] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/din1_buf1_reg[0] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[4] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[3] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[2] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[1] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/opcode_buf1_reg[0] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ü
%s*synth2è
{Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1216.590 ; gain = 594.758
2default:default
ï
%s*synth2Ö
Wrong number or type of arguments for overloaded function 'NRealModS_findPins'. at line 1 of file /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc
2default:default
Æ
%s*synth2û
âFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1216.590 ; gain = 594.758
2default:default
°
%s*synth2ë
}Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1216.590 ; gain = 594.758
2default:default
†
%s*synth2ê
|Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1216.590 ; gain = 594.758
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
ﬁ
*BlackBox module %s has unconnected pin %s
3599*oasys2l
X\vivado_activity_thread_fcmp_32ns_32ns_1_3_U5/vivado_activity_thread_ap_fcmp_1_no_dsp_u 2default:default2+
s_axis_operation_tvalid2default:defaultZ8-4442
ö
%s*synth2ä
vFinished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1216.590 ; gain = 594.758
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
´
%s*synth2õ
ÜFinished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1216.590 ; gain = 594.758
2default:default
®
%s*synth2ò
ÉFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1216.590 ; gain = 594.758
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
f
%s*synth2W
C+------+----------------------------------------------+----------+
2default:default
f
%s*synth2W
C|      |BlackBox name                                 |Instances |
2default:default
f
%s*synth2W
C+------+----------------------------------------------+----------+
2default:default
f
%s*synth2W
C|1     |vivado_activity_thread_ap_fmul_1_max_dsp      |         1|
2default:default
f
%s*synth2W
C|2     |vivado_activity_thread_ap_fpext_1_no_dsp      |         1|
2default:default
f
%s*synth2W
C|3     |vivado_activity_thread_ap_fptrunc_1_no_dsp    |         1|
2default:default
f
%s*synth2W
C|4     |vivado_activity_thread_ap_dexp_13_full_dsp    |         1|
2default:default
f
%s*synth2W
C|5     |vivado_activity_thread_ap_faddfsub_2_full_dsp |         1|
2default:default
f
%s*synth2W
C|6     |vivado_activity_thread_ap_fcmp_1_no_dsp       |         1|
2default:default
f
%s*synth2W
C|7     |vivado_activity_thread_ap_dmul_3_max_dsp      |         1|
2default:default
f
%s*synth2W
C+------+----------------------------------------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
g
%s*synth2X
D+------+---------------------------------------------------+------+
2default:default
g
%s*synth2X
D|      |Cell                                               |Count |
2default:default
g
%s*synth2X
D+------+---------------------------------------------------+------+
2default:default
g
%s*synth2X
D|1     |vivado_activity_thread_ap_dexp_13_full_dsp_bbox    |     1|
2default:default
g
%s*synth2X
D|2     |vivado_activity_thread_ap_dmul_3_max_dsp_bbox      |     1|
2default:default
g
%s*synth2X
D|3     |vivado_activity_thread_ap_faddfsub_2_full_dsp_bbox |     1|
2default:default
g
%s*synth2X
D|4     |vivado_activity_thread_ap_fcmp_1_no_dsp_bbox       |     1|
2default:default
g
%s*synth2X
D|5     |vivado_activity_thread_ap_fmul_1_max_dsp_bbox      |     1|
2default:default
g
%s*synth2X
D|6     |vivado_activity_thread_ap_fpext_1_no_dsp_bbox      |     1|
2default:default
g
%s*synth2X
D|7     |vivado_activity_thread_ap_fptrunc_1_no_dsp_bbox    |     1|
2default:default
g
%s*synth2X
D|8     |CARRY4                                             |     3|
2default:default
g
%s*synth2X
D|9     |LUT1                                               |    15|
2default:default
g
%s*synth2X
D|10    |LUT2                                               |     6|
2default:default
g
%s*synth2X
D|11    |LUT3                                               |    44|
2default:default
g
%s*synth2X
D|12    |LUT4                                               |    62|
2default:default
g
%s*synth2X
D|13    |LUT5                                               |    49|
2default:default
g
%s*synth2X
D|14    |LUT6                                               |   177|
2default:default
g
%s*synth2X
D|15    |MUXF7                                              |    19|
2default:default
g
%s*synth2X
D|16    |FDRE                                               |  1026|
2default:default
g
%s*synth2X
D|17    |FDSE                                               |    14|
2default:default
g
%s*synth2X
D+------+---------------------------------------------------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
º
%s*synth2¨
ó+------+-------------------------------------------------------------+------------------------------------------------------------------------+------+
2default:default
º
%s*synth2¨
ó|      |Instance                                                     |Module                                                                  |Cells |
2default:default
º
%s*synth2¨
ó+------+-------------------------------------------------------------+------------------------------------------------------------------------+------+
2default:default
º
%s*synth2¨
ó|1     |top                                                          |                                                                        |  1718|
2default:default
º
%s*synth2¨
ó|2     |  vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp_U2      |vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp__parameterized0      |   165|
2default:default
º
%s*synth2¨
ó|3     |  vivado_activity_thread_fpext_32ns_64_3_U4                  |vivado_activity_thread_fpext_32ns_64_3__parameterized0                  |   130|
2default:default
º
%s*synth2¨
ó|4     |  vivado_activity_thread_fptrunc_64ns_32_3_U3                |vivado_activity_thread_fptrunc_64ns_32_3__parameterized0                |    97|
2default:default
º
%s*synth2¨
ó|5     |  vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp_U7    |vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp__parameterized0    |   129|
2default:default
º
%s*synth2¨
ó|6     |  vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp_U1 |vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp__parameterized0 |   305|
2default:default
º
%s*synth2¨
ó|7     |  vivado_activity_thread_fcmp_32ns_32ns_1_3_U5               |vivado_activity_thread_fcmp_32ns_32ns_1_3__parameterized0               |    42|
2default:default
º
%s*synth2¨
ó|8     |  vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6      |vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp__parameterized0      |   193|
2default:default
º
%s*synth2¨
ó+------+-------------------------------------------------------------+------------------------------------------------------------------------+------+
2default:default
ß
%s*synth2ó
ÇFinished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1216.590 ; gain = 594.758
2default:default
k
%s*synth2\
HSynthesis finished with 0 errors, 1 critical warnings and 646 warnings.
2default:default
•
%s*synth2ï
ÄSynthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1216.590 ; gain = 594.758
2default:default
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
ø
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
832default:default2
1392default:default2
12default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:382default:default2
00:00:392default:default2
1602.0742default:default2
883.8522default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
Ç
vreport_utilization: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1606.129 ; gain = 4.051
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Fri Apr 11 00:03:26 20142default:defaultZ17-206