{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734439904747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734439904747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 15:51:44 2024 " "Processing started: Tue Dec 17 15:51:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734439904747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439904747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439904747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734439905092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734439905092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/twidle_14_bit_stage3_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/twidle_14_bit_stage3_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE3_2 " "Found entity 1: TWIDLE_14_bit_STAGE3_2" {  } { { "../TWIDLE_14_bit_STAGE3_2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/modify_radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/modify_radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 modify_RADIX " "Found entity 1: modify_RADIX" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911765 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PROCESS_O_DATA.v(145) " "Verilog HDL information at PROCESS_O_DATA.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_DSPA/PROCESS_O_DATA.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734439911765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/process_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/process_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_O_DATA " "Found entity 1: PROCESS_O_DATA" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_DSPA/PROCESS_O_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/invert_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/invert_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR " "Found entity 1: INVERT_ADDR" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/FFT_DSPA/INVERT_ADDR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart_tx.v" "" { Text "D:/Digital chipset design/FFT_DSPA/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_rx.v" "" { Text "D:/Digital chipset design/FFT_DSPA/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/twidle_14_bit_stage3.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/twidle_14_bit_stage3.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE3 " "Found entity 1: TWIDLE_14_bit_STAGE3" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/twidle_14_bit_stage2 .v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/twidle_14_bit_stage2 .v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE2 " "Found entity 1: TWIDLE_14_bit_STAGE2" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/twidle_14_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/twidle_14_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit " "Found entity 1: TWIDLE_14_bit" {  } { { "../TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk top_module.v(24) " "Verilog HDL Declaration information at top_module.v(24): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734439911781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_N rst_n top_module.v(25) " "Verilog HDL Declaration information at top_module.v(25): object \"RST_N\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734439911781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert_addr INVERT_ADDR top_module.v(47) " "Verilog HDL Declaration information at top_module.v(47): object \"invert_addr\" differs only in case from object \"INVERT_ADDR\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734439911781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX " "Found entity 1: RADIX" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/modify_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/modify_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_FFT " "Found entity 1: MODIFY_FFT" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/control3.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/control3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL3 " "Found entity 1: CONTROL3" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/control2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/control2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL2 " "Found entity 1: CONTROL2" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_dspa/control1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_dspa/control1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL1 " "Found entity 1: CONTROL1" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439911781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439911781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734439912330 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig top_module.v(31) " "Output port \"dig\" at top_module.v(31) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734439912333 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led top_module.v(32) " "Output port \"led\" at top_module.v(32) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734439912333 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg top_module.v(34) " "Output port \"seg\" at top_module.v(34) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734439912333 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT_ADDR INVERT_ADDR:INVERT_ADDR " "Elaborating entity \"INVERT_ADDR\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\"" {  } { { "../top_module.v" "INVERT_ADDR" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx INVERT_ADDR:INVERT_ADDR\|uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\|uart_rx:UART_RX\"" {  } { { "../INVERT_ADDR.v" "UART_RX" { Text "D:/Digital chipset design/FFT_DSPA/INVERT_ADDR.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_FFT MODIFY_FFT:MODIFY_FFT " "Elaborating entity \"MODIFY_FFT\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL1 MODIFY_FFT:MODIFY_FFT\|CONTROL1:CONTROL1 " "Elaborating entity \"CONTROL1\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL1:CONTROL1\"" {  } { { "../MODIFY_FFT.v" "CONTROL1" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CONTROL1.v(129) " "Verilog HDL assignment warning at CONTROL1.v(129): truncated value with size 32 to match size of target (2)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL1.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CONTROL1.v(138) " "Verilog HDL assignment warning at CONTROL1.v(138): truncated value with size 32 to match size of target (3)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL1.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CONTROL1.v(139) " "Verilog HDL assignment warning at CONTROL1.v(139): truncated value with size 32 to match size of target (3)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL1.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MODIFY_FFT:MODIFY_FFT\|RAM:RAM1 " "Elaborating entity \"RAM\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\"" {  } { { "../MODIFY_FFT.v" "RAM1" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RAM.v(74) " "Verilog HDL Always Construct warning at RAM.v(74): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RAM.v(74) " "Verilog HDL Always Construct warning at RAM.v(74): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RAM.v(74) " "Verilog HDL Always Construct warning at RAM.v(74): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RAM.v(74) " "Verilog HDL Always Construct warning at RAM.v(74): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RAM.v(74) " "Inferred latch for \"Im_o1\[0\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RAM.v(74) " "Inferred latch for \"Im_o1\[1\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RAM.v(74) " "Inferred latch for \"Im_o1\[2\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RAM.v(74) " "Inferred latch for \"Im_o1\[3\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RAM.v(74) " "Inferred latch for \"Im_o1\[4\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RAM.v(74) " "Inferred latch for \"Im_o1\[5\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RAM.v(74) " "Inferred latch for \"Im_o1\[6\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RAM.v(74) " "Inferred latch for \"Im_o1\[7\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RAM.v(74) " "Inferred latch for \"Im_o1\[8\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RAM.v(74) " "Inferred latch for \"Im_o1\[9\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RAM.v(74) " "Inferred latch for \"Im_o1\[10\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RAM.v(74) " "Inferred latch for \"Im_o1\[11\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RAM.v(74) " "Inferred latch for \"Im_o1\[12\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RAM.v(74) " "Inferred latch for \"Im_o1\[13\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RAM.v(74) " "Inferred latch for \"Im_o1\[14\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RAM.v(74) " "Inferred latch for \"Im_o1\[15\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RAM.v(74) " "Inferred latch for \"Im_o1\[16\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RAM.v(74) " "Inferred latch for \"Im_o1\[17\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RAM.v(74) " "Inferred latch for \"Im_o1\[18\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RAM.v(74) " "Inferred latch for \"Im_o1\[19\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RAM.v(74) " "Inferred latch for \"Im_o1\[20\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RAM.v(74) " "Inferred latch for \"Im_o1\[21\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RAM.v(74) " "Inferred latch for \"Im_o1\[22\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RAM.v(74) " "Inferred latch for \"Im_o1\[23\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RAM.v(74) " "Inferred latch for \"Re_o1\[0\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RAM.v(74) " "Inferred latch for \"Re_o1\[1\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RAM.v(74) " "Inferred latch for \"Re_o1\[2\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RAM.v(74) " "Inferred latch for \"Re_o1\[3\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RAM.v(74) " "Inferred latch for \"Re_o1\[4\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RAM.v(74) " "Inferred latch for \"Re_o1\[5\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RAM.v(74) " "Inferred latch for \"Re_o1\[6\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RAM.v(74) " "Inferred latch for \"Re_o1\[7\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RAM.v(74) " "Inferred latch for \"Re_o1\[8\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RAM.v(74) " "Inferred latch for \"Re_o1\[9\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RAM.v(74) " "Inferred latch for \"Re_o1\[10\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RAM.v(74) " "Inferred latch for \"Re_o1\[11\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RAM.v(74) " "Inferred latch for \"Re_o1\[12\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RAM.v(74) " "Inferred latch for \"Re_o1\[13\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RAM.v(74) " "Inferred latch for \"Re_o1\[14\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RAM.v(74) " "Inferred latch for \"Re_o1\[15\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RAM.v(74) " "Inferred latch for \"Re_o1\[16\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RAM.v(74) " "Inferred latch for \"Re_o1\[17\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RAM.v(74) " "Inferred latch for \"Re_o1\[18\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RAM.v(74) " "Inferred latch for \"Re_o1\[19\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RAM.v(74) " "Inferred latch for \"Re_o1\[20\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RAM.v(74) " "Inferred latch for \"Re_o1\[21\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RAM.v(74) " "Inferred latch for \"Re_o1\[22\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RAM.v(74) " "Inferred latch for \"Re_o1\[23\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RAM.v(74) " "Inferred latch for \"Im_o2\[0\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RAM.v(74) " "Inferred latch for \"Im_o2\[1\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RAM.v(74) " "Inferred latch for \"Im_o2\[2\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RAM.v(74) " "Inferred latch for \"Im_o2\[3\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RAM.v(74) " "Inferred latch for \"Im_o2\[4\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RAM.v(74) " "Inferred latch for \"Im_o2\[5\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RAM.v(74) " "Inferred latch for \"Im_o2\[6\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RAM.v(74) " "Inferred latch for \"Im_o2\[7\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RAM.v(74) " "Inferred latch for \"Im_o2\[8\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RAM.v(74) " "Inferred latch for \"Im_o2\[9\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RAM.v(74) " "Inferred latch for \"Im_o2\[10\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RAM.v(74) " "Inferred latch for \"Im_o2\[11\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RAM.v(74) " "Inferred latch for \"Im_o2\[12\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RAM.v(74) " "Inferred latch for \"Im_o2\[13\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RAM.v(74) " "Inferred latch for \"Im_o2\[14\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RAM.v(74) " "Inferred latch for \"Im_o2\[15\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RAM.v(74) " "Inferred latch for \"Im_o2\[16\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RAM.v(74) " "Inferred latch for \"Im_o2\[17\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RAM.v(74) " "Inferred latch for \"Im_o2\[18\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RAM.v(74) " "Inferred latch for \"Im_o2\[19\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RAM.v(74) " "Inferred latch for \"Im_o2\[20\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RAM.v(74) " "Inferred latch for \"Im_o2\[21\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RAM.v(74) " "Inferred latch for \"Im_o2\[22\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RAM.v(74) " "Inferred latch for \"Im_o2\[23\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RAM.v(74) " "Inferred latch for \"Re_o2\[0\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RAM.v(74) " "Inferred latch for \"Re_o2\[1\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RAM.v(74) " "Inferred latch for \"Re_o2\[2\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RAM.v(74) " "Inferred latch for \"Re_o2\[3\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RAM.v(74) " "Inferred latch for \"Re_o2\[4\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RAM.v(74) " "Inferred latch for \"Re_o2\[5\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RAM.v(74) " "Inferred latch for \"Re_o2\[6\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RAM.v(74) " "Inferred latch for \"Re_o2\[7\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RAM.v(74) " "Inferred latch for \"Re_o2\[8\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RAM.v(74) " "Inferred latch for \"Re_o2\[9\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RAM.v(74) " "Inferred latch for \"Re_o2\[10\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RAM.v(74) " "Inferred latch for \"Re_o2\[11\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RAM.v(74) " "Inferred latch for \"Re_o2\[12\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RAM.v(74) " "Inferred latch for \"Re_o2\[13\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RAM.v(74) " "Inferred latch for \"Re_o2\[14\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RAM.v(74) " "Inferred latch for \"Re_o2\[15\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RAM.v(74) " "Inferred latch for \"Re_o2\[16\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RAM.v(74) " "Inferred latch for \"Re_o2\[17\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RAM.v(74) " "Inferred latch for \"Re_o2\[18\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RAM.v(74) " "Inferred latch for \"Re_o2\[19\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RAM.v(74) " "Inferred latch for \"Re_o2\[20\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RAM.v(74) " "Inferred latch for \"Re_o2\[21\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RAM.v(74) " "Inferred latch for \"Re_o2\[22\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RAM.v(74) " "Inferred latch for \"Re_o2\[23\]\" at RAM.v(74)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit:TWIDLE1 " "Elaborating entity \"TWIDLE_14_bit\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit:TWIDLE1\"" {  } { { "../MODIFY_FFT.v" "TWIDLE1" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RADIX MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX " "Elaborating entity \"RADIX\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\"" {  } { { "../MODIFY_FFT.v" "RADIX" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2_temp RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Re_o2_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2_temp RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Im_o2_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RADIX.v(26) " "Verilog HDL Always Construct warning at RADIX.v(26): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RADIX.v(27) " "Inferred latch for \"Im_o2\[0\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RADIX.v(27) " "Inferred latch for \"Im_o2\[1\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RADIX.v(27) " "Inferred latch for \"Im_o2\[2\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RADIX.v(27) " "Inferred latch for \"Im_o2\[3\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RADIX.v(27) " "Inferred latch for \"Im_o2\[4\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RADIX.v(27) " "Inferred latch for \"Im_o2\[5\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RADIX.v(27) " "Inferred latch for \"Im_o2\[6\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RADIX.v(27) " "Inferred latch for \"Im_o2\[7\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RADIX.v(27) " "Inferred latch for \"Im_o2\[8\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RADIX.v(27) " "Inferred latch for \"Im_o2\[9\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RADIX.v(27) " "Inferred latch for \"Im_o2\[10\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RADIX.v(27) " "Inferred latch for \"Im_o2\[11\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RADIX.v(27) " "Inferred latch for \"Im_o2\[12\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RADIX.v(27) " "Inferred latch for \"Im_o2\[13\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RADIX.v(27) " "Inferred latch for \"Im_o2\[14\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RADIX.v(27) " "Inferred latch for \"Im_o2\[15\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RADIX.v(27) " "Inferred latch for \"Im_o2\[16\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RADIX.v(27) " "Inferred latch for \"Im_o2\[17\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RADIX.v(27) " "Inferred latch for \"Im_o2\[18\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RADIX.v(27) " "Inferred latch for \"Im_o2\[19\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RADIX.v(27) " "Inferred latch for \"Im_o2\[20\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RADIX.v(27) " "Inferred latch for \"Im_o2\[21\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RADIX.v(27) " "Inferred latch for \"Im_o2\[22\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RADIX.v(27) " "Inferred latch for \"Im_o2\[23\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912346 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RADIX.v(27) " "Inferred latch for \"Re_o2\[0\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RADIX.v(27) " "Inferred latch for \"Re_o2\[1\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RADIX.v(27) " "Inferred latch for \"Re_o2\[2\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RADIX.v(27) " "Inferred latch for \"Re_o2\[3\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RADIX.v(27) " "Inferred latch for \"Re_o2\[4\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RADIX.v(27) " "Inferred latch for \"Re_o2\[5\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RADIX.v(27) " "Inferred latch for \"Re_o2\[6\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RADIX.v(27) " "Inferred latch for \"Re_o2\[7\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RADIX.v(27) " "Inferred latch for \"Re_o2\[8\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RADIX.v(27) " "Inferred latch for \"Re_o2\[9\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RADIX.v(27) " "Inferred latch for \"Re_o2\[10\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RADIX.v(27) " "Inferred latch for \"Re_o2\[11\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RADIX.v(27) " "Inferred latch for \"Re_o2\[12\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RADIX.v(27) " "Inferred latch for \"Re_o2\[13\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RADIX.v(27) " "Inferred latch for \"Re_o2\[14\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RADIX.v(27) " "Inferred latch for \"Re_o2\[15\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RADIX.v(27) " "Inferred latch for \"Re_o2\[16\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RADIX.v(27) " "Inferred latch for \"Re_o2\[17\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RADIX.v(27) " "Inferred latch for \"Re_o2\[18\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RADIX.v(27) " "Inferred latch for \"Re_o2\[19\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RADIX.v(27) " "Inferred latch for \"Re_o2\[20\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RADIX.v(27) " "Inferred latch for \"Re_o2\[21\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RADIX.v(27) " "Inferred latch for \"Re_o2\[22\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RADIX.v(27) " "Inferred latch for \"Re_o2\[23\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RADIX.v(27) " "Inferred latch for \"Im_o1\[0\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RADIX.v(27) " "Inferred latch for \"Im_o1\[1\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RADIX.v(27) " "Inferred latch for \"Im_o1\[2\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RADIX.v(27) " "Inferred latch for \"Im_o1\[3\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RADIX.v(27) " "Inferred latch for \"Im_o1\[4\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RADIX.v(27) " "Inferred latch for \"Im_o1\[5\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RADIX.v(27) " "Inferred latch for \"Im_o1\[6\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RADIX.v(27) " "Inferred latch for \"Im_o1\[7\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RADIX.v(27) " "Inferred latch for \"Im_o1\[8\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RADIX.v(27) " "Inferred latch for \"Im_o1\[9\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RADIX.v(27) " "Inferred latch for \"Im_o1\[10\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RADIX.v(27) " "Inferred latch for \"Im_o1\[11\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RADIX.v(27) " "Inferred latch for \"Im_o1\[12\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RADIX.v(27) " "Inferred latch for \"Im_o1\[13\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RADIX.v(27) " "Inferred latch for \"Im_o1\[14\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RADIX.v(27) " "Inferred latch for \"Im_o1\[15\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RADIX.v(27) " "Inferred latch for \"Im_o1\[16\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RADIX.v(27) " "Inferred latch for \"Im_o1\[17\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RADIX.v(27) " "Inferred latch for \"Im_o1\[18\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RADIX.v(27) " "Inferred latch for \"Im_o1\[19\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RADIX.v(27) " "Inferred latch for \"Im_o1\[20\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RADIX.v(27) " "Inferred latch for \"Im_o1\[21\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RADIX.v(27) " "Inferred latch for \"Im_o1\[22\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RADIX.v(27) " "Inferred latch for \"Im_o1\[23\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RADIX.v(27) " "Inferred latch for \"Re_o1\[0\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RADIX.v(27) " "Inferred latch for \"Re_o1\[1\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RADIX.v(27) " "Inferred latch for \"Re_o1\[2\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RADIX.v(27) " "Inferred latch for \"Re_o1\[3\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RADIX.v(27) " "Inferred latch for \"Re_o1\[4\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RADIX.v(27) " "Inferred latch for \"Re_o1\[5\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RADIX.v(27) " "Inferred latch for \"Re_o1\[6\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RADIX.v(27) " "Inferred latch for \"Re_o1\[7\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RADIX.v(27) " "Inferred latch for \"Re_o1\[8\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RADIX.v(27) " "Inferred latch for \"Re_o1\[9\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RADIX.v(27) " "Inferred latch for \"Re_o1\[10\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RADIX.v(27) " "Inferred latch for \"Re_o1\[11\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RADIX.v(27) " "Inferred latch for \"Re_o1\[12\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RADIX.v(27) " "Inferred latch for \"Re_o1\[13\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RADIX.v(27) " "Inferred latch for \"Re_o1\[14\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RADIX.v(27) " "Inferred latch for \"Re_o1\[15\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RADIX.v(27) " "Inferred latch for \"Re_o1\[16\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RADIX.v(27) " "Inferred latch for \"Re_o1\[17\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RADIX.v(27) " "Inferred latch for \"Re_o1\[18\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RADIX.v(27) " "Inferred latch for \"Re_o1\[19\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RADIX.v(27) " "Inferred latch for \"Re_o1\[20\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RADIX.v(27) " "Inferred latch for \"Re_o1\[21\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RADIX.v(27) " "Inferred latch for \"Re_o1\[22\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RADIX.v(27) " "Inferred latch for \"Re_o1\[23\]\" at RADIX.v(27)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2 " "Elaborating entity \"RAM2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\"" {  } { { "../MODIFY_FFT.v" "RAM2" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RAM2.v(132) " "Verilog HDL Always Construct warning at RAM2.v(132): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RAM2.v(132) " "Verilog HDL Always Construct warning at RAM2.v(132): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RAM2.v(132) " "Verilog HDL Always Construct warning at RAM2.v(132): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RAM2.v(132) " "Verilog HDL Always Construct warning at RAM2.v(132): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RAM2.v(132) " "Inferred latch for \"Im_o1\[0\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RAM2.v(132) " "Inferred latch for \"Im_o1\[1\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RAM2.v(132) " "Inferred latch for \"Im_o1\[2\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RAM2.v(132) " "Inferred latch for \"Im_o1\[3\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RAM2.v(132) " "Inferred latch for \"Im_o1\[4\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RAM2.v(132) " "Inferred latch for \"Im_o1\[5\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RAM2.v(132) " "Inferred latch for \"Im_o1\[6\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RAM2.v(132) " "Inferred latch for \"Im_o1\[7\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RAM2.v(132) " "Inferred latch for \"Im_o1\[8\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RAM2.v(132) " "Inferred latch for \"Im_o1\[9\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RAM2.v(132) " "Inferred latch for \"Im_o1\[10\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RAM2.v(132) " "Inferred latch for \"Im_o1\[11\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RAM2.v(132) " "Inferred latch for \"Im_o1\[12\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RAM2.v(132) " "Inferred latch for \"Im_o1\[13\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RAM2.v(132) " "Inferred latch for \"Im_o1\[14\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RAM2.v(132) " "Inferred latch for \"Im_o1\[15\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RAM2.v(132) " "Inferred latch for \"Im_o1\[16\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RAM2.v(132) " "Inferred latch for \"Im_o1\[17\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RAM2.v(132) " "Inferred latch for \"Im_o1\[18\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RAM2.v(132) " "Inferred latch for \"Im_o1\[19\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RAM2.v(132) " "Inferred latch for \"Im_o1\[20\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RAM2.v(132) " "Inferred latch for \"Im_o1\[21\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RAM2.v(132) " "Inferred latch for \"Im_o1\[22\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RAM2.v(132) " "Inferred latch for \"Im_o1\[23\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RAM2.v(132) " "Inferred latch for \"Re_o1\[0\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RAM2.v(132) " "Inferred latch for \"Re_o1\[1\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RAM2.v(132) " "Inferred latch for \"Re_o1\[2\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RAM2.v(132) " "Inferred latch for \"Re_o1\[3\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RAM2.v(132) " "Inferred latch for \"Re_o1\[4\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RAM2.v(132) " "Inferred latch for \"Re_o1\[5\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RAM2.v(132) " "Inferred latch for \"Re_o1\[6\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RAM2.v(132) " "Inferred latch for \"Re_o1\[7\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RAM2.v(132) " "Inferred latch for \"Re_o1\[8\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RAM2.v(132) " "Inferred latch for \"Re_o1\[9\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RAM2.v(132) " "Inferred latch for \"Re_o1\[10\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RAM2.v(132) " "Inferred latch for \"Re_o1\[11\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RAM2.v(132) " "Inferred latch for \"Re_o1\[12\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RAM2.v(132) " "Inferred latch for \"Re_o1\[13\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RAM2.v(132) " "Inferred latch for \"Re_o1\[14\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RAM2.v(132) " "Inferred latch for \"Re_o1\[15\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RAM2.v(132) " "Inferred latch for \"Re_o1\[16\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RAM2.v(132) " "Inferred latch for \"Re_o1\[17\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RAM2.v(132) " "Inferred latch for \"Re_o1\[18\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RAM2.v(132) " "Inferred latch for \"Re_o1\[19\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RAM2.v(132) " "Inferred latch for \"Re_o1\[20\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RAM2.v(132) " "Inferred latch for \"Re_o1\[21\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RAM2.v(132) " "Inferred latch for \"Re_o1\[22\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RAM2.v(132) " "Inferred latch for \"Re_o1\[23\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RAM2.v(132) " "Inferred latch for \"Im_o2\[0\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RAM2.v(132) " "Inferred latch for \"Im_o2\[1\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RAM2.v(132) " "Inferred latch for \"Im_o2\[2\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RAM2.v(132) " "Inferred latch for \"Im_o2\[3\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RAM2.v(132) " "Inferred latch for \"Im_o2\[4\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RAM2.v(132) " "Inferred latch for \"Im_o2\[5\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RAM2.v(132) " "Inferred latch for \"Im_o2\[6\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RAM2.v(132) " "Inferred latch for \"Im_o2\[7\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RAM2.v(132) " "Inferred latch for \"Im_o2\[8\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RAM2.v(132) " "Inferred latch for \"Im_o2\[9\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RAM2.v(132) " "Inferred latch for \"Im_o2\[10\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RAM2.v(132) " "Inferred latch for \"Im_o2\[11\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RAM2.v(132) " "Inferred latch for \"Im_o2\[12\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RAM2.v(132) " "Inferred latch for \"Im_o2\[13\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RAM2.v(132) " "Inferred latch for \"Im_o2\[14\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RAM2.v(132) " "Inferred latch for \"Im_o2\[15\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RAM2.v(132) " "Inferred latch for \"Im_o2\[16\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RAM2.v(132) " "Inferred latch for \"Im_o2\[17\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RAM2.v(132) " "Inferred latch for \"Im_o2\[18\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RAM2.v(132) " "Inferred latch for \"Im_o2\[19\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RAM2.v(132) " "Inferred latch for \"Im_o2\[20\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RAM2.v(132) " "Inferred latch for \"Im_o2\[21\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RAM2.v(132) " "Inferred latch for \"Im_o2\[22\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RAM2.v(132) " "Inferred latch for \"Im_o2\[23\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RAM2.v(132) " "Inferred latch for \"Re_o2\[0\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RAM2.v(132) " "Inferred latch for \"Re_o2\[1\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RAM2.v(132) " "Inferred latch for \"Re_o2\[2\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RAM2.v(132) " "Inferred latch for \"Re_o2\[3\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RAM2.v(132) " "Inferred latch for \"Re_o2\[4\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RAM2.v(132) " "Inferred latch for \"Re_o2\[5\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RAM2.v(132) " "Inferred latch for \"Re_o2\[6\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RAM2.v(132) " "Inferred latch for \"Re_o2\[7\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RAM2.v(132) " "Inferred latch for \"Re_o2\[8\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RAM2.v(132) " "Inferred latch for \"Re_o2\[9\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RAM2.v(132) " "Inferred latch for \"Re_o2\[10\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RAM2.v(132) " "Inferred latch for \"Re_o2\[11\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RAM2.v(132) " "Inferred latch for \"Re_o2\[12\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RAM2.v(132) " "Inferred latch for \"Re_o2\[13\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RAM2.v(132) " "Inferred latch for \"Re_o2\[14\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RAM2.v(132) " "Inferred latch for \"Re_o2\[15\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RAM2.v(132) " "Inferred latch for \"Re_o2\[16\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RAM2.v(132) " "Inferred latch for \"Re_o2\[17\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RAM2.v(132) " "Inferred latch for \"Re_o2\[18\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RAM2.v(132) " "Inferred latch for \"Re_o2\[19\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RAM2.v(132) " "Inferred latch for \"Re_o2\[20\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RAM2.v(132) " "Inferred latch for \"Re_o2\[21\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RAM2.v(132) " "Inferred latch for \"Re_o2\[22\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RAM2.v(132) " "Inferred latch for \"Re_o2\[23\]\" at RAM2.v(132)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL2 MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2 " "Elaborating entity \"CONTROL2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2\"" {  } { { "../MODIFY_FFT.v" "CONTROL2" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CONTROL2.v(126) " "Verilog HDL assignment warning at CONTROL2.v(126): truncated value with size 32 to match size of target (1)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL2.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CONTROL2.v(135) " "Verilog HDL assignment warning at CONTROL2.v(135): truncated value with size 32 to match size of target (3)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL2.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CONTROL2.v(136) " "Verilog HDL assignment warning at CONTROL2.v(136): truncated value with size 32 to match size of target (3)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL2.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE2 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2 " "Elaborating entity \"TWIDLE_14_bit_STAGE2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\"" {  } { { "../MODIFY_FFT.v" "TWIDLE2" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE3 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3_1 " "Elaborating entity \"TWIDLE_14_bit_STAGE3\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3_1\"" {  } { { "../MODIFY_FFT.v" "TWIDLE3_1" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE3.v(7) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE3.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE3.v(7) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE3.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE3.v(8) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE3.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE3.v(8) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE3.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE3.v(7) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE3.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE3.v(8) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE3.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE3_2 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3_2:TWIDLE3_2 " "Elaborating entity \"TWIDLE_14_bit_STAGE3_2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3_2:TWIDLE3_2\"" {  } { { "../MODIFY_FFT.v" "TWIDLE3_2" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE3_2.v(7) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE3_2.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3_2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3_2.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3_2:TWIDLE3_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE3_2.v(7) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE3_2.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3_2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3_2.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3_2:TWIDLE3_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE3_2.v(8) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE3_2.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3_2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3_2.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3_2:TWIDLE3_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE3_2.v(8) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE3_2.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3_2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3_2.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3_2:TWIDLE3_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE3_2.v(7) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE3_2.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3_2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3_2.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3_2:TWIDLE3_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE3_2.v(8) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE3_2.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3_2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3_2.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3_2:TWIDLE3_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modify_RADIX MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX " "Elaborating entity \"modify_RADIX\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\"" {  } { { "../MODIFY_FFT.v" "MODIFY_RADIX" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1_temp modify_RADIX.v(31) " "Verilog HDL Always Construct warning at modify_RADIX.v(31): inferring latch(es) for variable \"Re_o1_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1_temp modify_RADIX.v(31) " "Verilog HDL Always Construct warning at modify_RADIX.v(31): inferring latch(es) for variable \"Im_o1_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 modify_RADIX.v(31) " "Verilog HDL Always Construct warning at modify_RADIX.v(31): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 modify_RADIX.v(31) " "Verilog HDL Always Construct warning at modify_RADIX.v(31): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2_temp modify_RADIX.v(31) " "Verilog HDL Always Construct warning at modify_RADIX.v(31): inferring latch(es) for variable \"Re_o2_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2_temp modify_RADIX.v(31) " "Verilog HDL Always Construct warning at modify_RADIX.v(31): inferring latch(es) for variable \"Im_o2_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 modify_RADIX.v(31) " "Verilog HDL Always Construct warning at modify_RADIX.v(31): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 modify_RADIX.v(31) " "Verilog HDL Always Construct warning at modify_RADIX.v(31): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[0\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[1\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[2\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[3\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[4\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[5\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[6\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[7\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[8\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[9\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[10\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[11\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[12\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[13\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[14\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[15\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[16\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[17\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[18\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[19\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[20\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[21\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[22\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] modify_RADIX.v(32) " "Inferred latch for \"Im_o2\[23\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[0\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[1\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[2\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[3\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[4\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[5\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[6\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[7\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[8\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[9\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[10\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[11\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[12\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[13\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[14\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[15\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[16\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[17\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[18\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[19\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[20\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[21\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[22\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] modify_RADIX.v(32) " "Inferred latch for \"Re_o2\[23\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[0\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[1\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[2\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[3\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[4\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[5\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[6\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[7\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[8\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[9\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[10\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[11\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[12\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[13\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[14\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[15\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[16\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[17\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[18\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[19\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[20\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[21\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[22\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] modify_RADIX.v(32) " "Inferred latch for \"Im_o1\[23\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[0\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[1\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[2\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[3\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[4\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[5\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[6\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[7\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[8\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[9\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[10\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[11\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[12\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[13\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[14\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[15\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[16\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[17\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[18\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[19\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[20\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[21\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[22\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] modify_RADIX.v(32) " "Inferred latch for \"Re_o1\[23\]\" at modify_RADIX.v(32)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL3 MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3 " "Elaborating entity \"CONTROL3\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\"" {  } { { "../MODIFY_FFT.v" "CONTROL3" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CONTROL3.v(126) " "Verilog HDL assignment warning at CONTROL3.v(126): truncated value with size 32 to match size of target (2)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL3.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734439912377 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CONTROL3.v(135) " "Verilog HDL assignment warning at CONTROL3.v(135): truncated value with size 32 to match size of target (3)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL3.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734439912377 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CONTROL3.v(136) " "Verilog HDL assignment warning at CONTROL3.v(136): truncated value with size 32 to match size of target (3)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL3.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734439912377 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_O_DATA PROCESS_O_DATA:PROCESS_O_DATA " "Elaborating entity \"PROCESS_O_DATA\" for hierarchy \"PROCESS_O_DATA:PROCESS_O_DATA\"" {  } { { "../top_module.v" "PROCESS_O_DATA" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PROCESS_O_DATA.v(192) " "Verilog HDL assignment warning at PROCESS_O_DATA.v(192): truncated value with size 32 to match size of target (4)" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_DSPA/PROCESS_O_DATA.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734439912377 "|top_module|PROCESS_O_DATA:PROCESS_O_DATA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UART_TX\"" {  } { { "../top_module.v" "UART_TX" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439912377 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "12 " "Found 12 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "PROCESS_O_DATA:PROCESS_O_DATA\|mem_Im " "RAM logic \"PROCESS_O_DATA:PROCESS_O_DATA\|mem_Im\" is uninferred due to inappropriate RAM size" {  } { { "../PROCESS_O_DATA.v" "mem_Im" { Text "D:/Digital chipset design/FFT_DSPA/PROCESS_O_DATA.v" 47 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734439913185 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "PROCESS_O_DATA:PROCESS_O_DATA\|mem_Re " "RAM logic \"PROCESS_O_DATA:PROCESS_O_DATA\|mem_Re\" is uninferred due to inappropriate RAM size" {  } { { "../PROCESS_O_DATA.v" "mem_Re" { Text "D:/Digital chipset design/FFT_DSPA/PROCESS_O_DATA.v" 46 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734439913185 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3_2:TWIDLE3_2\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3_2:TWIDLE3_2\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../TWIDLE_14_bit_STAGE3_2.v" "cos" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3_2.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734439913185 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3_2:TWIDLE3_2\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3_2:TWIDLE3_2\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../TWIDLE_14_bit_STAGE3_2.v" "sin" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3_2.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734439913185 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3_1\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3_1\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../TWIDLE_14_bit_STAGE3.v" "cos" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734439913185 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3_1\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3_1\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../TWIDLE_14_bit_STAGE3.v" "sin" { Text "D:/Digital chipset design/FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734439913185 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Im " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Im\" is uninferred due to inappropriate RAM size" {  } { { "../RAM2.v" "mem_Im" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734439913185 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Re " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Re\" is uninferred due to inappropriate RAM size" {  } { { "../RAM2.v" "mem_Re" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734439913185 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Re " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Re\" is uninferred due to inappropriate RAM size" {  } { { "../RAM2.v" "mem_Re" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734439913185 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Im " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Im\" is uninferred due to inappropriate RAM size" {  } { { "../RAM2.v" "mem_Im" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734439913185 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Im " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Im\" is uninferred due to inappropriate RAM size" {  } { { "../RAM.v" "mem_Im" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734439913185 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Re " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Re\" is uninferred due to inappropriate RAM size" {  } { { "../RAM.v" "mem_Re" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1734439913185 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1734439913185 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult6\"" {  } { { "../modify_RADIX.v" "Mult6" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult7\"" {  } { { "../modify_RADIX.v" "Mult7" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult2\"" {  } { { "../modify_RADIX.v" "Mult2" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult3\"" {  } { { "../modify_RADIX.v" "Mult3" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult4\"" {  } { { "../modify_RADIX.v" "Mult4" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult5\"" {  } { { "../modify_RADIX.v" "Mult5" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult1\"" {  } { { "../modify_RADIX.v" "Mult1" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|Mult0\"" {  } { { "../modify_RADIX.v" "Mult0" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439913861 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1734439913861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\"" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439913924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913924 ""}  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439913924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r6t " "Found entity 1: mult_r6t" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439913955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439913955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\"" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439913970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439913970 ""}  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439913970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\"" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914001 ""}  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\"" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914036 ""}  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q6t " "Found entity 1: mult_q6t" {  } { { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439914064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439914064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914111 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s6t " "Found entity 1: mult_s6t" {  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439914143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439914143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914174 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t6t " "Found entity 1: mult_t6t" {  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439914205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439914205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult1\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult1 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914237 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914268 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914268 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "17 " "Converted 17 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 32 " "Used 32 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 32 32 " "Used 32 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 32 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1734439914472 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "17 " "Converted the following 17 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|mac_out2 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|mac_out2\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|mac_mult1 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|mac_mult1\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|mac_out4\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|mac_out4\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|mac_out4\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|mac_out4\"" {  } { { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult4\|mult_r6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult4\|mult_r6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult4\|mult_r6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult4\|mult_r6t:auto_generated\|mac_out4\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult4\|mult_r6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult4\|mult_r6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult5\|mult_r6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult5\|mult_r6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult5\|mult_r6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult5\|mult_r6t:auto_generated\|mac_out4\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult5\|mult_r6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult5\|mult_r6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult1\|mult_r6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult1\|mult_r6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult1\|mult_r6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult1\|mult_r6t:auto_generated\|mac_out4\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult1\|mult_r6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult1\|mult_r6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|mac_out4\"" {  } { { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|mac_out4\"" {  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|mac_out4\"" {  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_s6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_s6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_s6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_s6t:auto_generated\|mac_out4\"" {  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_s6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_s6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_t6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_t6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_t6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_t6t:auto_generated\|mac_out4\"" {  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_t6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_t6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult3\|mult_t6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult3\|mult_t6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult3\|mult_t6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult3\|mult_t6t:auto_generated\|mac_out4\"" {  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult3\|mult_t6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult3\|mult_t6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|mac_out4\"" {  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult1\|mult_t6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult1\|mult_t6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult1\|mult_t6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult1\|mult_t6t:auto_generated\|mac_out4\"" {  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult1\|mult_t6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult1\|mult_t6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0\|mult_s6t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0\|mult_s6t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0\|mult_s6t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0\|mult_s6t:auto_generated\|mac_out4\"" {  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0\|mult_s6t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0\|mult_s6t:auto_generated\|mac_mult3\"" {  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914472 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1734439914472 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 15 " "Used 15 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 15 15 " "Used 15 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 15 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1734439914472 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1734439914472 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1734439914472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 13 " "Parameter \"datab_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 31 " "Parameter \"output_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914519 ""}  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_94h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_94h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_94h1 " "Found entity 1: mac_mult_94h1" {  } { { "db/mac_mult_94h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_94h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439914551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439914551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ggo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ggo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ggo " "Found entity 1: mult_ggo" {  } { { "db/mult_ggo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_ggo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439914582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439914582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 58 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 31 " "Parameter \"dataa_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 31 " "Parameter \"output_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914613 ""}  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 58 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_or82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_or82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_or82 " "Found entity 1: mac_out_or82" {  } { { "db/mac_out_or82.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_out_or82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439914645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439914645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 13 " "Parameter \"datab_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914645 ""}  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_68h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_68h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_68h1 " "Found entity 1: mac_mult_68h1" {  } { { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439914677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439914677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0fo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0fo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0fo " "Found entity 1: mult_0fo" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439914708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439914708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 19 " "Parameter \"dataa_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914723 ""}  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_4s82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_4s82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_4s82 " "Found entity 1: mac_out_4s82" {  } { { "db/mac_out_4s82.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_out_4s82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439914755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439914755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 13 " "Parameter \"datab_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914755 ""}  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 13 " "Parameter \"datab_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914771 ""}  } { { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914787 ""}  } { { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_v7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_v7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_v7h1 " "Found entity 1: mac_mult_v7h1" {  } { { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439914818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439914818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_peo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_peo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_peo " "Found entity 1: mult_peo" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439914850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439914850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 20 " "Parameter \"dataa_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914850 ""}  } { { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kr82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_kr82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kr82 " "Found entity 1: mac_out_kr82" {  } { { "db/mac_out_kr82.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_out_kr82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439914881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439914881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 7 " "Parameter \"dataa_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914928 ""}  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_88h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_88h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_88h1 " "Found entity 1: mac_mult_88h1" {  } { { "db/mac_mult_88h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_88h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439914960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439914960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2fo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2fo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2fo " "Found entity 1: mult_2fo" {  } { { "db/mult_2fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_2fo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439914991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439914991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439914991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 21 " "Parameter \"dataa_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439914991 ""}  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439914991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_mr82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_mr82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_mr82 " "Found entity 1: mac_out_mr82" {  } { { "db/mac_out_mr82.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_out_mr82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439915038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439915038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439915049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 7 " "Parameter \"dataa_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 13 " "Parameter \"datab_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915049 ""}  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439915049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_08h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_08h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_08h1 " "Found entity 1: mac_mult_08h1" {  } { { "db/mac_mult_08h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_08h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439915080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439915080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qeo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qeo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qeo " "Found entity 1: mult_qeo" {  } { { "db/mult_qeo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_qeo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734439915112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439915112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439915112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 20 " "Parameter \"dataa_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915127 ""}  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439915127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439915143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 7 " "Parameter \"dataa_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 13 " "Parameter \"datab_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915143 ""}  } { { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439915143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439915158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 7 " "Parameter \"dataa_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734439915158 ""}  } { { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734439915158 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[13\]\"" {  } { { "db/mult_2fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_2fo.tdf" 42 6 0 } } { "db/mac_mult_88h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_88h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX|lpm_mult:Mult0|mult_s6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_88h1:auto_generated|mult_2fo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult1\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_08h1:auto_generated\|mult_qeo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult1\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_08h1:auto_generated\|mult_qeo:mult1\|le3a\[12\]\"" {  } { { "db/mult_qeo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_qeo.tdf" 42 6 0 } } { "db/mac_mult_08h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_08h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX|lpm_mult:Mult1|mult_t6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_08h1:auto_generated|mult_qeo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[13\]\"" {  } { { "db/mult_2fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_2fo.tdf" 42 6 0 } } { "db/mac_mult_88h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_88h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX|lpm_mult:Mult2|mult_s6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_88h1:auto_generated|mult_2fo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_08h1:auto_generated\|mult_qeo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_08h1:auto_generated\|mult_qeo:mult1\|le3a\[12\]\"" {  } { { "db/mult_qeo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_qeo.tdf" 42 6 0 } } { "db/mac_mult_08h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_08h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX|lpm_mult:Mult3|mult_t6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_08h1:auto_generated|mult_qeo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_08h1:auto_generated\|mult_qeo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_08h1:auto_generated\|mult_qeo:mult1\|le3a\[12\]\"" {  } { { "db/mult_qeo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_qeo.tdf" 42 6 0 } } { "db/mac_mult_08h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_08h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult1|mult_t6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_08h1:auto_generated|mult_qeo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[13\]\"" {  } { { "db/mult_2fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_2fo.tdf" 42 6 0 } } { "db/mac_mult_88h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_88h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult0|mult_s6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_88h1:auto_generated|mult_2fo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_08h1:auto_generated\|mult_qeo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult3\|mult_t6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_08h1:auto_generated\|mult_qeo:mult1\|le3a\[12\]\"" {  } { { "db/mult_qeo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_qeo.tdf" 42 6 0 } } { "db/mac_mult_08h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_08h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_t6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_t6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult3|mult_t6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_08h1:auto_generated|mult_qeo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[13\]\"" {  } { { "db/mult_2fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_2fo.tdf" 42 6 0 } } { "db/mac_mult_88h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_88h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult2|mult_s6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_88h1:auto_generated|mult_2fo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[14\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 41 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult0|mult_q6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[13\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 41 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult0|mult_q6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le5a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le5a\[14\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 42 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult0|mult_q6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le5a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le5a\[13\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 42 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult0|mult_q6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult1\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult1\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[13\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 41 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult1|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult1\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult1\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[12\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 41 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult1|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult1\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult1\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[13\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 42 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult1|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult1\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult1\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[12\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 42 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult1|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult5\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult5\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[13\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 41 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult5|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult5\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult5\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[12\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 41 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult5|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult5\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult5\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[13\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 42 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult5|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult5\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult5\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[12\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 42 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult5|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult4\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult4\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[13\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 41 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult4|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult4\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult4\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[12\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 41 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult4|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult4\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult4\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[13\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 42 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult4|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult4\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult4\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[12\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 42 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 39 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult4|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[14\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 41 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult3|mult_q6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le3a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[13\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 41 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult3|mult_q6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le5a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le5a\[14\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 42 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult3|mult_q6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le5a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le5a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le5a\[13\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 42 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult3|mult_q6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[13\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 41 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult2|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[12\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 41 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult2|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[13\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 42 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult2|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult2\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[12\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 42 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult2|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[13\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 41 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult7|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[12\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 41 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult7|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[13\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 42 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult7|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult7\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[12\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 42 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult7|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[13\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 41 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult6|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le3a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le3a\[12\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 41 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult6|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[13\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[13\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 42 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult6|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le5a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult6\|mult_r6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_68h1:auto_generated\|mult_0fo:mult1\|le5a\[12\]\"" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_0fo.tdf" 42 6 0 } } { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_68h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_r6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_r6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 40 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult6|mult_r6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_68h1:auto_generated|mult_0fo:mult1|le5a[12]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1734439915363 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1734439915363 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[12\]\"" {  } { { "db/mult_2fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_2fo.tdf" 42 6 0 } } { "db/mac_mult_88h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_88h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX|lpm_mult:Mult0|mult_s6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_88h1:auto_generated|mult_2fo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le7a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult0\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le7a\[14\]\"" {  } { { "db/mult_2fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_2fo.tdf" 45 6 0 } } { "db/mac_mult_88h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_88h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX|lpm_mult:Mult0|mult_s6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_88h1:auto_generated|mult_2fo:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[12\]\"" {  } { { "db/mult_2fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_2fo.tdf" 42 6 0 } } { "db/mac_mult_88h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_88h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX|lpm_mult:Mult2|mult_s6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_88h1:auto_generated|mult_2fo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le7a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le7a\[14\]\"" {  } { { "db/mult_2fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_2fo.tdf" 45 6 0 } } { "db/mac_mult_88h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_88h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 188 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX|lpm_mult:Mult2|mult_s6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_88h1:auto_generated|mult_2fo:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[12\]\"" {  } { { "db/mult_2fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_2fo.tdf" 42 6 0 } } { "db/mac_mult_88h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_88h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult0|mult_s6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_88h1:auto_generated|mult_2fo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le7a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le7a\[14\]\"" {  } { { "db/mult_2fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_2fo.tdf" 45 6 0 } } { "db/mac_mult_88h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_88h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 31 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult0|mult_s6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_88h1:auto_generated|mult_2fo:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le3a\[12\]\"" {  } { { "db/mult_2fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_2fo.tdf" 42 6 0 } } { "db/mac_mult_88h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_88h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult2|mult_s6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_88h1:auto_generated|mult_2fo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le7a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult2\|mult_s6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_88h1:auto_generated\|mult_2fo:mult1\|le7a\[14\]\"" {  } { { "db/mult_2fo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_2fo.tdf" 45 6 0 } } { "db/mac_mult_88h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_88h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_s6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_s6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RADIX.v" 32 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 267 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult2|mult_s6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_88h1:auto_generated|mult_2fo:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[12\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 41 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult0|mult_q6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le5a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le5a\[12\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 42 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult0|mult_q6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le7a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult0\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le7a\[14\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 44 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 33 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult0|mult_q6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le7a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le3a\[12\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 41 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult3|mult_q6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le3a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le5a\[12\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le5a\[12\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 42 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult3|mult_q6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le5a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le7a\[14\] " "Synthesized away node \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:MODIFY_RADIX\|lpm_mult:Mult3\|mult_q6t:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_v7h1:auto_generated\|mult_peo:mult1\|le7a\[14\]\"" {  } { { "db/mult_peo.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_peo.tdf" 44 6 0 } } { "db/mac_mult_v7h1.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mac_mult_v7h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_DSPA/Quartus/db/mult_q6t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/FFT_DSPA/modify_RADIX.v" 34 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_DSPA/MODIFY_FFT.v" 324 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 106 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439915363 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:MODIFY_RADIX|lpm_mult:Mult3|mult_q6t:auto_generated|alt_mac_mult:mac_mult3|mac_mult_v7h1:auto_generated|mult_peo:mult1|le7a[14]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1734439915363 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1734439915363 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3558 " "Ignored 3558 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "86 " "Ignored 86 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1734439915739 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "3472 " "Ignored 3472 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1734439915739 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1734439915739 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] GND " "Pin \"dig\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|dig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] GND " "Pin \"dig\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] GND " "Pin \"dig\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[3\] GND " "Pin \"dig\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|dig[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] GND " "Pin \"seg\[6\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734439916690 "|top_module|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734439916690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734439916863 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734439918615 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_DSPA/Quartus/output_files/top_module.map.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_DSPA/Quartus/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439918788 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734439919045 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734439919045 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439919292 "|top_module|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439919292 "|top_module|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439919292 "|top_module|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734439919292 "|top_module|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734439919292 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6087 " "Implemented 6087 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734439919292 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734439919292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6033 " "Implemented 6033 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734439919292 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1734439919292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734439919292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734439919344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 15:51:59 2024 " "Processing ended: Tue Dec 17 15:51:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734439919344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734439919344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734439919344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734439919344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1734439920495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734439920502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 15:52:00 2024 " "Processing started: Tue Dec 17 15:52:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734439920502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734439920502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_module -c top_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734439920502 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734439920603 ""}
{ "Info" "0" "" "Project  = top_module" {  } {  } 0 0 "Project  = top_module" 0 0 "Fitter" 0 0 1734439920603 ""}
{ "Info" "0" "" "Revision = top_module" {  } {  } 0 0 "Revision = top_module" 0 0 "Fitter" 0 0 1734439920603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1734439920705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1734439920705 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_module EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734439920735 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734439920776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734439920776 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734439920893 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734439920899 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734439921013 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734439921013 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1734439921013 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1734439921013 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 10423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734439921020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 10425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734439921020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 10427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734439921020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 10429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734439921020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 10431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1734439921020 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1734439921020 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734439921023 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "504 " "The Timing Analyzer is analyzing 504 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1734439921748 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1734439921756 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 " "Node: MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|Re_o2\[22\] MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 " "Latch MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|Re_o2\[22\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734439921786 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734439921786 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|en_o2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2 " "Node: MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|Im_o2\[21\] MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2 " "Latch MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|Im_o2\[21\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734439921786 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734439921786 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|en_o2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2 " "Node: MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|Im_o2\[21\] MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2 " "Latch MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|Im_o2\[21\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734439921786 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1734439921786 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1|en_o2"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734439921803 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1734439921803 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1734439921803 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734439921803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734439921803 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          CLK " "  10.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1734439921803 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1734439921803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734439922072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 1424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734439922072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734439922072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 1133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734439922072 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734439922072 ""}  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 10418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734439922072 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734439922072 ""}  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734439922072 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734439922072 ""}  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 1424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734439922072 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734439922072 ""}  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 1133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734439922072 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_N~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node RST_N~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1734439922072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESS_O_DATA:PROCESS_O_DATA\|data_out\[7\]~0 " "Destination node PROCESS_O_DATA:PROCESS_O_DATA\|data_out\[7\]~0" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_DSPA/PROCESS_O_DATA.v" 156 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 5493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734439922072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESS_O_DATA:PROCESS_O_DATA\|data_im_i\[21\]~0 " "Destination node PROCESS_O_DATA:PROCESS_O_DATA\|data_im_i\[21\]~0" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_DSPA/PROCESS_O_DATA.v" 156 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 5570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734439922072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2\|adr_ptr2_o\[1\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2\|adr_ptr2_o\[1\]" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL2.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734439922072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2\|adr_ptr2_o\[2\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2\|adr_ptr2_o\[2\]" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL2.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734439922072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2\|adr_ptr2_o\[0\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2\|adr_ptr2_o\[0\]" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL2.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734439922072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA/RAM2.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 1424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734439922072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[0\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[0\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL3.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734439922072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[2\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[2\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL3.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734439922072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[1\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[1\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL3.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734439922072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL1:CONTROL1\|adr_ptr2\[2\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL1:CONTROL1\|adr_ptr2\[2\]" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/FFT_DSPA/CONTROL1.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 1155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1734439922072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1734439922072 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1734439922072 ""}  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 10419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734439922072 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734439922464 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734439922480 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734439922480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734439922480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734439922480 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734439922495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734439922605 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 Embedded multiplier block " "Packed 2 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1734439922605 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1734439922605 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734439922605 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734439922715 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1734439922715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734439923266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734439924005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734439924021 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734439925372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734439925372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734439926150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1734439927595 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734439927595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1734439927941 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1734439927941 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734439927941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734439927941 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1734439928098 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734439928133 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734439928618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734439928635 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734439929204 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734439929896 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1734439930164 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3-V LVTTL 91 " "Pin key\[0\] uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { key[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734439930180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3-V LVTTL 90 " "Pin key\[1\] uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { key[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734439930180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[2\] 3.3-V LVTTL 89 " "Pin key\[2\] uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { key[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734439930180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[3\] 3.3-V LVTTL 88 " "Pin key\[3\] uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { key[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734439930180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL 23 " "Pin CLK uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734439930180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_N 3.3-V LVTTL 25 " "Pin RST_N uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { RST_N } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_N" } } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734439930180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_in 3.3-V LVTTL 115 " "Pin data_in uses I/O standard 3.3-V LVTTL at 115" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { data_in } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_in" } } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA/top_module.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1734439930180 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1734439930180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_DSPA/Quartus/output_files/top_module.fit.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_DSPA/Quartus/output_files/top_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734439930400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5559 " "Peak virtual memory: 5559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734439931118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 15:52:11 2024 " "Processing ended: Tue Dec 17 15:52:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734439931118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734439931118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734439931118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734439931118 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1734439932033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734439932033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 15:52:11 2024 " "Processing started: Tue Dec 17 15:52:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734439932033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1734439932033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_module -c top_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1734439932033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1734439932332 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1734439932630 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1734439932646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734439932787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 15:52:12 2024 " "Processing ended: Tue Dec 17 15:52:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734439932787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734439932787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734439932787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1734439932787 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1734439933371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1734439933830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734439933845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 15:52:13 2024 " "Processing started: Tue Dec 17 15:52:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734439933845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734439933845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_module -c top_module " "Command: quartus_sta top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734439933845 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734439933940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1734439934129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734439934129 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734439934160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734439934160 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "504 " "The Timing Analyzer is analyzing 504 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1734439934349 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1734439934460 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 " "Node: MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|Im_o2\[23\] MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 " "Latch MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|Im_o2\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734439934478 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734439934478 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|en_o2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2 " "Node: MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Im_o2\[19\] MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2 " "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Im_o2\[19\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734439934478 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734439934478 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|en_o2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2 " "Node: MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Im_o1\[23\] MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2 " "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Im_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734439934478 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734439934478 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1|en_o2"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734439934494 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1734439934494 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734439934494 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734439934509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.031 " "Worst-case setup slack is 3.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439934573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439934573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.031               0.000 CLK  " "    3.031               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439934573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734439934573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439934573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439934573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 CLK  " "    0.452               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439934573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734439934573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734439934589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734439934589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.407 " "Worst-case minimum pulse width slack is 4.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439934589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439934589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.407               0.000 CLK  " "    4.407               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439934589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734439934589 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439934635 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439934635 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439934635 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439934635 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 21.682 ns " "Worst Case Available Settling Time: 21.682 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439934635 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439934635 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734439934635 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734439934635 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734439934667 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734439935300 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 " "Node: MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|Im_o2\[23\] MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 " "Latch MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|Im_o2\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734439935489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734439935489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|en_o2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2 " "Node: MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Im_o2\[19\] MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2 " "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Im_o2\[19\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734439935489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734439935489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|en_o2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2 " "Node: MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Im_o1\[23\] MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2 " "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Im_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734439935489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734439935489 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1|en_o2"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734439935489 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1734439935489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.332 " "Worst-case setup slack is 3.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.332               0.000 CLK  " "    3.332               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734439935520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 CLK  " "    0.400               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734439935520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734439935536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734439935536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.426 " "Worst-case minimum pulse width slack is 4.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.426               0.000 CLK  " "    4.426               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734439935536 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439935583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439935583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439935583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439935583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 22.235 ns " "Worst Case Available Settling Time: 22.235 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439935583 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439935583 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734439935583 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734439935599 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 " "Node: MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|Im_o2\[23\] MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2 " "Latch MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|Im_o2\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734439935740 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734439935740 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|en_o2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2 " "Node: MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Im_o2\[19\] MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2 " "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Im_o2\[19\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734439935740 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734439935740 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|en_o2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2 " "Node: MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Im_o1\[23\] MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2 " "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Im_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1734439935740 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1734439935740 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1|en_o2"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734439935756 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1734439935756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.821 " "Worst-case setup slack is 6.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.821               0.000 CLK  " "    6.821               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734439935756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK  " "    0.186               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734439935776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734439935776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734439935776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.241 " "Worst-case minimum pulse width slack is 4.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.241               0.000 CLK  " "    4.241               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734439935787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734439935787 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439935834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439935834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439935834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439935834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.359 ns " "Worst Case Available Settling Time: 26.359 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439935834 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1734439935834 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734439935834 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734439936134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734439936150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734439936212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 15:52:16 2024 " "Processing ended: Tue Dec 17 15:52:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734439936212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734439936212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734439936212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734439936212 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 157 s " "Quartus Prime Full Compilation was successful. 0 errors, 157 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734439936856 ""}
