; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_5(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, i32 %9) local_unnamed_addr !dbg !7 {
  %11 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %12 = shl i32 %11, 10, !dbg !11
  %13 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %14 = shl i32 %13, 2, !dbg !12
  %15 = and i32 %14, 508, !dbg !12
  %16 = or disjoint i32 %12, %15, !dbg !13
  %17 = or disjoint i32 %16, 512, !dbg !13
  %18 = srem i32 %16, 256, !dbg !14
  %.frozen = freeze i32 %16, !dbg !15
  %19 = sdiv i32 %.frozen, 32768, !dbg !15
  %.frozen59 = freeze i32 %17, !dbg !15
  %20 = sdiv i32 %.frozen59, 32768, !dbg !15
  %21 = mul i32 %19, 32768, !dbg !16
  %srem.decomposed = sub i32 %.frozen, %21, !dbg !16
  %22 = mul i32 %20, 32768, !dbg !16
  %srem1.decomposed = sub i32 %.frozen59, %22, !dbg !16
  %23 = mul nsw i32 %19, 24576, !dbg !17
  %24 = mul nsw i32 %20, 24576, !dbg !17
  %25 = add nsw i32 %23, %srem.decomposed, !dbg !18
  %26 = add nsw i32 %24, %srem1.decomposed, !dbg !18
  %27 = sext i32 %25 to i64, !dbg !19
  %28 = getelementptr float, ptr addrspace(1) %0, i64 %27, !dbg !19
  %29 = sext i32 %26 to i64, !dbg !19
  %30 = getelementptr float, ptr addrspace(1) %0, i64 %29, !dbg !19
  %31 = insertelement <2 x i32> poison, i32 %17, i64 0, !dbg !20
  %32 = insertelement <2 x i32> %31, i32 %16, i64 1, !dbg !20
  %33 = sdiv <2 x i32> %32, splat (i32 256), !dbg !20
  %34 = srem <2 x i32> %33, splat (i32 128), !dbg !21
  %35 = extractelement <2 x i32> %34, i64 1, !dbg !22
  %36 = sext i32 %35 to i64, !dbg !23
  %37 = getelementptr float, ptr addrspace(1) %3, i64 %36, !dbg !23
  %38 = extractelement <2 x i32> %34, i64 0, !dbg !22
  %39 = sext i32 %38 to i64, !dbg !23
  %40 = getelementptr float, ptr addrspace(1) %3, i64 %39, !dbg !23
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 true) #3, !dbg !24
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 true) #3, !dbg !24
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 true) #3, !dbg !24
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %37, i1 true) #3, !dbg !24
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 true) #3, !dbg !24
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 true) #3, !dbg !24
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 true) #3, !dbg !24
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %40, i1 true) #3, !dbg !24
  %49 = getelementptr float, ptr addrspace(1) %4, i64 %36, !dbg !25
  %50 = getelementptr float, ptr addrspace(1) %4, i64 %39, !dbg !25
  %51 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %49, i1 true) #3, !dbg !26
  %52 = bitcast i32 %51 to float, !dbg !26
  %53 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %49, i1 true) #3, !dbg !26
  %54 = bitcast i32 %53 to float, !dbg !26
  %55 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %49, i1 true) #3, !dbg !26
  %56 = bitcast i32 %55 to float, !dbg !26
  %57 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %49, i1 true) #3, !dbg !26
  %58 = bitcast i32 %57 to float, !dbg !26
  %59 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %50, i1 true) #3, !dbg !26
  %60 = bitcast i32 %59 to float, !dbg !26
  %61 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %50, i1 true) #3, !dbg !26
  %62 = bitcast i32 %61 to float, !dbg !26
  %63 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %50, i1 true) #3, !dbg !26
  %64 = bitcast i32 %63 to float, !dbg !26
  %65 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %50, i1 true) #3, !dbg !26
  %66 = bitcast i32 %65 to float, !dbg !26
  %67 = getelementptr float, ptr addrspace(1) %5, i64 %36, !dbg !27
  %68 = getelementptr float, ptr addrspace(1) %5, i64 %39, !dbg !27
  %69 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %67, i1 true) #3, !dbg !28
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %67, i1 true) #3, !dbg !28
  %71 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %67, i1 true) #3, !dbg !28
  %72 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %67, i1 true) #3, !dbg !28
  %73 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %68, i1 true) #3, !dbg !28
  %74 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %68, i1 true) #3, !dbg !28
  %75 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %68, i1 true) #3, !dbg !28
  %76 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %68, i1 true) #3, !dbg !28
  %77 = getelementptr float, ptr addrspace(1) %6, i64 %36, !dbg !29
  %78 = getelementptr float, ptr addrspace(1) %6, i64 %39, !dbg !29
  %79 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %77, i1 true) #3, !dbg !30
  %80 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %77, i1 true) #3, !dbg !30
  %81 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %77, i1 true) #3, !dbg !30
  %82 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %77, i1 true) #3, !dbg !30
  %83 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %78, i1 true) #3, !dbg !30
  %84 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %78, i1 true) #3, !dbg !30
  %85 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %78, i1 true) #3, !dbg !30
  %86 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %78, i1 true) #3, !dbg !30
  %87 = icmp slt <2 x i32> %34, splat (i32 64), !dbg !31
  %88 = extractelement <2 x i1> %87, i64 1, !dbg !32
  %89 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %28, i1 %88, i32 0, i1 %88, i32 0, i1 %88, i32 0, i1 %88, i32 0, i1 %88) #3, !dbg !32
  %90 = extractelement <2 x i1> %87, i64 0, !dbg !32
  %91 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %30, i1 %90, i32 0, i1 %90, i32 0, i1 %90, i32 0, i1 %90, i32 0, i1 %90) #3, !dbg !32
  %92 = and <2 x i32> %34, splat (i32 -32), !dbg !33
  %93 = icmp eq <2 x i32> %92, splat (i32 64), !dbg !33
  %94 = shl nsw i32 %35, 8, !dbg !34
  %95 = shl nsw i32 %38, 8, !dbg !34
  %96 = shl nsw i32 %19, 13, !dbg !35
  %97 = shl nsw i32 %20, 13, !dbg !35
  %98 = add nsw i32 %96, %18, !dbg !34
  %99 = add nsw i32 %98, -16384, !dbg !36
  %100 = add nsw i32 %99, %94, !dbg !37
  %101 = add nsw i32 %97, %18, !dbg !34
  %102 = add nsw i32 %101, -16384, !dbg !36
  %103 = add nsw i32 %102, %95, !dbg !37
  %104 = sext i32 %100 to i64, !dbg !38
  %105 = getelementptr float, ptr addrspace(1) %1, i64 %104, !dbg !38
  %106 = sext i32 %103 to i64, !dbg !38
  %107 = getelementptr float, ptr addrspace(1) %1, i64 %106, !dbg !38
  %108 = extractelement <2 x i1> %93, i64 1, !dbg !39
  %109 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %105, i1 %108, i32 0, i1 %108, i32 0, i1 %108, i32 0, i1 %108, i32 0, i1 %108) #3, !dbg !39
  %110 = extractelement <2 x i1> %93, i64 0, !dbg !39
  %111 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %107, i1 %110, i32 0, i1 %110, i32 0, i1 %110, i32 0, i1 %110, i32 0, i1 %110) #3, !dbg !39
  %112 = icmp sgt i32 %35, 95, !dbg !22
  %113 = icmp sgt i32 %38, 95, !dbg !22
  %114 = add nsw i32 %98, -24576, !dbg !40
  %115 = add nsw i32 %114, %94, !dbg !41
  %116 = add nsw i32 %101, -24576, !dbg !40
  %117 = add nsw i32 %116, %95, !dbg !41
  %118 = sext i32 %115 to i64, !dbg !42
  %119 = getelementptr float, ptr addrspace(1) %2, i64 %118, !dbg !42
  %120 = sext i32 %117 to i64, !dbg !42
  %121 = getelementptr float, ptr addrspace(1) %2, i64 %120, !dbg !42
  %122 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %119, i1 %112, i32 0, i1 %112, i32 0, i1 %112, i32 0, i1 %112, i32 0, i1 %112) #3, !dbg !43
  %123 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %121, i1 %113, i32 0, i1 %113, i32 0, i1 %113, i32 0, i1 %113, i32 0, i1 %113) #3, !dbg !43
  %124 = fadd float %52, 0x3EE4F8B580000000, !dbg !44
  %125 = fadd float %54, 0x3EE4F8B580000000, !dbg !44
  %126 = fadd float %56, 0x3EE4F8B580000000, !dbg !44
  %127 = fadd float %58, 0x3EE4F8B580000000, !dbg !44
  %128 = fadd float %60, 0x3EE4F8B580000000, !dbg !44
  %129 = fadd float %62, 0x3EE4F8B580000000, !dbg !44
  %130 = fadd float %64, 0x3EE4F8B580000000, !dbg !44
  %131 = fadd float %66, 0x3EE4F8B580000000, !dbg !44
  %132 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !45
  %.not.i = icmp eq i32 %132, 0, !dbg !45
  %133 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !45
  %.not1.i = icmp eq i32 %133, 0, !dbg !45
  br i1 %.not.i, label %139, label %134, !dbg !45

134:                                              ; preds = %10
  br i1 %.not1.i, label %137, label %135, !dbg !45

135:                                              ; preds = %134
  %136 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %124) #3, !dbg !45
  br label %__nv_sqrtf.exit, !dbg !45

137:                                              ; preds = %134
  %138 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %124) #3, !dbg !45
  br label %__nv_sqrtf.exit, !dbg !45

139:                                              ; preds = %10
  br i1 %.not1.i, label %142, label %140, !dbg !45

140:                                              ; preds = %139
  %141 = tail call float @llvm.nvvm.sqrt.rn.f(float %124) #3, !dbg !45
  br label %__nv_sqrtf.exit, !dbg !45

142:                                              ; preds = %139
  %143 = tail call float @llvm.nvvm.sqrt.approx.f(float %124) #3, !dbg !45
  br label %__nv_sqrtf.exit, !dbg !45

__nv_sqrtf.exit:                                  ; preds = %135, %137, %140, %142
  %.0.i = phi float [ %136, %135 ], [ %138, %137 ], [ %141, %140 ], [ %143, %142 ], !dbg !45
  %144 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !45
  %.not.i17 = icmp eq i32 %144, 0, !dbg !45
  %145 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !45
  %.not1.i20 = icmp eq i32 %145, 0, !dbg !45
  br i1 %.not.i17, label %151, label %146, !dbg !45

146:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i20, label %149, label %147, !dbg !45

147:                                              ; preds = %146
  %148 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %125) #3, !dbg !45
  br label %__nv_sqrtf.exit21, !dbg !45

149:                                              ; preds = %146
  %150 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %125) #3, !dbg !45
  br label %__nv_sqrtf.exit21, !dbg !45

151:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i20, label %154, label %152, !dbg !45

152:                                              ; preds = %151
  %153 = tail call float @llvm.nvvm.sqrt.rn.f(float %125) #3, !dbg !45
  br label %__nv_sqrtf.exit21, !dbg !45

154:                                              ; preds = %151
  %155 = tail call float @llvm.nvvm.sqrt.approx.f(float %125) #3, !dbg !45
  br label %__nv_sqrtf.exit21, !dbg !45

__nv_sqrtf.exit21:                                ; preds = %147, %149, %152, %154
  %.0.i19 = phi float [ %148, %147 ], [ %150, %149 ], [ %153, %152 ], [ %155, %154 ], !dbg !45
  %156 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !45
  %.not.i22 = icmp eq i32 %156, 0, !dbg !45
  %157 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !45
  %.not1.i25 = icmp eq i32 %157, 0, !dbg !45
  br i1 %.not.i22, label %163, label %158, !dbg !45

158:                                              ; preds = %__nv_sqrtf.exit21
  br i1 %.not1.i25, label %161, label %159, !dbg !45

159:                                              ; preds = %158
  %160 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %126) #3, !dbg !45
  br label %__nv_sqrtf.exit26, !dbg !45

161:                                              ; preds = %158
  %162 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %126) #3, !dbg !45
  br label %__nv_sqrtf.exit26, !dbg !45

163:                                              ; preds = %__nv_sqrtf.exit21
  br i1 %.not1.i25, label %166, label %164, !dbg !45

164:                                              ; preds = %163
  %165 = tail call float @llvm.nvvm.sqrt.rn.f(float %126) #3, !dbg !45
  br label %__nv_sqrtf.exit26, !dbg !45

166:                                              ; preds = %163
  %167 = tail call float @llvm.nvvm.sqrt.approx.f(float %126) #3, !dbg !45
  br label %__nv_sqrtf.exit26, !dbg !45

__nv_sqrtf.exit26:                                ; preds = %159, %161, %164, %166
  %.0.i24 = phi float [ %160, %159 ], [ %162, %161 ], [ %165, %164 ], [ %167, %166 ], !dbg !45
  %168 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !45
  %.not.i27 = icmp eq i32 %168, 0, !dbg !45
  %169 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !45
  %.not1.i30 = icmp eq i32 %169, 0, !dbg !45
  br i1 %.not.i27, label %175, label %170, !dbg !45

170:                                              ; preds = %__nv_sqrtf.exit26
  br i1 %.not1.i30, label %173, label %171, !dbg !45

171:                                              ; preds = %170
  %172 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %127) #3, !dbg !45
  br label %__nv_sqrtf.exit31, !dbg !45

173:                                              ; preds = %170
  %174 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %127) #3, !dbg !45
  br label %__nv_sqrtf.exit31, !dbg !45

175:                                              ; preds = %__nv_sqrtf.exit26
  br i1 %.not1.i30, label %178, label %176, !dbg !45

176:                                              ; preds = %175
  %177 = tail call float @llvm.nvvm.sqrt.rn.f(float %127) #3, !dbg !45
  br label %__nv_sqrtf.exit31, !dbg !45

178:                                              ; preds = %175
  %179 = tail call float @llvm.nvvm.sqrt.approx.f(float %127) #3, !dbg !45
  br label %__nv_sqrtf.exit31, !dbg !45

__nv_sqrtf.exit31:                                ; preds = %171, %173, %176, %178
  %.0.i29 = phi float [ %172, %171 ], [ %174, %173 ], [ %177, %176 ], [ %179, %178 ], !dbg !45
  %180 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !45
  %.not.i32 = icmp eq i32 %180, 0, !dbg !45
  %181 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !45
  %.not1.i35 = icmp eq i32 %181, 0, !dbg !45
  br i1 %.not.i32, label %187, label %182, !dbg !45

182:                                              ; preds = %__nv_sqrtf.exit31
  br i1 %.not1.i35, label %185, label %183, !dbg !45

183:                                              ; preds = %182
  %184 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %128) #3, !dbg !45
  br label %__nv_sqrtf.exit36, !dbg !45

185:                                              ; preds = %182
  %186 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %128) #3, !dbg !45
  br label %__nv_sqrtf.exit36, !dbg !45

187:                                              ; preds = %__nv_sqrtf.exit31
  br i1 %.not1.i35, label %190, label %188, !dbg !45

188:                                              ; preds = %187
  %189 = tail call float @llvm.nvvm.sqrt.rn.f(float %128) #3, !dbg !45
  br label %__nv_sqrtf.exit36, !dbg !45

190:                                              ; preds = %187
  %191 = tail call float @llvm.nvvm.sqrt.approx.f(float %128) #3, !dbg !45
  br label %__nv_sqrtf.exit36, !dbg !45

__nv_sqrtf.exit36:                                ; preds = %183, %185, %188, %190
  %.0.i34 = phi float [ %184, %183 ], [ %186, %185 ], [ %189, %188 ], [ %191, %190 ], !dbg !45
  %192 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !45
  %.not.i37 = icmp eq i32 %192, 0, !dbg !45
  %193 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !45
  %.not1.i40 = icmp eq i32 %193, 0, !dbg !45
  br i1 %.not.i37, label %199, label %194, !dbg !45

194:                                              ; preds = %__nv_sqrtf.exit36
  br i1 %.not1.i40, label %197, label %195, !dbg !45

195:                                              ; preds = %194
  %196 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %129) #3, !dbg !45
  br label %__nv_sqrtf.exit41, !dbg !45

197:                                              ; preds = %194
  %198 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %129) #3, !dbg !45
  br label %__nv_sqrtf.exit41, !dbg !45

199:                                              ; preds = %__nv_sqrtf.exit36
  br i1 %.not1.i40, label %202, label %200, !dbg !45

200:                                              ; preds = %199
  %201 = tail call float @llvm.nvvm.sqrt.rn.f(float %129) #3, !dbg !45
  br label %__nv_sqrtf.exit41, !dbg !45

202:                                              ; preds = %199
  %203 = tail call float @llvm.nvvm.sqrt.approx.f(float %129) #3, !dbg !45
  br label %__nv_sqrtf.exit41, !dbg !45

__nv_sqrtf.exit41:                                ; preds = %195, %197, %200, %202
  %.0.i39 = phi float [ %196, %195 ], [ %198, %197 ], [ %201, %200 ], [ %203, %202 ], !dbg !45
  %204 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !45
  %.not.i42 = icmp eq i32 %204, 0, !dbg !45
  %205 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !45
  %.not1.i45 = icmp eq i32 %205, 0, !dbg !45
  br i1 %.not.i42, label %211, label %206, !dbg !45

206:                                              ; preds = %__nv_sqrtf.exit41
  br i1 %.not1.i45, label %209, label %207, !dbg !45

207:                                              ; preds = %206
  %208 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %130) #3, !dbg !45
  br label %__nv_sqrtf.exit46, !dbg !45

209:                                              ; preds = %206
  %210 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %130) #3, !dbg !45
  br label %__nv_sqrtf.exit46, !dbg !45

211:                                              ; preds = %__nv_sqrtf.exit41
  br i1 %.not1.i45, label %214, label %212, !dbg !45

212:                                              ; preds = %211
  %213 = tail call float @llvm.nvvm.sqrt.rn.f(float %130) #3, !dbg !45
  br label %__nv_sqrtf.exit46, !dbg !45

214:                                              ; preds = %211
  %215 = tail call float @llvm.nvvm.sqrt.approx.f(float %130) #3, !dbg !45
  br label %__nv_sqrtf.exit46, !dbg !45

__nv_sqrtf.exit46:                                ; preds = %207, %209, %212, %214
  %.0.i44 = phi float [ %208, %207 ], [ %210, %209 ], [ %213, %212 ], [ %215, %214 ], !dbg !45
  %216 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !45
  %.not.i47 = icmp eq i32 %216, 0, !dbg !45
  %217 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !45
  %.not1.i50 = icmp eq i32 %217, 0, !dbg !45
  br i1 %.not.i47, label %223, label %218, !dbg !45

218:                                              ; preds = %__nv_sqrtf.exit46
  br i1 %.not1.i50, label %221, label %219, !dbg !45

219:                                              ; preds = %218
  %220 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %131) #3, !dbg !45
  br label %__nv_sqrtf.exit51, !dbg !45

221:                                              ; preds = %218
  %222 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %131) #3, !dbg !45
  br label %__nv_sqrtf.exit51, !dbg !45

223:                                              ; preds = %__nv_sqrtf.exit46
  br i1 %.not1.i50, label %226, label %224, !dbg !45

224:                                              ; preds = %223
  %225 = tail call float @llvm.nvvm.sqrt.rn.f(float %131) #3, !dbg !45
  br label %__nv_sqrtf.exit51, !dbg !45

226:                                              ; preds = %223
  %227 = tail call float @llvm.nvvm.sqrt.approx.f(float %131) #3, !dbg !45
  br label %__nv_sqrtf.exit51, !dbg !45

__nv_sqrtf.exit51:                                ; preds = %219, %221, %224, %226
  %.0.i49 = phi float [ %220, %219 ], [ %222, %221 ], [ %225, %224 ], [ %227, %226 ], !dbg !45
  %228 = shufflevector <2 x i1> %93, <2 x i1> poison, <8 x i32> <i32 0, i32 0, i32 0, i32 0, i32 1, i32 1, i32 1, i32 1>, !dbg !33
  %229 = shufflevector <2 x i1> %87, <2 x i1> poison, <8 x i32> <i32 0, i32 0, i32 0, i32 0, i32 1, i32 1, i32 1, i32 1>, !dbg !31
  %230 = extractvalue { i32, i32, i32, i32 } %91, 3, !dbg !32
  %231 = extractvalue { i32, i32, i32, i32 } %111, 3, !dbg !39
  %232 = extractvalue { i32, i32, i32, i32 } %123, 3, !dbg !43
  %233 = insertelement <8 x i32> poison, i32 %48, i64 0, !dbg !24
  %234 = insertelement <8 x i32> %233, i32 %47, i64 1, !dbg !24
  %235 = insertelement <8 x i32> %234, i32 %46, i64 2, !dbg !24
  %236 = insertelement <8 x i32> %235, i32 %45, i64 3, !dbg !24
  %237 = insertelement <8 x i32> %236, i32 %44, i64 4, !dbg !24
  %238 = insertelement <8 x i32> %237, i32 %43, i64 5, !dbg !24
  %239 = insertelement <8 x i32> %238, i32 %42, i64 6, !dbg !24
  %240 = insertelement <8 x i32> %239, i32 %41, i64 7, !dbg !24
  %241 = bitcast <8 x i32> %240 to <8 x float>, !dbg !24
  %242 = extractvalue { i32, i32, i32, i32 } %91, 2, !dbg !32
  %243 = extractvalue { i32, i32, i32, i32 } %111, 2, !dbg !39
  %244 = extractvalue { i32, i32, i32, i32 } %123, 2, !dbg !43
  %245 = extractvalue { i32, i32, i32, i32 } %91, 1, !dbg !32
  %246 = extractvalue { i32, i32, i32, i32 } %111, 1, !dbg !39
  %247 = extractvalue { i32, i32, i32, i32 } %123, 1, !dbg !43
  %248 = extractvalue { i32, i32, i32, i32 } %91, 0, !dbg !32
  %249 = extractvalue { i32, i32, i32, i32 } %111, 0, !dbg !39
  %250 = extractvalue { i32, i32, i32, i32 } %123, 0, !dbg !43
  %251 = extractvalue { i32, i32, i32, i32 } %89, 3, !dbg !32
  %252 = extractvalue { i32, i32, i32, i32 } %109, 3, !dbg !39
  %253 = extractvalue { i32, i32, i32, i32 } %122, 3, !dbg !43
  %254 = extractvalue { i32, i32, i32, i32 } %89, 2, !dbg !32
  %255 = extractvalue { i32, i32, i32, i32 } %109, 2, !dbg !39
  %256 = extractvalue { i32, i32, i32, i32 } %122, 2, !dbg !43
  %257 = extractvalue { i32, i32, i32, i32 } %89, 1, !dbg !32
  %258 = extractvalue { i32, i32, i32, i32 } %109, 1, !dbg !39
  %259 = extractvalue { i32, i32, i32, i32 } %122, 1, !dbg !43
  %260 = extractvalue { i32, i32, i32, i32 } %89, 0, !dbg !32
  %261 = extractvalue { i32, i32, i32, i32 } %109, 0, !dbg !39
  %262 = extractvalue { i32, i32, i32, i32 } %122, 0, !dbg !43
  %263 = insertelement <8 x i32> poison, i32 %86, i64 0, !dbg !30
  %264 = insertelement <8 x i32> %263, i32 %85, i64 1, !dbg !30
  %265 = insertelement <8 x i32> %264, i32 %84, i64 2, !dbg !30
  %266 = insertelement <8 x i32> %265, i32 %83, i64 3, !dbg !30
  %267 = insertelement <8 x i32> %266, i32 %82, i64 4, !dbg !30
  %268 = insertelement <8 x i32> %267, i32 %81, i64 5, !dbg !30
  %269 = insertelement <8 x i32> %268, i32 %80, i64 6, !dbg !30
  %270 = insertelement <8 x i32> %269, i32 %79, i64 7, !dbg !30
  %271 = bitcast <8 x i32> %270 to <8 x float>, !dbg !30
  %272 = insertelement <8 x i32> poison, i32 %76, i64 0, !dbg !28
  %273 = insertelement <8 x i32> %272, i32 %75, i64 1, !dbg !28
  %274 = insertelement <8 x i32> %273, i32 %74, i64 2, !dbg !28
  %275 = insertelement <8 x i32> %274, i32 %73, i64 3, !dbg !28
  %276 = insertelement <8 x i32> %275, i32 %72, i64 4, !dbg !28
  %277 = insertelement <8 x i32> %276, i32 %71, i64 5, !dbg !28
  %278 = insertelement <8 x i32> %277, i32 %70, i64 6, !dbg !28
  %279 = insertelement <8 x i32> %278, i32 %69, i64 7, !dbg !28
  %280 = bitcast <8 x i32> %279 to <8 x float>, !dbg !28
  %281 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !46
  %282 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i19) #3, !dbg !46
  %283 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i24) #3, !dbg !46
  %284 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i29) #3, !dbg !46
  %285 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i34) #3, !dbg !46
  %286 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i39) #3, !dbg !46
  %287 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i44) #3, !dbg !46
  %288 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i49) #3, !dbg !46
  %289 = insertelement <8 x i32> poison, i32 %231, i64 0, !dbg !47
  %290 = insertelement <8 x i32> %289, i32 %243, i64 1, !dbg !47
  %291 = insertelement <8 x i32> %290, i32 %246, i64 2, !dbg !47
  %292 = insertelement <8 x i32> %291, i32 %249, i64 3, !dbg !47
  %293 = insertelement <8 x i32> %292, i32 %252, i64 4, !dbg !47
  %294 = insertelement <8 x i32> %293, i32 %255, i64 5, !dbg !47
  %295 = insertelement <8 x i32> %294, i32 %258, i64 6, !dbg !47
  %296 = insertelement <8 x i32> %295, i32 %261, i64 7, !dbg !47
  %297 = insertelement <8 x i32> poison, i32 %232, i64 0, !dbg !47
  %298 = insertelement <8 x i32> %297, i32 %244, i64 1, !dbg !47
  %299 = insertelement <8 x i32> %298, i32 %247, i64 2, !dbg !47
  %300 = insertelement <8 x i32> %299, i32 %250, i64 3, !dbg !47
  %301 = insertelement <8 x i32> %300, i32 %253, i64 4, !dbg !47
  %302 = insertelement <8 x i32> %301, i32 %256, i64 5, !dbg !47
  %303 = insertelement <8 x i32> %302, i32 %259, i64 6, !dbg !47
  %304 = insertelement <8 x i32> %303, i32 %262, i64 7, !dbg !47
  %305 = select <8 x i1> %228, <8 x i32> %296, <8 x i32> %304, !dbg !47
  %306 = insertelement <8 x i32> poison, i32 %230, i64 0, !dbg !48
  %307 = insertelement <8 x i32> %306, i32 %242, i64 1, !dbg !48
  %308 = insertelement <8 x i32> %307, i32 %245, i64 2, !dbg !48
  %309 = insertelement <8 x i32> %308, i32 %248, i64 3, !dbg !48
  %310 = insertelement <8 x i32> %309, i32 %251, i64 4, !dbg !48
  %311 = insertelement <8 x i32> %310, i32 %254, i64 5, !dbg !48
  %312 = insertelement <8 x i32> %311, i32 %257, i64 6, !dbg !48
  %313 = insertelement <8 x i32> %312, i32 %260, i64 7, !dbg !48
  %314 = select <8 x i1> %229, <8 x i32> %313, <8 x i32> %305, !dbg !48
  %315 = bitcast <8 x i32> %314 to <8 x float>, !dbg !48
  %316 = fsub <8 x float> %315, %241, !dbg !49
  %317 = insertelement <8 x float> poison, float %288, i64 0, !dbg !50
  %318 = insertelement <8 x float> %317, float %287, i64 1, !dbg !50
  %319 = insertelement <8 x float> %318, float %286, i64 2, !dbg !50
  %320 = insertelement <8 x float> %319, float %285, i64 3, !dbg !50
  %321 = insertelement <8 x float> %320, float %284, i64 4, !dbg !50
  %322 = insertelement <8 x float> %321, float %283, i64 5, !dbg !50
  %323 = insertelement <8 x float> %322, float %282, i64 6, !dbg !50
  %324 = insertelement <8 x float> %323, float %281, i64 7, !dbg !50
  %325 = fmul <8 x float> %316, %324, !dbg !50
  %326 = fmul <8 x float> %325, %280, !dbg !51
  %327 = fadd <8 x float> %326, %271, !dbg !52
  %328 = fcmp olt <8 x float> %327, zeroinitializer, !dbg !53
  %329 = extractelement <8 x i1> %328, i64 7, !dbg !57
  %330 = extractelement <8 x i1> %328, i64 6, !dbg !57
  %331 = extractelement <8 x i1> %328, i64 5, !dbg !57
  %332 = extractelement <8 x i1> %328, i64 4, !dbg !57
  %333 = extractelement <8 x i1> %328, i64 3, !dbg !57
  %334 = extractelement <8 x i1> %328, i64 2, !dbg !57
  %335 = extractelement <8 x i1> %328, i64 1, !dbg !57
  %336 = extractelement <8 x i1> %328, i64 0, !dbg !57
  %337 = sext i32 %16 to i64, !dbg !58
  %338 = getelementptr float, ptr addrspace(1) %7, i64 %337, !dbg !58
  %339 = sext i32 %17 to i64, !dbg !58
  %340 = getelementptr float, ptr addrspace(1) %7, i64 %339, !dbg !58
  %341 = extractelement <8 x i32> %314, i64 4, !dbg !59
  %342 = extractelement <8 x i32> %314, i64 5, !dbg !59
  %343 = extractelement <8 x i32> %314, i64 6, !dbg !59
  %344 = extractelement <8 x i32> %314, i64 7, !dbg !59
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %344, i32 %343, i32 %342, i32 %341, ptr addrspace(1) %338, i1 true) #3, !dbg !59
  %345 = extractelement <8 x i32> %314, i64 0, !dbg !59
  %346 = extractelement <8 x i32> %314, i64 1, !dbg !59
  %347 = extractelement <8 x i32> %314, i64 2, !dbg !59
  %348 = extractelement <8 x i32> %314, i64 3, !dbg !59
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %348, i32 %347, i32 %346, i32 %345, ptr addrspace(1) %340, i1 true) #3, !dbg !59
  %349 = getelementptr float, ptr addrspace(1) %8, i64 %337, !dbg !60
  %350 = getelementptr float, ptr addrspace(1) %8, i64 %339, !dbg !60
  %bc = bitcast <8 x float> %327 to <8 x i32>, !dbg !61
  %351 = extractelement <8 x i32> %bc, i64 7, !dbg !61
  %352 = select i1 %329, i32 0, i32 %351, !dbg !57
  %bc52 = bitcast <8 x float> %327 to <8 x i32>, !dbg !61
  %353 = extractelement <8 x i32> %bc52, i64 6, !dbg !61
  %354 = select i1 %330, i32 0, i32 %353, !dbg !57
  %bc53 = bitcast <8 x float> %327 to <8 x i32>, !dbg !61
  %355 = extractelement <8 x i32> %bc53, i64 5, !dbg !61
  %356 = select i1 %331, i32 0, i32 %355, !dbg !57
  %bc54 = bitcast <8 x float> %327 to <8 x i32>, !dbg !61
  %357 = extractelement <8 x i32> %bc54, i64 4, !dbg !61
  %358 = select i1 %332, i32 0, i32 %357, !dbg !57
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %352, i32 %354, i32 %356, i32 %358, ptr addrspace(1) %349, i1 true) #3, !dbg !61
  %bc55 = bitcast <8 x float> %327 to <8 x i32>, !dbg !61
  %359 = extractelement <8 x i32> %bc55, i64 3, !dbg !61
  %360 = select i1 %333, i32 0, i32 %359, !dbg !57
  %bc56 = bitcast <8 x float> %327 to <8 x i32>, !dbg !61
  %361 = extractelement <8 x i32> %bc56, i64 2, !dbg !61
  %362 = select i1 %334, i32 0, i32 %361, !dbg !57
  %bc57 = bitcast <8 x float> %327 to <8 x i32>, !dbg !61
  %363 = extractelement <8 x i32> %bc57, i64 1, !dbg !61
  %364 = select i1 %335, i32 0, i32 %363, !dbg !57
  %bc58 = bitcast <8 x float> %327 to <8 x i32>, !dbg !61
  %365 = extractelement <8 x i32> %bc58, i64 0, !dbg !61
  %366 = select i1 %336, i32 0, i32 %365, !dbg !57
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %360, i32 %362, i32 %364, i32 %366, ptr addrspace(1) %350, i1 true) #3, !dbg !61
  ret void, !dbg !62
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c5yxnvwvtasu55bnxoti7m3cpf6gxdlgyjsowhzu4d2x4izf4jw5.py", directory: "inductor_cache/5y")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_5, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_5, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_5", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_5", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 26, column: 19, scope: !7)
!16 = !DILocation(line: 37, column: 35, scope: !7)
!17 = !DILocation(line: 37, column: 52, scope: !7)
!18 = !DILocation(line: 37, column: 46, scope: !7)
!19 = !DILocation(line: 37, column: 30, scope: !7)
!20 = !DILocation(line: 24, column: 21, scope: !7)
!21 = !DILocation(line: 24, column: 28, scope: !7)
!22 = !DILocation(line: 43, column: 20, scope: !7)
!23 = !DILocation(line: 28, column: 31, scope: !7)
!24 = !DILocation(line: 28, column: 36, scope: !7)
!25 = !DILocation(line: 29, column: 31, scope: !7)
!26 = !DILocation(line: 29, column: 36, scope: !7)
!27 = !DILocation(line: 30, column: 31, scope: !7)
!28 = !DILocation(line: 30, column: 36, scope: !7)
!29 = !DILocation(line: 31, column: 31, scope: !7)
!30 = !DILocation(line: 31, column: 36, scope: !7)
!31 = !DILocation(line: 36, column: 18, scope: !7)
!32 = !DILocation(line: 37, column: 57, scope: !7)
!33 = !DILocation(line: 41, column: 18, scope: !7)
!34 = !DILocation(line: 42, column: 41, scope: !7)
!35 = !DILocation(line: 42, column: 60, scope: !7)
!36 = !DILocation(line: 42, column: 36, scope: !7)
!37 = !DILocation(line: 42, column: 55, scope: !7)
!38 = !DILocation(line: 42, column: 31, scope: !7)
!39 = !DILocation(line: 42, column: 65, scope: !7)
!40 = !DILocation(line: 46, column: 36, scope: !7)
!41 = !DILocation(line: 46, column: 55, scope: !7)
!42 = !DILocation(line: 46, column: 31, scope: !7)
!43 = !DILocation(line: 46, column: 65, scope: !7)
!44 = !DILocation(line: 51, column: 20, scope: !7)
!45 = !DILocation(line: 52, column: 27, scope: !7)
!46 = !DILocation(line: 54, column: 20, scope: !7)
!47 = !DILocation(line: 47, column: 34, scope: !7)
!48 = !DILocation(line: 48, column: 33, scope: !7)
!49 = !DILocation(line: 49, column: 20, scope: !7)
!50 = !DILocation(line: 57, column: 20, scope: !7)
!51 = !DILocation(line: 58, column: 20, scope: !7)
!52 = !DILocation(line: 59, column: 20, scope: !7)
!53 = !DILocation(line: 118, column: 15, scope: !54, inlinedAt: !56)
!54 = distinct !DILexicalBlockFile(scope: !7, file: !55, discriminator: 0)
!55 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!56 = !DILocation(line: 61, column: 42, scope: !7)
!57 = !DILocation(line: 121, column: 29, scope: !54, inlinedAt: !56)
!58 = !DILocation(line: 62, column: 25, scope: !7)
!59 = !DILocation(line: 62, column: 37, scope: !7)
!60 = !DILocation(line: 63, column: 25, scope: !7)
!61 = !DILocation(line: 63, column: 37, scope: !7)
!62 = !DILocation(line: 63, column: 4, scope: !7)
