module down_counter
  (
    input clk,
    output reg [3:0] q
  );
  initial q=4'b1111;
  always@(posedge clk)
    begin
      q<=q-1;
    end
endmodule
