xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../Program/xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../e203_fpga_proj.srcs/sources_1/ip/ila_64_1024/hdl/verilog"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../Program/xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../e203_fpga_proj.srcs/sources_1/ip/ila_64_1024/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Program/xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../e203_fpga_proj.srcs/sources_1/ip/ila_64_1024/hdl/verilog"
ila_64_1024.v,verilog,xil_defaultlib,../../../../e203_fpga_proj.srcs/sources_1/ip/ila_64_1024/sim/ila_64_1024.v,incdir="../../../../e203_fpga_proj.srcs/sources_1/ip/ila_64_1024/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
