
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	
Date:		Thu Nov 20 16:45:30 2025
Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[16:45:30.438681] Configured Lic search path (21.01-s002): 5280@192.100.9.133

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
Sourcing startup file ./.encrc
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> getVersion
Sourcing startup file /home/shadab/.cadence/innovus/gui.color.tcl
<CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
<CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
<CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
<CMD> setLayerPreference bumpFeed -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stippleData 16 16 {0x11 0x11 0x22 0x22 0x44 0x44 0xf8 0xbe 0x19 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x79 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x19 0x19 0x22 0x22 0x44 0x44 0x88 0x88}
<CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
<CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
<CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
<CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
<CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
<CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
<CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
<CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
<CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
<CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
<CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
<CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
<CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
<CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
<CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
<CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
<CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
<CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
<CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
<CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
<CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
<CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
<CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
<CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
<CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
<CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
<CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
<CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference aggress -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 1 -color #d26c6c -stipple solid
<CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 1 -color green
<CMD> setLayerPreference eol -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference congChan -isVisible 0 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
<CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
<CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference gcell -isVisible 0 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
<CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference lineEndHighGrid -isVisible 0 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference lineEndLowGrid -isVisible 0 -isSelectable 1 -color cyan -stipple none
<CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 1 -color purple -stipple brick
<CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 1 -color #58d0ca -stipple none
<CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 1 -color green -stipple solid
<CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 1 -color blue -stipple solid
<CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 1
<CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference pinText -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference portNum -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 1
<CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
<CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 1 -color yellow -stipple solid
<CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 1 -color green -stipple solid
<CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 1 -color yellow -stipple solid
<CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 1
<CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 1 -stipple none
<CMD> setLayerPreference shield -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {#ffffff #fff3f3 #ffe7e7 #ffdbdb #ffcfcf #ffc3c3 #ffb8b8 #ffacac #ffa0a0 #ff9494 #ff8888 #ff7d7d #ff7171 #ff6565 #ff5959 #ff4d4d #ff4242 #ff3636 #ff2a2a #ff1e1e #ff1212 #ff0606 #ff0500 #ff1100 #ff1e00 #ff2a00 #ff3700 #ff4300 #ff5000 #ff5c00 #ff6900 #ff7600 #ff8200 #ff8f00 #ff9b00 #ffa800 #ffb400 #ffc100 #ffcd00 #ffda00 #ffe700 #fff300 #fdfe00 #f2f800 #e6f200 #daec00 #cee600 #c2e000 #b7db00 #abd500 #9fcf00 #93c900 #87c300 #7cbd00 #70b700 #64b100 #58ab00 #4ca500 #409f00 #359a00 #299400 #1d8e00 #118800 #058200 #008205 #008811 #008e1d #009429 #009a35 #009f40 #00a54c #00ab58 #00b164 #00b770 #00bd7c #00c387 #00c993 #00cf9f #00d5ab #00dbb7 #00e0c2 #00e6ce #00ecda #00f2e6 #00f8f2 #00fefd #00f3ff #00e7ff #00daff #00cdff #00c1ff #00b4ff #00a8ff #009bff #008fff #0082ff #0076ff #0069ff #005cff #0050ff #0043ff #0037ff #002aff #001eff #0011ff #0005ff #0000fa #0000f3 #0000ec #0000e5 #0000de #0000d7 #0000d0 #0000c9 #0000c2 #0000bb #0000b3 #0000ac #0000a5 #00009e #000097 #000090 #000089 #000082 #00007b #000074 #00006d} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
<CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference trim -isVisible 1 -isSelectable 1 -color white -stipple none
<CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
<CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
<CMD> setLayerPreference dpt -isVisible 1 -isSelectable 1 -color {gray red green yellow} -stipple none
<CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
<CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
<CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
<CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
<CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference text -isVisible 1 -isSelectable 1 -color {white black} -stipple none
<CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
<CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
<CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
<CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
<CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
<CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
<CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
<CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
<CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
<CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
<CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M0LineEnd -isVisible 1 -isSelectable 1 -color sandybrown -stipple none
<CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
<CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
<CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
<CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
<CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
<CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M1LineEnd -isVisible 1 -isSelectable 1 -color blue -stipple none
<CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
<CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
<CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
<CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
<CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
<CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
<CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
<CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
<CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
<CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M2LineEnd -isVisible 1 -isSelectable 1 -color red -stipple none
<CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
<CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
<CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
<CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
<CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M3LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
<CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
<CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
<CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
<CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
<CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M4LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
<CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
<CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
<CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
<CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M5LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
<CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
<CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
<CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
<CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M6LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
<CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
<CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
<CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
<CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M7LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
<CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
<CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
<CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
<CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
<CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
<CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M8LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
<CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
<CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
<CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
<CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
<CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
<CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
<CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
<CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
<CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M9LineEnd -isVisible 1 -isSelectable 1 -color saddlebrown -stipple none
<CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
<CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
<CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
<CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
<CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
<CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
<CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
<CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
<CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M10LineEnd -isVisible 1 -isSelectable 1 -color yellow -stipple none
<CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
<CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
<CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
<CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
<CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
<CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
<CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
<CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
<CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M11LineEnd -isVisible 1 -isSelectable 1 -color green -stipple none
<CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
<CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
<CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
<CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
<CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
<CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
<CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
<CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M12LineEnd -isVisible 1 -isSelectable 1 -color magenta -stipple none
<CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
<CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
<CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
<CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
<CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
<CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
<CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
<CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
<CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M13LineEnd -isVisible 1 -isSelectable 1 -color pink -stipple none
<CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
<CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
<CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
<CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
<CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
<CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
<CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
<CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
<CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M14LineEnd -isVisible 1 -isSelectable 1 -color cyan -stipple none
<CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
<CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
<CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
<CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
<CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
<CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
<CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
<CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
<CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M15LineEnd -isVisible 1 -isSelectable 1 -color purple -stipple none
<CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
<CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
<CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
<CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
<CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
<CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
<CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
<CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
<CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M16LineEnd -isVisible 1 -isSelectable 1 -color olive -stipple none
<CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
<CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
<CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
<CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
<CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
<CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
<CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
<CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
<CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M17LineEnd -isVisible 1 -isSelectable 1 -color chocolate -stipple none
<CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
<CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
<CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
<CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
<CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
<CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
<CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
<CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
<CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M18LineEnd -isVisible 1 -isSelectable 1 -color deepskyblue -stipple none
<CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
<CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
<CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
<CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
<CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
<CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
<CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
<CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
<CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M19LineEnd -isVisible 1 -isSelectable 1 -color maroon -stipple none
<CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
<CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
<CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
<CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
<CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
<CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
<CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
<CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
<CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M20LineEnd -isVisible 1 -isSelectable 1 -color salmon -stipple none
<CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
<CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
<CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
<CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
<CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
<CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
<CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
<CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
<CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M21LineEnd -isVisible 1 -isSelectable 1 -color violet -stipple none
<CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
<CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
<CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
<CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
<CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
<CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
<CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
<CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
<CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M22LineEnd -isVisible 1 -isSelectable 1 -color royalblue -stipple none
<CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
<CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
<CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
<CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
<CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
<CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
<CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
<CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
<CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M23LineEnd -isVisible 1 -isSelectable 1 -color darkgreen -stipple none
<CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
<CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
<CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
<CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
<CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
<CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
<CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
<CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
<CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M24LineEnd -isVisible 1 -isSelectable 1 -color tomato -stipple none
<CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
<CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
<CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
<CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
<CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
<CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
<CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
<CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
<CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M25LineEnd -isVisible 1 -isSelectable 1 -color chartreuse -stipple none
<CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
<CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
<CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
<CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
<CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
<CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
<CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
<CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
<CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M26LineEnd -isVisible 1 -isSelectable 1 -color wheat -stipple none
<CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
<CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
<CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
<CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
<CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
<CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
<CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
<CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
<CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M27LineEnd -isVisible 1 -isSelectable 1 -color darkred -stipple none
<CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
<CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
<CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
<CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
<CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
<CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
<CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
<CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M28LineEnd -isVisible 1 -isSelectable 1 -color plum -stipple none
<CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
<CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
<CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
<CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
<CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
<CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
<CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
<CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
<CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M29LineEnd -isVisible 1 -isSelectable 1 -color teal -stipple none
<CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
<CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
<CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
<CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
<CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
<CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
<CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
<CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
<CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M30LineEnd -isVisible 1 -isSelectable 1 -color lime -stipple none
<CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
<CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
<CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
<CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
<CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
<CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
<CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
<CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
<CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference M31LineEnd -isVisible 1 -isSelectable 1 -color navy -stipple none
<CMD> setLayerPreference MB6Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple backslash
<CMD> setLayerPreference MB6Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB6Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference MB6Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference MB6Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
<CMD> setLayerPreference MB6ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
<CMD> setLayerPreference MB6RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
<CMD> setLayerPreference MB6ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
<CMD> setLayerPreference MB6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB6Text -isVisible 1 -isSelectable 0 -color #00d0d0
<CMD> setLayerPreference MB6Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB6EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB6ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB6LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
<CMD> setLayerPreference MB5Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple slash
<CMD> setLayerPreference MB5Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB5Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference MB5Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference MB5Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
<CMD> setLayerPreference MB5ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
<CMD> setLayerPreference MB5RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
<CMD> setLayerPreference MB5ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_2
<CMD> setLayerPreference MB5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB5Text -isVisible 1 -isSelectable 0 -color #d000d0
<CMD> setLayerPreference MB5Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB5EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB5ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB5LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
<CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
<CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference MB4Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
<CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
<CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
<CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
<CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
<CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB4LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
<CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
<CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference MB3Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
<CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
<CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
<CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
<CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
<CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB3LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
<CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
<CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
<CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference MB2Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
<CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
<CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
<CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
<CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
<CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB2LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
<CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
<CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
<CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference MB1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
<CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
<CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
<CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
<CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
<CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
<CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
<CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
<CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
<CMD> setLayerPreference MB1LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
<CMD> setLayerPreference S65 -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
<CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 22.20 fill procedures
<CMD> win
<CMD> set defHierChar /
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set locv_inter_clock_use_worst_derate false
<CMD> set init_io_file dtmf.io
<CMD> set init_oa_search_lib {}
<CMD> set init_verilog {../verilog/dtmf_chip_ak.v ../verilog/stubs.v}
<CMD> set init_pwr_net VDD
<CMD> set init_mmmc_file ./dtmf.view
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set init_lef_file ../lef/all.lef
<CMD> set init_top_cell DTMF_CHIP
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net VSS
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_case_analysis_for_icg_propagation false
<CMD> init_design
#% Begin Load MMMC data ... (date=11/20 16:46:47, mem=761.3M)
#% End Load MMMC data ... (date=11/20 16:46:48, total cpu=0:00:00.0, real=0:00:01.0, peak res=761.8M, current mem=761.8M)
dtmf_rc_corner

Loading LEF file ../lef/all.lef ...
Set DBUPerIGU to M2 pitch 1320.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from ./dtmf.view
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/pllclk_slow.lib' ...
Read 1 cells in library 'pllclk' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_slow_syn.lib' ...
Read 1 cells in library 'ram_128x16A' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_slow_syn.lib' ...
Read 1 cells in library 'ram_256x16A' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
Read 1 cells in library 'rom_512x16A' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/slow.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/slow.lib)
Read 462 cells in library 'tsmc18' 
Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib' ...
**WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 735)
**WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 741)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
Read 4 cells in library 'tpz973g' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/pllclk_fast.lib' ...
Read 1 cells in library 'pllclk' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_fast_syn.lib' ...
Read 1 cells in library 'ram_128x16A' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
Read 1 cells in library 'rom_512x16A' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_fast_syn.lib' ...
Read 1 cells in library 'ram_256x16A' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/fast.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/fast.lib)
Read 470 cells in library 'tsmc18' 
Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib' ...
**WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 735)
**WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 741)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
Read 4 cells in library 'tpz973g' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=14.9M, fe_cpu=0.31min, fe_real=1.32min, fe_mem=1132.4M) ***
#% Begin Load netlist data ... (date=11/20 16:46:49, mem=781.7M)
*** Begin netlist parsing (mem=1132.4M) ***
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 478 new cells from 12 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../verilog/dtmf_chip_ak.v'
Reading verilog netlist '../verilog/stubs.v'

*** Memory Usage v#1 (Current mem = 1132.375M, initial mem = 476.027M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=1132.4M) ***
#% End Load netlist data ... (date=11/20 16:46:50, total cpu=0:00:00.1, real=0:00:01.0, peak res=794.4M, current mem=794.4M)
Set top cell to DTMF_CHIP.
Hooked 948 DB cells to tlib cells.
** Removed 8 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell DTMF_CHIP ...
*** Netlist is unique.
** info: there are 985 modules.
** info: there are 5906 stdCell insts.
** info: there are 71 Pad insts.
** info: there are 4 macros.

*** Memory Usage v#1 (Current mem = 1191.801M, initial mem = 476.027M) ***
Reading IO assignment file "dtmf.io" ...
Adjusting Core to Left to: 0.6200. Core to Bottom to: 0.2000.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../captable/t018s6mlv.capTbl ...
Cap table was created using Encounter 10.10-s002_1.
Process name: t018s6mm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: dtmf_view_setup
    RC-Corner Name        : dtmf_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/t018s6mlv.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../QRC/t018s6mm.tch'
 
 Analysis View: dtmf_view_hold
    RC-Corner Name        : dtmf_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/t018s6mlv.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../QRC/t018s6mm.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'dtmf.sdc' ...
Current (total cpu=0:00:19.1, real=0:01:23, peak res=1081.2M, current mem=1081.2M)
DTMF_CHIP
Number of path exceptions in the constraint file = 9
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1201.6M, current mem=1201.6M)
Current (total cpu=0:00:19.3, real=0:01:23, peak res=1201.6M, current mem=1201.6M)
Total number of combinational cells: 266
Total number of sequential cells: 178
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 18
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPSYC-2):	Timing information is not defined for cell PDB04DGZ; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PCORNERDG; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-2             2  Timing information is not defined for ce...
WARNING   IMPVL-159          932  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TECHLIB-302          6  No function defined for cell '%s'. The c...
WARNING   TECHLIB-1177         4  'index_%d' defined in '%s' group should ...
WARNING   TECHLIB-9108        16   '%s' not specified in the library, usin...
*** Message Summary: 1017 warning(s), 0 error(s)

<CMD> loadFPlan dtmf.fp
Reading floorplan file - dtmf.fp (mem = 1705.8M).
#% Begin Load floorplan data ... (date=11/20 16:47:18, mem=1245.7M)
*info: reset 6467 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 3023920 3024240)
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
 ... processed partition successfully.
There are 71 io inst loaded
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#% End Load floorplan data ... (date=11/20 16:47:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.7M, current mem=1246.7M)
<CMD> setDrawView fplan
<CMD> fit
<CMD> getPlaceMode
-place_design_floorplan_mode false         # bool, default=false
-place_design_refine_macro false           # bool, default=false
-place_design_refine_place true            # bool, default=true
-place_detail_activity_power_driven false
                                           # bool, default=false
-place_detail_allow_border_pin_abut false
                                           # bool, default=false
-place_detail_allow_single_height_row_symmetry_x {}
                                           # string, default=""
-place_detail_check_cut_spacing false      # bool, default=false
-place_detail_check_inst_space_group false
                                           # bool, default=false
-place_detail_check_route false            # bool, default=false
-place_detail_color_aware_legal false      # bool, default=false
-place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
-place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
-place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
-place_detail_fixed_shifter false          # bool, default=false
-place_detail_honor_inst_pad false         # bool, default=false
-place_detail_io_pin_blockage false        # bool, default=false
-place_detail_iraware_max_drive_strength 0
                                           # float, default=0, min=0, max=2147483647
-place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
-place_detail_irdrop_aware_timing_effort high
                                           # enums={none standard high}, default=high
-place_detail_irdrop_region_number 100     # uint, default=100
-place_detail_legalization_inst_gap 0      # int, default=0
-place_detail_max_shifter_column_depth 9999
                                           # float, default=9999
-place_detail_max_shifter_depth 9999       # float, default=9999
-place_detail_max_shifter_row_depth 9999
                                           # float, default=9999
-place_detail_no_filler_without_implant false
                                           # bool, default=false
-place_detail_pad_fixed_insts false        # bool, default=false
-place_detail_pad_physical_cells false     # bool, default=false
-place_detail_preroute_as_obs {}           # string, default=""
-place_detail_preserve_routing true        # bool, default=true
-place_detail_remove_affected_routing false
                                           # bool, default=false
-place_detail_sdp_alignment_in_refine false
                                           # bool, default=false
-place_detail_swap_eeq_cells false         # bool, default=false
-place_detail_use_check_drc false          # bool, default=false
-place_detail_use_diffusion_transition_fill false
                                           # bool, default=false
-place_detail_use_GA_filler_groups false
                                           # bool, default=false
-place_detail_use_no_diffusion_one_site_filler false
                                           # bool, default=false
-place_detail_wire_length_opt_effort medium
                                           # enums={none medium high}, default=medium
-place_global_activity_power_driven false
                                           # enums={false true}, default=false
-place_global_activity_power_driven_effort standard
                                           # enums={standard high}, default=standard
-place_global_align_macro false            # bool, default=false
-place_global_allow_3d_stack false         # bool, default=false
-place_global_auto_blockage_in_channel partial
                                           # enums={none soft partial}, default=partial
-place_global_clock_gate_aware true        # bool, default=true
-place_global_clock_power_driven true      # bool, default=true
-place_global_clock_power_driven_effort low
                                           # enums={low standard high}, default=low
-place_global_cong_effort auto             # enums={low medium high extreme auto}, default=auto
-place_global_cpg_effort low               # enums={low medium high}, default=low
-place_global_cpg_file {}                  # string, default=""
-place_global_enable_distributed_place false
                                           # bool, default=false
-place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true
-place_global_ignore_spare false           # bool, default=false
-place_global_max_density -1               # float, default=-1
-place_global_module_aware_spare false     # bool, default=false
-place_global_module_padding {}            # string, default=""
-place_global_place_io_pins false          # bool, default=false
-place_global_reorder_scan true            # bool, default=true
-place_global_sdp_alignment false          # bool, default=false
-place_global_sdp_place false              # enums={false true}, default=false
-place_global_soft_guide_strength low      # enums={low medium high}, default=low
-place_global_timing_effort medium         # enums={medium high}, default=medium
-place_global_uniform_density false        # enums={false true}, default=false
-place_hard_fence true                     # bool, default=true
-place_opt_post_place_tcl {}               # string, default=""
-place_opt_run_global_place full           # enums={none seed full}, default=full
-place_spare_update_timing_graph true      # bool, default=true

<CMD> defIn scan_input.def
Reading DEF file 'scan_input.def', current time is Thu Nov 20 16:48:48 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (3023920 3024240)
DEF file 'scan_input.def' is parsed, current time is Thu Nov 20 16:48:48 2025.
Updating the floorplan ...
<CMD> specifyScanChain

Usage: specifyScanChain [-help] <scanChainName> -start {ftname|instPinName} -stop {ftname|instPinName}

**ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "specifyScanChain".

<CMD> specifyScanChain scan1 -start IOPADS_INST/Pscanin1ip/C -stop IOPADS_INST/Pscanout1op/I
**WARN: (IMPSYC-1704):	Scan group scan1 already exists in cell DTMF_CHIP.
<CMD> specifyScanChain scan2 -start IOPADS_INST/Pscanin2ip/C -stop IOPADS_INST/Pscanout2op/I
**WARN: (IMPSYC-1704):	Scan group scan2 already exists in cell DTMF_CHIP.
<CMD> place_opt_design
**INFO: User settings:
setDesignMode -process            180
setExtractRCMode -coupling_c_th   3
setExtractRCMode -lefTechFileMap  ../QRC/lefdef.layermap
setExtractRCMode -relative_c_th   0.03
setExtractRCMode -total_c_th      5
setDelayCalMode -engine           aae

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:31.9/0:05:28.9 (0.1), mem = 1707.9M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Estimated cell power/ground rail width = 0.945 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:32.0/0:05:29.8 (0.1), mem = 1707.0M
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 355 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 3334 (56.3%) nets
3		: 1090 (18.4%) nets
4     -	14	: 1346 (22.7%) nets
15    -	39	: 141 (2.4%) nets
40    -	79	: 4 (0.1%) nets
80    -	159	: 1 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 2 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
#std cell=5551 (0 fixed + 5551 movable) #buf cell=0 #inv cell=316 #block=4 (0 floating + 4 preplaced)
#ioInst=71 #net=5905 #term=21763 #term/net=3.69, #fixedIo=71, #floatIo=0, #fixedPin=57, #floatPin=0
stdCell: 5551 single + 0 double + 0 multi
Total standard cell length = 25.8324 (mm), area = 0.1302 (mm^2)
Average module density = 0.486.
Density for the design = 0.486.
       = stdcell_area 39140 sites (130195 um^2) / alloc_area 80511 sites (267812 um^2).
Pin Density = 0.1022.
            = total # of pins 21763 / total area 212925.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.356e+05 (7.62e+04 5.94e+04)
              Est.  stn bbox = 1.600e+05 (8.92e+04 7.07e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1723.3M
Iteration  2: Total net bbox = 1.356e+05 (7.62e+04 5.94e+04)
              Est.  stn bbox = 1.600e+05 (8.92e+04 7.07e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1723.3M
*** Finished SKP initialization (cpu=0:00:01.7, real=0:00:04.0)***
Iteration  3: Total net bbox = 1.331e+05 (6.57e+04 6.74e+04)
              Est.  stn bbox = 1.694e+05 (8.41e+04 8.53e+04)
              cpu = 0:00:02.4 real = 0:00:05.0 mem = 1797.0M
Iteration  4: Total net bbox = 2.038e+05 (9.10e+04 1.13e+05)
              Est.  stn bbox = 2.622e+05 (1.17e+05 1.45e+05)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1809.7M
Iteration  5: Total net bbox = 2.038e+05 (9.10e+04 1.13e+05)
              Est.  stn bbox = 2.622e+05 (1.17e+05 1.45e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1809.7M
Iteration  6: Total net bbox = 2.361e+05 (1.15e+05 1.21e+05)
              Est.  stn bbox = 3.026e+05 (1.49e+05 1.54e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1795.7M
Iteration  7: Total net bbox = 2.416e+05 (1.19e+05 1.23e+05)
              Est.  stn bbox = 3.082e+05 (1.53e+05 1.55e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1795.7M
Iteration  8: Total net bbox = 2.416e+05 (1.19e+05 1.23e+05)
              Est.  stn bbox = 3.082e+05 (1.53e+05 1.55e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1795.7M
Iteration  9: Total net bbox = 2.637e+05 (1.27e+05 1.37e+05)
              Est.  stn bbox = 3.355e+05 (1.63e+05 1.73e+05)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1793.7M
Iteration 10: Total net bbox = 2.637e+05 (1.27e+05 1.37e+05)
              Est.  stn bbox = 3.355e+05 (1.63e+05 1.73e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1793.7M
Iteration 11: Total net bbox = 2.720e+05 (1.31e+05 1.41e+05)
              Est.  stn bbox = 3.450e+05 (1.67e+05 1.78e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1793.7M
Iteration 12: Total net bbox = 2.720e+05 (1.31e+05 1.41e+05)
              Est.  stn bbox = 3.450e+05 (1.67e+05 1.78e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1793.7M
Iteration 13: Total net bbox = 2.791e+05 (1.34e+05 1.45e+05)
              Est.  stn bbox = 3.501e+05 (1.70e+05 1.80e+05)
              cpu = 0:00:05.4 real = 0:00:06.0 mem = 1798.7M
Iteration 14: Total net bbox = 2.791e+05 (1.34e+05 1.45e+05)
              Est.  stn bbox = 3.501e+05 (1.70e+05 1.80e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1798.7M
Iteration 15: Total net bbox = 2.791e+05 (1.34e+05 1.45e+05)
              Est.  stn bbox = 3.501e+05 (1.70e+05 1.80e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1798.7M
Finished Global Placement (cpu=0:00:13.3, real=0:00:17.0, mem=1798.7M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Found 0 hierarchical instance(s) in the file.
*** Scan Skip Mode Summary:
Start flexRegrouping ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Finished flexRegrouping
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    31406.945 (floating:    30639.952)
Final   total scan wire length:    13113.830 (floating:    12346.837)
Improvement:    18293.115   percent 58.25 (floating improvement:    18293.115   percent 59.70)
Initial scan reorder max long connection:      702.137
Final   scan reorder max long connection:      541.524
Improvement:      160.612   percent 22.87
Total net length = 2.794e+05 (1.346e+05 1.448e+05) (ext = 0.000e+00)
*** End of ScanReorder (cpu=0:00:00.1, real=0:00:00.0, mem=1990.7M) ***
*** Starting refinePlace (0:00:46.2 mem=1990.7M) ***
Total net bbox length = 2.838e+05 (1.373e+05 1.465e+05) (ext = 2.698e+04)
Move report: Detail placement moves 5551 insts, mean move: 1.33 um, max move: 45.60 um 
	Max move on inst (DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_0): (607.75, 658.01) --> (572.22, 668.08)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2014.7MB
Summary Report:
Instances move: 5551 (out of 5551 movable)
Instances flipped: 0
Mean displacement: 1.33 um
Max displacement: 45.60 um (Instance: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_0) (607.75, 658.01) -> (572.22, 668.08)
	Length: 27 sites, height: 1 rows, site name: tsm3site, cell type: SEDFFX1
Total net bbox length = 2.763e+05 (1.298e+05 1.464e+05) (ext = 2.696e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2014.7MB
*** Finished refinePlace (0:00:46.7 mem=2014.7M) ***
*** Finished Initial Placement (cpu=0:00:14.0, real=0:00:18.0, mem=1813.7M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  dtmf_view_setup
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4796 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 4796
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5918 nets ( ignored 0 )
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5861
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5861 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.171974e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         7( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal5 ( 5)         7( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal6 ( 6)         6( 0.01%)   ( 0.01%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        30( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
Early Global Route congestion estimation runtime: 0.21 seconds, mem = 1825.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22033 
[NR-eGR]  Metal2  (2V)        104555  32120 
[NR-eGR]  Metal3  (3H)        132519   2677 
[NR-eGR]  Metal4  (4V)         45165    535 
[NR-eGR]  Metal5  (5H)         22155    292 
[NR-eGR]  Metal6  (6V)         24644      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       329039  57657 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 276289um
[NR-eGR] Total length: 329039um, number of vias: 57657
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7448um, number of vias: 1549
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.45 seconds, mem = 1825.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:02.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:15, real = 0: 0:24, mem = 1818.7M **
AAE DB initialization (MEM=1841.55 CPU=0:00:00.0 REAL=0:00:01.0) 
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:15.6/0:00:26.2 (0.6), totSession cpu/real = 0:00:47.6/0:05:56.0 (0.1), mem = 1841.6M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1193.1M, totSessionCpu=0:00:48 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.6/0:05:56.3 (0.1), mem = 1841.6M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1847.57 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1199.4M, totSessionCpu=0:00:50 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1847.57 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4796 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 4796
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5918 nets ( ignored 0 )
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5861
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5861 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.193445e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        11( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         7( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal5 ( 5)         7( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal6 ( 6)         6( 0.01%)   ( 0.01%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        31( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22033 
[NR-eGR]  Metal2  (2V)        103873  32058 
[NR-eGR]  Metal3  (3H)        134290   2706 
[NR-eGR]  Metal4  (4V)         47227    561 
[NR-eGR]  Metal5  (5H)         22157    294 
[NR-eGR]  Metal6  (6V)         23700      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       331246  57652 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 276258um
[NR-eGR] Total length: 331246um, number of vias: 57652
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7767um, number of vias: 1535
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.29 sec, Curr Mem: 1851.18 MB )
Extraction called for design 'DTMF_CHIP' of instances=5626 and nets=6229 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1849.176M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1858.97)
AAE_INFO: Cdb files are: 
 	../CDB/slow.cdb
	/home/shadab/PhysicalDesign-RAKs/Genus/ff_rak_testcase/lib/gsclib045_svt_v4.4/gsclib045/celtic/fast.cdb
 
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/digit_out_reg_7/Q (cell SDFFSHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/digit_out_reg_6/Q (cell SDFFSHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/DIGIT_REG_INST/digit_out_reg_5/Q (cell SDFFSHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/digit_out_reg_4/Q (cell SDFFSHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNRX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'SDFFNXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 6164
End delay calculation. (MEM=2027.91 CPU=0:00:00.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1991.3 CPU=0:00:01.7 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:06.0 totSessionCpu=0:00:53.5 mem=1991.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.622  |
|           TNS (ns):| -11.487 |
|    Violating Paths:|    9    |
|          All Paths:|   228   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.181   |      8 (8)       |
|   max_tran     |    65 (1945)     |   -3.833   |    65 (1945)     |
|   max_fanout   |    125 (125)     |    -525    |    127 (127)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.614%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:12, mem = 1296.9M, totSessionCpu=0:00:54 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.0/0:00:12.6 (0.5), totSession cpu/real = 0:00:53.6/0:06:08.9 (0.1), mem = 1968.6M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1969.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1969.6M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.7/0:06:09.3 (0.1), mem = 1969.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.5 (0.4), totSession cpu/real = 0:00:53.9/0:06:09.7 (0.1), mem = 2086.8M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:54.0/0:06:10.2 (0.1), mem = 2032.8M
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 17 candidate Buffer cells
*info: There are 15 candidate Inverter cells


Netlist preparation processing... 
Removed 1 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:04.4 (0.5), totSession cpu/real = 0:00:56.0/0:06:14.6 (0.1), mem = 2051.6M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.1/0:06:14.9 (0.1), mem = 2051.6M
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   48.61%|        -|  -2.622| -11.487|   0:00:00.0| 2108.8M|
|   48.74%|       10|  -2.622| -11.487|   0:00:01.0| 2157.5M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=2157.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:02.5 (0.7), totSession cpu/real = 0:00:58.0/0:06:17.3 (0.2), mem = 2067.5M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:58.0/0:06:17.3 (0.2), mem = 2067.5M
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   119|  2382|    -4.37|    36|    36|    -0.24|   134|   134|     0|     0|    -2.62|   -11.49|       0|       0|       0| 48.74%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|    -1.66|    -9.95|      67|       0|      52| 49.17%| 0:00:02.0|  2155.4M|
|     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|    -1.66|    -9.95|       0|       0|       0| 49.17%| 0:00:00.0|  2155.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=2155.4M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:02.3 (0.8), totSession cpu/real = 0:00:59.8/0:06:19.6 (0.2), mem = 2070.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:12, real = 0:00:23, mem = 1378.7M, totSessionCpu=0:01:00 **

Active setup views:
 dtmf_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:59.9/0:06:19.7 (0.2), mem = 2108.4M
*info: 57 io nets excluded
*info: 6 clock nets excluded
*info: 370 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.660  TNS Slack -9.950 
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  -1.660|  -9.950|   49.17%|   0:00:00.0| 2146.6M|dtmf_view_setup|  default| tdigit[7]                                          |
|  -1.660|  -9.164|   49.18%|   0:00:01.0| 2170.2M|dtmf_view_setup|  default| tdigit[7]                                          |
|  -1.005|  -4.291|   49.20%|   0:00:00.0| 2170.2M|dtmf_view_setup|  default| tdigit[0]                                          |
|  -1.005|  -4.291|   49.20%|   0:00:00.0| 2170.2M|dtmf_view_setup|  default| tdigit[0]                                          |
|  -0.133|  -0.240|   49.23%|   0:00:00.0| 2170.2M|dtmf_view_setup|  default| tdigit[0]                                          |
|  -0.133|  -0.240|   49.23%|   0:00:00.0| 2170.2M|dtmf_view_setup|  default| tdigit[0]                                          |
|  -0.133|  -0.240|   49.23%|   0:00:00.0| 2170.2M|dtmf_view_setup|  default| tdigit[0]                                          |
|  -0.133|  -0.240|   49.23%|   0:00:00.0| 2170.2M|dtmf_view_setup|  default| tdigit[0]                                          |
|   0.000|   0.000|   49.25%|   0:00:00.0| 2170.2M|             NA|       NA| NA                                                 |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2170.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2170.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.5 (0.8), totSession cpu/real = 0:01:02.0/0:06:22.2 (0.2), mem = 2081.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:02.0/0:06:22.3 (0.2), mem = 2138.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.25
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   49.25%|        -|   0.000|   0.000|   0:00:00.0| 2140.4M|
|   49.25%|        0|   0.000|   0.000|   0:00:01.0| 2140.4M|
|   49.25%|        0|   0.000|   0.000|   0:00:00.0| 2140.4M|
|   49.25%|        0|   0.000|   0.000|   0:00:00.0| 2141.4M|
|   48.58%|      297|   0.000|   0.000|   0:00:01.0| 2166.0M|
|   48.58%|        0|   0.000|   0.000|   0:00:00.0| 2166.0M|
|   48.58%|        0|   0.000|   0.000|   0:00:00.0| 2166.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 48.58
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:01:05.2/0:06:25.6 (0.2), mem = 2166.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2085.88M, totSessionCpu=0:01:05).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:05.3/0:06:25.7 (0.2), mem = 2085.9M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  dtmf_view_setup
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4796 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 4796
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5999 nets ( ignored 0 )
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5942
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5942 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.198485e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        13( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         7( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal5 ( 5)         9( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal6 ( 6)         6( 0.01%)   ( 0.01%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        36( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 2103.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
Iteration  7: Total net bbox = 2.422e+05 (1.15e+05 1.27e+05)
              Est.  stn bbox = 3.107e+05 (1.48e+05 1.63e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2107.3M
Iteration  8: Total net bbox = 2.363e+05 (1.14e+05 1.22e+05)
              Est.  stn bbox = 3.018e+05 (1.47e+05 1.55e+05)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 2105.3M
Iteration  9: Total net bbox = 2.424e+05 (1.20e+05 1.23e+05)
              Est.  stn bbox = 3.083e+05 (1.54e+05 1.55e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 2105.3M
Iteration 10: Total net bbox = 2.531e+05 (1.26e+05 1.28e+05)
              Est.  stn bbox = 3.191e+05 (1.60e+05 1.59e+05)
              cpu = 0:00:23.8 real = 0:00:24.0 mem = 2131.0M
Iteration 11: Total net bbox = 2.504e+05 (1.25e+05 1.26e+05)
              Est.  stn bbox = 3.156e+05 (1.58e+05 1.57e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 2108.0M
Move report: Timing Driven Placement moves 5631 insts, mean move: 49.82 um, max move: 254.28 um 
	Max move on inst (DTMF_INST/FE_OFC2_scan_enI): (716.10, 516.88) --> (839.34, 647.92)

Finished Incremental Placement (cpu=0:00:31.5, real=0:00:31.0, mem=2108.0M)
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    13812.235 (floating:    12545.586)
Final   total scan wire length:    13074.877 (floating:    11808.229)
Improvement:      737.358   percent  5.34 (floating improvement:      737.358   percent  5.88)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:      533.888
Total net length = 5.683e+05 (2.346e+05 3.336e+05) (ext = 0.000e+00)
*** End of ScanReorder (cpu=0:00:00.0, real=0:00:00.0, mem=2300.0M) ***
*** Starting refinePlace (0:01:37 mem=2300.0M) ***
Total net bbox length = 2.572e+05 (1.288e+05 1.284e+05) (ext = 2.829e+04)
Move report: Detail placement moves 5631 insts, mean move: 3.51 um, max move: 16.88 um 
	Max move on inst (DTMF_INST/TDSP_CORE_INST/MPY_32_INST/M16X16_INST/i_6335): (509.48, 940.24) --> (497.64, 935.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2300.0MB
Summary Report:
Instances move: 5631 (out of 5631 movable)
Instances flipped: 0
Mean displacement: 3.51 um
Max displacement: 16.88 um (Instance: DTMF_INST/TDSP_CORE_INST/MPY_32_INST/M16X16_INST/i_6335) (509.481, 940.236) -> (497.64, 935.2)
	Length: 3 sites, height: 1 rows, site name: tsm3site, cell type: NOR2X1
Total net bbox length = 2.568e+05 (1.226e+05 1.342e+05) (ext = 2.823e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2300.0MB
*** Finished refinePlace (0:01:37 mem=2300.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4796 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 4796
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5999 nets ( ignored 0 )
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5942
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5942 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.935195e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        61( 0.13%)         3( 0.01%)   ( 0.14%) 
[NR-eGR]  Metal3 ( 3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)        11( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal6 ( 6)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        80( 0.03%)         3( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 2100.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22194 
[NR-eGR]  Metal2  (2V)         87132  31574 
[NR-eGR]  Metal3  (3H)        116702   4132 
[NR-eGR]  Metal4  (4V)         49643    888 
[NR-eGR]  Metal5  (5H)         27322    318 
[NR-eGR]  Metal6  (6V)         25980      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       306779  59106 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 256831um
[NR-eGR] Total length: 306779um, number of vias: 59106
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7141um, number of vias: 1541
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 2100.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:32.3, real=0:00:33.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2086.6M)
Extraction called for design 'DTMF_CHIP' of instances=5706 and nets=6375 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2086.621M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:50, real = 0:01:02, mem = 1368.9M, totSessionCpu=0:01:38 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2081.72)
Total number of fetched objects 6244
End delay calculation. (MEM=2109.66 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2109.66 CPU=0:00:00.9 REAL=0:00:01.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:33.8/0:00:34.6 (1.0), totSession cpu/real = 0:01:39.1/0:07:00.2 (0.2), mem = 2109.7M
*** Timing NOT met, worst failing slack is -0.016
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:39.2/0:07:00.4 (0.2), mem = 2125.7M
*info: 57 io nets excluded
*info: 6 clock nets excluded
*info: 374 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.017 Density 48.58
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.017|-0.017|
|reg2reg   | 2.766| 0.000|
|HEPG      | 2.766| 0.000|
|All Paths |-0.017|-0.017|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
|  -0.017|   -0.017|  -0.017|   -0.017|   48.58%|   0:00:00.0| 2160.8M|dtmf_view_setup|  default| tdigit[4]                                          |
|   0.031|    0.031|   0.000|    0.000|   48.58%|   0:00:00.0| 2179.8M|dtmf_view_setup|  default| tdigit_flag                                        |
|   0.068|    0.068|   0.000|    0.000|   48.59%|   0:00:00.0| 2179.8M|dtmf_view_setup|  default| tdigit[5]                                          |
|   0.068|    0.068|   0.000|    0.000|   48.59%|   0:00:00.0| 2179.8M|dtmf_view_setup|  default| tdigit[5]                                          |
+--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2179.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2179.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.068|0.000|
|reg2reg   |2.766|0.000|
|HEPG      |2.766|0.000|
|All Paths |0.068|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.068 TNS Slack 0.000 Density 48.59
*** Starting refinePlace (0:01:42 mem=2179.8M) ***
Total net bbox length = 2.568e+05 (1.226e+05 1.342e+05) (ext = 2.823e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2179.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2180.8MB
Summary Report:
Instances move: 0 (out of 5631 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.568e+05 (1.226e+05 1.342e+05) (ext = 2.823e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2180.8MB
*** Finished refinePlace (0:01:42 mem=2180.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2180.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2180.8M) ***
** GigaOpt Optimizer WNS Slack 0.068 TNS Slack 0.000 Density 48.59
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.068|0.000|
|reg2reg   |2.766|0.000|
|HEPG      |2.766|0.000|
|All Paths |0.068|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2180.8M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.7/0:00:02.8 (1.0), totSession cpu/real = 0:01:41.9/0:07:03.2 (0.2), mem = 2098.8M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:42.0/0:07:03.3 (0.2), mem = 2156.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 48.59
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   48.59%|        -|   0.000|   0.000|   0:00:00.0| 2156.0M|
|   48.59%|        0|   0.000|   0.000|   0:00:00.0| 2156.0M|
|   48.59%|        0|   0.000|   0.000|   0:00:00.0| 2157.0M|
|   48.58%|        8|   0.000|   0.000|   0:00:00.0| 2181.6M|
|   48.58%|        1|   0.000|   0.000|   0:00:01.0| 2181.6M|
|   48.58%|        0|   0.000|   0.000|   0:00:00.0| 2181.6M|
|   48.58%|        0|   0.000|   0.000|   0:00:00.0| 2181.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 48.58
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 16 skipped = 0, called in commitmove = 9, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:43 mem=2181.6M) ***
Total net bbox length = 2.568e+05 (1.226e+05 1.342e+05) (ext = 2.823e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2181.6MB
Summary Report:
Instances move: 0 (out of 5631 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.568e+05 (1.226e+05 1.342e+05) (ext = 2.823e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2181.6MB
*** Finished refinePlace (0:01:43 mem=2181.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2181.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2181.6M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:42.9/0:07:04.2 (0.2), mem = 2181.6M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2101.51M, totSessionCpu=0:01:43).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:43.0/0:07:04.3 (0.2), mem = 2101.5M
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    11|    -0.05|     0|     0|     0.00|   134|   134|     0|     0|     0.03|     0.00|       0|       0|       0| 48.58%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0.03|     0.00|       1|       0|       0| 48.59%| 0:00:00.0|  2185.8M|
|     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0.03|     0.00|       0|       0|       0| 48.59%| 0:00:00.0|  2185.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2185.8M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:43.4/0:07:04.7 (0.2), mem = 2103.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:43 mem=2103.8M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2103.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 2.64 um, max move: 2.64 um 
	Max move on inst (DTMF_INST/TDSP_CORE_INST/DECODE_INST/FE_OFC82_ir_5): (790.68, 622.72) --> (788.04, 622.72)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2103.8MB
Summary Report:
Instances move: 1 (out of 5632 movable)
Instances flipped: 0
Mean displacement: 2.64 um
Max displacement: 2.64 um (Instance: DTMF_INST/TDSP_CORE_INST/DECODE_INST/FE_OFC82_ir_5) (790.68, 622.72) -> (788.04, 622.72)
	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: BUFX1
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2103.8MB
*** Finished refinePlace (0:01:44 mem=2103.8M) ***
Register exp ratio and priority group on 0 nets on 6018 nets : 

Active setup views:
 dtmf_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'DTMF_CHIP' of instances=5707 and nets=6376 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2084.406M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2090.19)
Total number of fetched objects 6245
End delay calculation. (MEM=2117.39 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2117.39 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:45 mem=2117.4M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4796 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 4796
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6000 nets ( ignored 0 )
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5943
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5943 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.935246e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        66( 0.14%)         4( 0.01%)   ( 0.15%) 
[NR-eGR]  Metal3 ( 3)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)        12( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal6 ( 6)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        87( 0.04%)         4( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2125.39 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:58, real = 0:01:10, mem = 1412.8M, totSessionCpu=0:01:45 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.031  |  2.766  |  0.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    136 (136)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.590%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:01:13, mem = 1415.0M, totSessionCpu=0:01:45 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:01:14, real = 0:01:40, mem = 2030.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810       926  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPESI-3086         15  The cell '%s' does not have characterize...
WARNING   IMPESI-3311      13456  Pin %s of Cell %s for timing library %s ...
WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 14400 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:01:13.7/0:01:41.0 (0.7), totSession cpu/real = 0:01:45.5/0:07:09.9 (0.2), mem = 2030.8M
<CMD> fit
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> zoomBox 15.73050 173.19000 1358.15650 1374.94800
<CMD> zoomBox 152.11300 352.94600 1122.01600 1221.21600
<CMD> zoomBox 289.13200 533.54000 884.77400 1066.76650
<CMD> zoomBox 349.64550 613.29750 779.99750 998.55450
<CMD> zoomBox 393.36650 670.92300 704.29650 949.27150
<CMD> zoomBox 349.64500 613.29700 779.99750 998.55450
<CMD> zoomBox 205.37350 423.14450 1029.79500 1161.17750
<CMD> zoomBox -71.00500 58.87200 1508.32900 1472.71300
<CMD> zoomBox -173.40150 -75.61350 1684.63850 1587.72900
wrong # args: should be "time command ?count?"
<CMD> timeDesign
**ERROR: (IMPOPT-624):	No option provided for timeDesign. Use either -reportOnly or -prePlace | -preCTS | -postCTS | -postRoute| -signoff

Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold] [-idealClock] [-numPaths <integer>]
                  [-outDir <string>] [-pathreports] [-prefix <string>] [-proto] [-reportOnly] [-slackReports]
                  [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute ]

-help                       # Prints out the command usage
-drvReports                 # Generate DRV Report option  (bool, optional)
-expandReg2Reg              # Expand reg2reg PathGroup option  (bool, optional)
-expandedViews              # Expand View option  (bool, optional)
-hold                       # Hold Timing Report option  (bool, optional)
-idealClock                 # Ideal Clock option  (bool, optional)
-numPaths <integer>         # Number of Path option  (int, optional)
-outDir <string>            # Output Directory option  (string, optional)
-pathreports                # Generate Path Report option  (bool, optional)
-postCTS                    # postCTS option  (bool, optional)
-postRoute                  # postRoute option  (bool, optional)
-preCTS                     # preCTS option  (bool, optional)
-prePlace                   # prePlace option (bool, optional)
-prefix <string>            # File Name Prefix option  (string, optional)
-proto                      # to support flexmodel  (bool, optional)
-reportOnly                 # reportOnly option  (bool, optional)
-slackReports               # Generate Slack Report option  (bool, optional)
-timingDebugReport          # Timing Debug Report option  (bool, optional)
-useTransitionFiles         # Use Transistion Files option  (bool, optional)


<CMD> timeDesign -preCTS
*** timeDesign #1 [begin] : totSession cpu/real = 0:01:49.0/0:08:18.0 (0.2), mem = 2038.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2034.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.031  |  2.766  |  0.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    136 (136)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 48.590%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.48 sec
Total Real time: 2.0 sec
Total Memory Usage: 2035.097656 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.5/0:00:01.6 (0.3), totSession cpu/real = 0:01:49.5/0:08:19.5 (0.2), mem = 2035.1M
<CMD> report_timing
Path 1: MET Late External Delay Assertion 
Endpoint:   tdigit_flag                             (^) checked with  leading 
edge of 'vclk1'
Beginpoint: DTMF_INST/DIGIT_REG_INST/flag_out_reg/Q (^) triggered by  leading 
edge of 'vclk2'
Path Groups: {vclk1}
Analysis View: dtmf_view_setup
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   7.000
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  2.719
= Slack Time                    0.031
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc      |   Cell    | Delay | Arrival | Required | 
     |                                       |               |           |       |  Time   |   Time   | 
     |---------------------------------------+---------------+-----------+-------+---------+----------| 
     | DTMF_INST/DIGIT_REG_INST/flag_out_reg | CK ^          |           |       |   0.000 |    0.031 | 
     | DTMF_INST/DIGIT_REG_INST/flag_out_reg | CK ^ -> Q ^   | SDFFSHQX1 | 0.464 |   0.464 |    0.495 | 
     | IOPADS_INST/FE_OFC77_tdigit_flagO     | A ^ -> Y ^    | CLKBUFX8  | 0.279 |   0.743 |    0.774 | 
     | IOPADS_INST/Ptdigfgop                 | I ^ -> PAD ^  | PDO04CDG  | 1.976 |   2.719 |    2.750 | 
     |                                       | tdigit_flag ^ |           | 0.000 |   2.719 |    2.750 | 
     +------------------------------------------------------------------------------------------------+ 

<CMD> help density
No help is available for 'density'.
      You might have typed the command name incorrectly
      (command names are case sensitive), or this is an
      unknown or unsupported command.

<CMD> help density
No help is available for 'density'.
      You might have typed the command name incorrectly
      (command names are case sensitive), or this is an
      unknown or unsupported command.

<CMD> help *density*
Multiple matches found:
      addChannelDensityControl
      createDensityArea
      deleteAllDensityAreas
      getDensityMapMode
      getPinDensityMapMode
      queryDensityInBox
      queryPinDensity
      reportDensityMap
      reportPinDensityMap
      setDensityMapMode
      setPinDensityMapMode
      setSelectedDensityArea
      verifyCutDensity
      verifyMetalDensity

<CMD> reportDensityMap
default core: bins with density > 0.750 = 57.79 % ( 167 / 289 )
bin size: 76 sites by 10 row(s). total 289 bins ( 17 by 17 )
  density range     #bins    %
  (0.750 - 0.800]       1   0.35
  (0.850 - 0.900]       4   1.38
  (0.900 - 0.950]       3   1.04
  (0.950 - 1.000]     159  55.02
  total               167  57.79

Density distribution unevenness ratio = 14.984%
<CMD> zoomBox 281.22950 158.38800 1105.65200 896.42200
<CMD> zoomBox 462.18600 247.38250 827.98700 574.85250
<CMD> zoomBox 517.69750 269.66000 742.34550 470.76800
<CMD> zoomBox 572.53700 321.27300 734.84550 466.57400
<CMD> zoomBox 593.38700 339.91850 731.34950 463.42450
<CMD> zoomBox 638.97800 380.68900 723.70500 456.53800
<CMD> zoomBox 673.66100 411.70500 717.88950 451.29900
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> fit
<CMD> selectInst IOPADS_INST/Ptdigop4
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> deselectAll
<CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
<CMD> deselectAll
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> defOutBySection -noNets -noComps -scanChains scan.def
Writing DEF file 'scan.def', current time is Thu Nov 20 17:09:45 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:01.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
DEF file 'scan.def' is written, current time is Thu Nov 20 17:09:46 2025 ...
<CMD> scanTrace
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
<CMD> displayScanChain scan1
<CMD> zoomBox -27.73350 40.13000 1551.59100 1453.96250
<CMD> zoomBox 95.77250 138.50550 1438.19850 1340.26350
<CMD> zoomBox 200.75200 222.12500 1341.81450 1243.61950
<CMD> zoomBox 365.83300 353.61650 1190.25100 1091.64650
<CMD> zoomBox 430.30400 404.96900 1131.05950 1032.29500
<CMD> zoomBox 531.68450 485.72150 1037.98050 938.96450
<CMD> zoomBox 571.27750 517.25800 1001.62950 902.51500
<CMD> zoomBox 604.93150 544.06450 970.73100 871.53300
<CMD> zoomBox 571.44400 517.59150 1001.79650 902.84900
<CMD> zoomBox 485.69800 449.80750 1081.34150 983.03550
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference block -isVisible 0
<CMD> setLayerPreference coverCell -isVisible 0
<CMD> setLayerPreference coverCell -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 0
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference io -isVisible 0
<CMD> setLayerPreference io -isVisible 1
<CMD> setLayerPreference areaIo -isVisible 0
<CMD> setLayerPreference areaIo -isVisible 1
<CMD> setLayerPreference blackBox -isVisible 0
<CMD> setLayerPreference blackBox -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference block -isVisible 1
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> zoomBox 383.88800 389.43200 1208.30800 1127.46400
<CMD> zoomBox 319.14400 351.03700 1289.05000 1219.31000
<CMD> zoomBox 242.97400 305.86650 1384.04050 1327.36450
<CMD> zoomBox 153.36300 252.72500 1495.79400 1454.48750
<CMD> zoomBox 481.83300 467.19600 1077.47750 1000.42500
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference node_track -isVisible 1
<CMD> setLayerPreference node_track -isVisible 0
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_track -isVisible 1
<CMD> setLayerPreference node_track -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> selectInst DTMF_INST/RESULTS_CONV_INST/i_7107
<CMD> fit
<CMD> gui_select -rect {1627.30600 652.70250 1665.76450 643.08800}
<CMD> deselectAll
<CMD> clearScanDisplay scan1
<CMD> clearScanDisplay scan1
<CMD> scanTrace
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
<CMD> displayScanChain scan1
<CMD> clearScanDisplay scan1
<CMD> scanTrace
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
<CMD> displayScanChain scan1
<CMD> clearScanDisplay scan1
<CMD> displaySpareCell
<CMD> setDrawView place
<CMD> setLayerPreference densityMap -isVisible 1
<CMD> zoomBox 151.59400 156.27150 1292.65650 1177.76600
<CMD> zoomBox 229.09150 211.62700 1198.99500 1079.89750
<CMD> zoomBox 151.59350 156.27100 1292.65650 1177.76600
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_stall_reg
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_0
<CMD> deselectAll
<CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_4
<CMD> setLayerPreference node_net -isVisible 1
<CMD> setLayerPreference densityMap -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setLayerPreference pinDensityMap -isVisible 1
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> deselectAll
<CMD> fit
<CMD> clearSpareCellDisplay
<CMD> setDrawView place
<CMD> setLayerPreference densityMap -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> scanTrace
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
<CMD> displayScanChain scan1
<CMD> clearScanDisplay scan1
<CMD> setLayerPreference node_gird -isVisible 1
<CMD> setLayerPreference node_gird -isVisible 0
<CMD> setLayerPreference node_misc -isVisible 1
<CMD> setLayerPreference node_misc -isVisible 0
<CMD> setLayerPreference node_misc -isVisible 1
<CMD> setLayerPreference allLayers -isVisible 0
<CMD> setLayerPreference allLayers -isVisible 1
<CMD> setLayerPreference congChan -isVisible 1
<CMD> setLayerPreference congChan -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setLayerPreference densityMap -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
<CMD> setDensityMapMode -gridInRow 10 -threshold 0.75
<CMD> setLayerPreference densityMap -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3}
<CMD> reportDensityMap
default core: bins with density > 0.750 = 57.79 % ( 167 / 289 )
bin size: 76 sites by 10 row(s). total 289 bins ( 17 by 17 )
  density range     #bins    %
  (0.750 - 0.800]       1   0.35
  (0.850 - 0.900]       4   1.38
  (0.900 - 0.950]       3   1.04
  (0.950 - 1.000]     159  55.02
  total               167  57.79

Density distribution unevenness ratio = 14.984%
<CMD> setLayerPreference densityMap -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3 #ffffff}
<CMD> setDensityMapMode -gridInRow 10 -threshold 0.75
<CMD> setLayerPreference densityMap -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3 #ffffff}
<CMD> dehighlight
<CMD> dehighlight -select
<CMD> dehighlight
<CMD> setLayerPreference routeCongest -isVisible 1
<CMD> setLayerPreference routeCongest -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setLayerPreference routeCongest -isVisible 1
<CMD> zoomBox 718.72300 1082.95750 983.12550 941.14150
<CMD> setLayerPreference congChan -isVisible 1
<CMD> fit
<CMD> redraw
<CMD> setLayerPreference routeCongest -isVisible 0
<CMD> setLayerPreference routeCongest -isVisible 1
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference congChan -isVisible 0
<CMD> setLayerPreference congChan -isVisible 1
<CMD> setLayerPreference congChan -isVisible 0
<CMD> setLayerPreference congChan -isVisible 1
<CMD> setLayerPreference congChan -isVisible 0
<CMD> setLayerPreference congChan -isVisible 1
<CMD> setLayerPreference congChan -isVisible 0
<CMD> setLayerPreference congChan -isVisible 1
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference groupmain_Congestion -isVisible 0
<CMD> setLayerPreference groupmain_Congestion -isVisible 1
<CMD> setLayerPreference node_net -isVisible 1
<CMD> saveDesign placeopt.inn
#% Begin save design ... (date=11/20 17:20:28, mem=1310.7M)
% Begin Save ccopt configuration ... (date=11/20 17:20:28, mem=1310.8M)
% End Save ccopt configuration ... (date=11/20 17:20:29, total cpu=0:00:00.0, real=0:00:01.0, peak res=1313.0M, current mem=1313.0M)
% Begin Save netlist data ... (date=11/20 17:20:29, mem=1313.3M)
Writing Binary DB to placeopt.inn.dat/DTMF_CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/20 17:20:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.4M, current mem=1313.4M)
Saving symbol-table file ...
Saving congestion map file placeopt.inn.dat/DTMF_CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=11/20 17:20:30, mem=1313.8M)
Saving AAE Data ...
% End Save AAE data ... (date=11/20 17:20:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1314.1M, current mem=1314.1M)
Saving preference file placeopt.inn.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/20 17:20:31, mem=1317.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/20 17:20:32, total cpu=0:00:00.0, real=0:00:01.0, peak res=1318.6M, current mem=1318.6M)
Saving PG file placeopt.inn.dat/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Nov 20 17:20:32 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2057.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/20 17:20:32, mem=1318.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/20 17:20:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1318.8M, current mem=1318.8M)
% Begin Save routing data ... (date=11/20 17:20:32, mem=1318.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2057.0M) ***
% End Save routing data ... (date=11/20 17:20:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1319.0M, current mem=1319.0M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Saving property file placeopt.inn.dat/DTMF_CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=2249.0M) ***
Saving rc congestion map placeopt.inn.dat/DTMF_CHIP.congmap.gz ...
% Begin Save power constraints data ... (date=11/20 17:20:33, mem=1320.7M)
% End Save power constraints data ... (date=11/20 17:20:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.8M, current mem=1320.8M)
dtmf_rc_corner
dtmf_rc_corner
dtmf_rc_corner
Generated self-contained design placeopt.inn.dat
#% End save design ... (date=11/20 17:20:34, total cpu=0:00:00.5, real=0:00:06.0, peak res=1324.3M, current mem=1324.3M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 1 warning(s), 0 error(s)


--------------------------------------------------------------------------------
Exiting Innovus on Thu Nov 20 17:20:51 2025
  Total CPU time:     0:03:19
  Total real time:    0:35:32
  Peak memory (main): 1441.71MB


*** Memory Usage v#1 (Current mem = 2103.473M, initial mem = 476.027M) ***
*** Message Summary: 15427 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=0:03:15, real=0:35:21, mem=2103.5M) ---
