// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="bicg_bicg,hls_ip_2023_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.016000,HLS_SYN_LAT=19695,HLS_SYN_TPT=none,HLS_SYN_MEM=90,HLS_SYN_DSP=0,HLS_SYN_FF=16631,HLS_SYN_LUT=13338,HLS_VERSION=2023_2_2}" *)

module bicg (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_0_address0,
        A_0_ce0,
        A_0_q0,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        p_address0,
        p_ce0,
        p_q0,
        r_address0,
        r_ce0,
        r_q0,
        s_out_din,
        s_out_full_n,
        s_out_write,
        q_out_din,
        q_out_full_n,
        q_out_write
);

parameter    ap_ST_fsm_state1 = 42'd1;
parameter    ap_ST_fsm_state2 = 42'd2;
parameter    ap_ST_fsm_state3 = 42'd4;
parameter    ap_ST_fsm_state4 = 42'd8;
parameter    ap_ST_fsm_state5 = 42'd16;
parameter    ap_ST_fsm_state6 = 42'd32;
parameter    ap_ST_fsm_state7 = 42'd64;
parameter    ap_ST_fsm_state8 = 42'd128;
parameter    ap_ST_fsm_state9 = 42'd256;
parameter    ap_ST_fsm_state10 = 42'd512;
parameter    ap_ST_fsm_state11 = 42'd1024;
parameter    ap_ST_fsm_state12 = 42'd2048;
parameter    ap_ST_fsm_state13 = 42'd4096;
parameter    ap_ST_fsm_state14 = 42'd8192;
parameter    ap_ST_fsm_state15 = 42'd16384;
parameter    ap_ST_fsm_state16 = 42'd32768;
parameter    ap_ST_fsm_state17 = 42'd65536;
parameter    ap_ST_fsm_state18 = 42'd131072;
parameter    ap_ST_fsm_state19 = 42'd262144;
parameter    ap_ST_fsm_state20 = 42'd524288;
parameter    ap_ST_fsm_state21 = 42'd1048576;
parameter    ap_ST_fsm_state22 = 42'd2097152;
parameter    ap_ST_fsm_state23 = 42'd4194304;
parameter    ap_ST_fsm_state24 = 42'd8388608;
parameter    ap_ST_fsm_state25 = 42'd16777216;
parameter    ap_ST_fsm_state26 = 42'd33554432;
parameter    ap_ST_fsm_state27 = 42'd67108864;
parameter    ap_ST_fsm_state28 = 42'd134217728;
parameter    ap_ST_fsm_state29 = 42'd268435456;
parameter    ap_ST_fsm_state30 = 42'd536870912;
parameter    ap_ST_fsm_state31 = 42'd1073741824;
parameter    ap_ST_fsm_state32 = 42'd2147483648;
parameter    ap_ST_fsm_state33 = 42'd4294967296;
parameter    ap_ST_fsm_state34 = 42'd8589934592;
parameter    ap_ST_fsm_state35 = 42'd17179869184;
parameter    ap_ST_fsm_state36 = 42'd34359738368;
parameter    ap_ST_fsm_state37 = 42'd68719476736;
parameter    ap_ST_fsm_state38 = 42'd137438953472;
parameter    ap_ST_fsm_state39 = 42'd274877906944;
parameter    ap_ST_fsm_state40 = 42'd549755813888;
parameter    ap_ST_fsm_state41 = 42'd1099511627776;
parameter    ap_ST_fsm_state42 = 42'd2199023255552;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] A_0_address0;
output   A_0_ce0;
input  [31:0] A_0_q0;
output  [10:0] A_1_address0;
output   A_1_ce0;
input  [31:0] A_1_q0;
output  [5:0] p_address0;
output   p_ce0;
input  [31:0] p_q0;
output  [5:0] r_address0;
output   r_ce0;
input  [31:0] r_q0;
output  [31:0] s_out_din;
input   s_out_full_n;
output   s_out_write;
output  [31:0] q_out_din;
input   q_out_full_n;
output   q_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_ce0;
reg r_ce0;
reg s_out_write;
reg q_out_write;

(* fsm_encoding = "none" *) reg   [41:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] trunc_ln13_fu_1278_p1;
reg   [5:0] trunc_ln13_reg_2055;
wire    ap_CS_fsm_state2;
wire   [6:0] add_ln13_fu_1288_p2;
reg   [6:0] add_ln13_reg_2063;
wire   [0:0] trunc_ln13_1_fu_1300_p1;
reg   [0:0] trunc_ln13_1_reg_2068;
reg   [4:0] lshr_ln5_reg_2072;
wire   [4:0] buff_s_out_addr_2_reg_2118;
wire    ap_CS_fsm_state5;
wire   [4:0] buff_s_out_1_addr_2_reg_2123;
wire   [4:0] buff_s_out_addr_3_reg_2128;
wire   [4:0] buff_s_out_1_addr_3_reg_2133;
wire   [31:0] buff_s_out_q1;
reg   [31:0] buff_s_out_load_reg_2138;
wire   [31:0] buff_s_out_1_q1;
reg   [31:0] buff_s_out_1_load_reg_2143;
wire   [31:0] buff_s_out_q0;
reg   [31:0] buff_s_out_load_1_reg_2148;
wire   [31:0] buff_s_out_1_q0;
reg   [31:0] buff_s_out_1_load_1_reg_2153;
wire   [4:0] buff_s_out_addr_4_reg_2158;
wire    ap_CS_fsm_state6;
wire   [4:0] buff_s_out_1_addr_4_reg_2163;
wire   [4:0] buff_s_out_addr_5_reg_2168;
wire   [4:0] buff_s_out_1_addr_5_reg_2173;
reg   [31:0] buff_s_out_load_2_reg_2178;
reg   [31:0] buff_s_out_1_load_2_reg_2183;
reg   [31:0] buff_s_out_load_3_reg_2188;
reg   [31:0] buff_s_out_1_load_3_reg_2193;
wire   [4:0] buff_s_out_addr_6_reg_2198;
wire    ap_CS_fsm_state7;
wire   [4:0] buff_s_out_1_addr_6_reg_2203;
wire   [4:0] buff_s_out_addr_7_reg_2208;
wire   [4:0] buff_s_out_1_addr_7_reg_2213;
reg   [31:0] buff_s_out_load_4_reg_2218;
reg   [31:0] buff_s_out_1_load_4_reg_2223;
reg   [31:0] buff_s_out_load_5_reg_2228;
reg   [31:0] buff_s_out_1_load_5_reg_2233;
wire   [4:0] buff_s_out_addr_8_reg_2238;
wire    ap_CS_fsm_state8;
wire   [4:0] buff_s_out_1_addr_8_reg_2243;
wire   [4:0] buff_s_out_addr_9_reg_2248;
wire   [4:0] buff_s_out_1_addr_9_reg_2253;
reg   [31:0] buff_s_out_load_6_reg_2258;
reg   [31:0] buff_s_out_1_load_6_reg_2263;
reg   [31:0] buff_s_out_load_7_reg_2268;
reg   [31:0] buff_s_out_1_load_7_reg_2273;
wire   [4:0] buff_s_out_addr_10_reg_2278;
wire    ap_CS_fsm_state9;
wire   [4:0] buff_s_out_1_addr_10_reg_2283;
wire   [4:0] buff_s_out_addr_11_reg_2288;
wire   [4:0] buff_s_out_1_addr_11_reg_2293;
reg   [31:0] buff_s_out_load_8_reg_2298;
reg   [31:0] buff_s_out_1_load_8_reg_2303;
reg   [31:0] buff_s_out_load_9_reg_2308;
reg   [31:0] buff_s_out_1_load_9_reg_2313;
wire   [4:0] buff_s_out_addr_12_reg_2318;
wire    ap_CS_fsm_state10;
wire   [4:0] buff_s_out_1_addr_12_reg_2323;
wire   [4:0] buff_s_out_addr_13_reg_2328;
wire   [4:0] buff_s_out_1_addr_13_reg_2333;
reg   [31:0] buff_s_out_load_10_reg_2338;
reg   [31:0] buff_s_out_1_load_10_reg_2343;
reg   [31:0] buff_s_out_load_11_reg_2348;
reg   [31:0] buff_s_out_1_load_11_reg_2353;
wire   [4:0] buff_s_out_addr_14_reg_2358;
wire    ap_CS_fsm_state11;
wire   [4:0] buff_s_out_1_addr_14_reg_2363;
wire   [4:0] buff_s_out_addr_15_reg_2368;
wire   [4:0] buff_s_out_1_addr_15_reg_2373;
reg   [31:0] buff_s_out_load_12_reg_2378;
reg   [31:0] buff_s_out_1_load_12_reg_2383;
reg   [31:0] buff_s_out_load_13_reg_2388;
reg   [31:0] buff_s_out_1_load_13_reg_2393;
wire   [4:0] buff_s_out_addr_16_reg_2398;
wire    ap_CS_fsm_state12;
wire   [4:0] buff_s_out_1_addr_16_reg_2403;
wire   [4:0] buff_s_out_addr_17_reg_2408;
wire   [4:0] buff_s_out_1_addr_17_reg_2413;
reg   [31:0] buff_s_out_load_14_reg_2418;
reg   [31:0] buff_s_out_1_load_14_reg_2423;
reg   [31:0] buff_s_out_load_15_reg_2428;
reg   [31:0] buff_s_out_1_load_15_reg_2433;
wire   [4:0] buff_s_out_addr_18_reg_2438;
wire    ap_CS_fsm_state13;
wire   [4:0] buff_s_out_1_addr_18_reg_2443;
wire   [4:0] buff_s_out_addr_19_reg_2448;
wire   [4:0] buff_s_out_1_addr_19_reg_2453;
reg   [31:0] buff_s_out_load_16_reg_2458;
reg   [31:0] buff_s_out_1_load_16_reg_2463;
reg   [31:0] buff_s_out_load_17_reg_2468;
reg   [31:0] buff_s_out_1_load_17_reg_2473;
wire   [4:0] buff_s_out_addr_20_reg_2478;
wire    ap_CS_fsm_state14;
wire   [4:0] buff_s_out_1_addr_20_reg_2483;
wire   [4:0] buff_s_out_addr_21_reg_2488;
wire   [4:0] buff_s_out_1_addr_21_reg_2493;
reg   [31:0] buff_s_out_load_18_reg_2498;
reg   [31:0] buff_s_out_1_load_18_reg_2503;
reg   [31:0] buff_s_out_load_19_reg_2508;
reg   [31:0] buff_s_out_1_load_19_reg_2513;
wire   [4:0] buff_s_out_addr_22_reg_2518;
wire    ap_CS_fsm_state15;
wire   [4:0] buff_s_out_1_addr_22_reg_2523;
wire   [4:0] buff_s_out_addr_23_reg_2528;
wire   [4:0] buff_s_out_1_addr_23_reg_2533;
reg   [31:0] buff_s_out_load_20_reg_2538;
reg   [31:0] buff_s_out_1_load_20_reg_2543;
reg   [31:0] buff_s_out_load_21_reg_2548;
reg   [31:0] buff_s_out_1_load_21_reg_2553;
wire   [4:0] buff_s_out_addr_24_reg_2558;
wire    ap_CS_fsm_state16;
wire   [4:0] buff_s_out_1_addr_24_reg_2563;
wire   [4:0] buff_s_out_addr_25_reg_2568;
wire   [4:0] buff_s_out_1_addr_25_reg_2573;
reg   [31:0] buff_s_out_load_22_reg_2578;
reg   [31:0] buff_s_out_1_load_22_reg_2583;
reg   [31:0] buff_s_out_load_23_reg_2588;
reg   [31:0] buff_s_out_1_load_23_reg_2593;
wire   [4:0] buff_s_out_addr_26_reg_2598;
wire    ap_CS_fsm_state17;
wire   [4:0] buff_s_out_1_addr_26_reg_2603;
wire   [4:0] buff_s_out_addr_27_reg_2608;
wire   [4:0] buff_s_out_1_addr_27_reg_2613;
reg   [31:0] buff_s_out_load_24_reg_2618;
reg   [31:0] buff_s_out_1_load_24_reg_2623;
reg   [31:0] buff_s_out_load_25_reg_2628;
reg   [31:0] buff_s_out_1_load_25_reg_2633;
wire   [4:0] buff_s_out_addr_28_reg_2638;
wire    ap_CS_fsm_state18;
wire   [4:0] buff_s_out_1_addr_28_reg_2643;
wire   [4:0] buff_s_out_addr_29_reg_2648;
wire   [4:0] buff_s_out_1_addr_29_reg_2653;
reg   [31:0] buff_s_out_load_26_reg_2658;
reg   [31:0] buff_s_out_1_load_26_reg_2663;
reg   [31:0] buff_s_out_load_27_reg_2668;
reg   [31:0] buff_s_out_1_load_27_reg_2673;
wire   [4:0] buff_s_out_addr_30_reg_2678;
wire    ap_CS_fsm_state19;
wire   [4:0] buff_s_out_1_addr_30_reg_2683;
wire   [4:0] buff_s_out_addr_31_reg_2688;
wire   [4:0] buff_s_out_1_addr_31_reg_2693;
reg   [31:0] buff_s_out_load_28_reg_2698;
reg   [31:0] buff_s_out_1_load_28_reg_2703;
reg   [31:0] buff_s_out_load_29_reg_2708;
reg   [31:0] buff_s_out_1_load_29_reg_2713;
reg   [31:0] buff_s_out_load_30_reg_2718;
wire    ap_CS_fsm_state20;
reg   [31:0] buff_s_out_1_load_30_reg_2723;
reg   [31:0] buff_s_out_load_31_reg_2728;
reg   [31:0] buff_s_out_1_load_31_reg_2733;
wire   [5:0] trunc_ln29_fu_1605_p1;
reg   [5:0] trunc_ln29_reg_2738;
wire    ap_CS_fsm_state38;
wire   [6:0] add_ln29_fu_1615_p2;
reg   [6:0] add_ln29_reg_2746;
wire   [0:0] trunc_ln29_1_fu_1621_p1;
reg   [0:0] trunc_ln29_1_reg_2751;
reg   [4:0] buff_q_out_addr_1_reg_2756;
reg   [4:0] buff_q_out_1_addr_1_reg_2761;
wire   [31:0] select_ln31_fu_1641_p3;
reg   [31:0] select_ln31_reg_2766;
wire    ap_CS_fsm_state39;
reg   [10:0] buff_A_address0;
reg    buff_A_ce0;
reg    buff_A_we0;
wire   [31:0] buff_A_q0;
reg    buff_A_ce1;
wire   [31:0] buff_A_q1;
reg    buff_A_ce2;
wire   [31:0] buff_A_q2;
reg    buff_A_ce3;
wire   [31:0] buff_A_q3;
reg    buff_A_ce4;
wire   [31:0] buff_A_q4;
reg    buff_A_ce5;
wire   [31:0] buff_A_q5;
reg    buff_A_ce6;
wire   [31:0] buff_A_q6;
reg    buff_A_ce7;
wire   [31:0] buff_A_q7;
reg    buff_A_ce8;
wire   [31:0] buff_A_q8;
reg    buff_A_ce9;
wire   [31:0] buff_A_q9;
reg    buff_A_ce10;
wire   [31:0] buff_A_q10;
reg   [10:0] buff_A_1_address0;
reg    buff_A_1_ce0;
reg    buff_A_1_we0;
wire   [31:0] buff_A_1_q0;
reg    buff_A_1_ce1;
wire   [31:0] buff_A_1_q1;
reg    buff_A_1_ce2;
wire   [31:0] buff_A_1_q2;
reg    buff_A_1_ce3;
wire   [31:0] buff_A_1_q3;
reg    buff_A_1_ce4;
wire   [31:0] buff_A_1_q4;
reg    buff_A_1_ce5;
wire   [31:0] buff_A_1_q5;
reg    buff_A_1_ce6;
wire   [31:0] buff_A_1_q6;
reg    buff_A_1_ce7;
wire   [31:0] buff_A_1_q7;
reg    buff_A_1_ce8;
wire   [31:0] buff_A_1_q8;
reg    buff_A_1_ce9;
wire   [31:0] buff_A_1_q9;
reg    buff_A_1_ce10;
wire   [31:0] buff_A_1_q10;
reg   [4:0] buff_p_address0;
reg    buff_p_ce0;
reg    buff_p_we0;
wire   [31:0] buff_p_q0;
reg   [4:0] buff_p_1_address0;
reg    buff_p_1_ce0;
reg    buff_p_1_we0;
wire   [31:0] buff_p_1_q0;
reg   [4:0] buff_r_address0;
reg    buff_r_ce0;
reg    buff_r_we0;
wire   [31:0] buff_r_q0;
reg   [4:0] buff_r_1_address0;
reg    buff_r_1_ce0;
reg    buff_r_1_we0;
wire   [31:0] buff_r_1_q0;
reg   [4:0] buff_s_out_address0;
reg    buff_s_out_ce0;
reg    buff_s_out_we0;
reg   [31:0] buff_s_out_d0;
reg   [4:0] buff_s_out_address1;
reg    buff_s_out_ce1;
reg    buff_s_out_we1;
reg   [31:0] buff_s_out_d1;
reg   [4:0] buff_s_out_1_address0;
reg    buff_s_out_1_ce0;
reg    buff_s_out_1_we0;
reg   [31:0] buff_s_out_1_d0;
reg   [4:0] buff_s_out_1_address1;
reg    buff_s_out_1_ce1;
reg    buff_s_out_1_we1;
reg   [31:0] buff_s_out_1_d1;
reg   [4:0] buff_q_out_address0;
reg    buff_q_out_ce0;
reg    buff_q_out_we0;
reg   [31:0] buff_q_out_d0;
wire   [31:0] buff_q_out_q0;
reg   [4:0] buff_q_out_1_address0;
reg    buff_q_out_1_ce0;
reg    buff_q_out_1_we0;
reg   [31:0] buff_q_out_1_d0;
wire   [31:0] buff_q_out_1_q0;
wire    grp_bicg_Pipeline_lprd_2_fu_1096_ap_start;
wire    grp_bicg_Pipeline_lprd_2_fu_1096_ap_done;
wire    grp_bicg_Pipeline_lprd_2_fu_1096_ap_idle;
wire    grp_bicg_Pipeline_lprd_2_fu_1096_ap_ready;
wire   [10:0] grp_bicg_Pipeline_lprd_2_fu_1096_A_0_address0;
wire    grp_bicg_Pipeline_lprd_2_fu_1096_A_0_ce0;
wire   [10:0] grp_bicg_Pipeline_lprd_2_fu_1096_A_1_address0;
wire    grp_bicg_Pipeline_lprd_2_fu_1096_A_1_ce0;
wire   [10:0] grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_address0;
wire    grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_ce0;
wire    grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_we0;
wire   [31:0] grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_d0;
wire   [10:0] grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_address0;
wire    grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_ce0;
wire    grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_we0;
wire   [31:0] grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_d0;
wire    grp_bicg_Pipeline_lp1_fu_1107_ap_start;
wire    grp_bicg_Pipeline_lp1_fu_1107_ap_done;
wire    grp_bicg_Pipeline_lp1_fu_1107_ap_idle;
wire    grp_bicg_Pipeline_lp1_fu_1107_ap_ready;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_address0;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce0;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_address1;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce1;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_address2;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce2;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_address3;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce3;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_address4;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce4;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_address5;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce5;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_address6;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce6;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_address7;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce7;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_address8;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce8;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_address9;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce9;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_address10;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce10;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address0;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce0;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address1;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce1;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address2;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce2;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address3;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce3;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address4;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce4;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address5;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce5;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address6;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce6;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address7;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce7;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address8;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce8;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address9;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce9;
wire   [10:0] grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address10;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce10;
wire   [4:0] grp_bicg_Pipeline_lp1_fu_1107_buff_r_address0;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_r_ce0;
wire   [4:0] grp_bicg_Pipeline_lp1_fu_1107_buff_r_1_address0;
wire    grp_bicg_Pipeline_lp1_fu_1107_buff_r_1_ce0;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_6381_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_6381_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_6280_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_6280_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_6179_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_6179_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_6078_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_6078_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_5977_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_5977_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_5876_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_5876_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_5775_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_5775_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_5674_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_5674_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_5573_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_5573_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_5472_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_5472_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_5371_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_5371_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_5270_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_5270_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_5169_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_5169_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_5068_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_5068_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_4967_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_4967_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_4866_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_4866_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_4765_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_4765_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_4664_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_4664_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_4563_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_4563_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_4462_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_4462_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_4361_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_4361_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_4260_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_4260_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_4159_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_4159_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_4058_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_4058_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_3957_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_3957_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_3856_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_3856_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_3755_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_3755_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_3654_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_3654_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_3553_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_3553_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_3452_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_3452_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_3351_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_3351_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_3250_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_3250_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_3149_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_3149_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_3048_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_3048_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_2947_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_2947_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_2846_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_2846_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_2745_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_2745_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_2644_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_2644_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_2543_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_2543_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_2442_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_2442_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_2341_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_2341_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_2240_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_2240_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_2139_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_2139_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_2038_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_2038_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_1937_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_1937_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_1836_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_1836_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_1735_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_1735_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_1634_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_1634_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_1533_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_1533_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_1432_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_1432_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_1331_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_1331_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_1230_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_1230_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_1129_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_1129_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_1028_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_1028_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_927_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_927_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_826_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_826_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_725_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_725_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_624_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_624_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_523_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_523_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_422_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_422_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_321_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_321_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_220_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_220_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add_119_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add_119_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_add18_out;
wire    grp_bicg_Pipeline_lp1_fu_1107_add18_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_din0;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_din1;
wire   [1:0] grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_opcode;
wire    grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_ce;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_din0;
wire   [31:0] grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_din1;
wire    grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_ce;
wire    grp_bicg_Pipeline_lpwr_fu_1247_ap_start;
wire    grp_bicg_Pipeline_lpwr_fu_1247_ap_done;
wire    grp_bicg_Pipeline_lpwr_fu_1247_ap_idle;
wire    grp_bicg_Pipeline_lpwr_fu_1247_ap_ready;
wire   [31:0] grp_bicg_Pipeline_lpwr_fu_1247_s_out_din;
wire    grp_bicg_Pipeline_lpwr_fu_1247_s_out_write;
wire   [31:0] grp_bicg_Pipeline_lpwr_fu_1247_q_out_din;
wire    grp_bicg_Pipeline_lpwr_fu_1247_q_out_write;
wire   [4:0] grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_address0;
wire    grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_ce0;
wire   [4:0] grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_address0;
wire    grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_ce0;
wire   [4:0] grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_1_address0;
wire    grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_1_ce0;
wire   [4:0] grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_1_address0;
wire    grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_1_ce0;
wire    grp_bicg_Pipeline_lp4_fu_1259_ap_start;
wire    grp_bicg_Pipeline_lp4_fu_1259_ap_done;
wire    grp_bicg_Pipeline_lp4_fu_1259_ap_idle;
wire    grp_bicg_Pipeline_lp4_fu_1259_ap_ready;
wire   [10:0] grp_bicg_Pipeline_lp4_fu_1259_buff_A_address0;
wire    grp_bicg_Pipeline_lp4_fu_1259_buff_A_ce0;
wire   [10:0] grp_bicg_Pipeline_lp4_fu_1259_buff_A_1_address0;
wire    grp_bicg_Pipeline_lp4_fu_1259_buff_A_1_ce0;
wire   [4:0] grp_bicg_Pipeline_lp4_fu_1259_buff_p_address0;
wire    grp_bicg_Pipeline_lp4_fu_1259_buff_p_ce0;
wire   [4:0] grp_bicg_Pipeline_lp4_fu_1259_buff_p_1_address0;
wire    grp_bicg_Pipeline_lp4_fu_1259_buff_p_1_ce0;
wire   [31:0] grp_bicg_Pipeline_lp4_fu_1259_p_out;
wire    grp_bicg_Pipeline_lp4_fu_1259_p_out_ap_vld;
wire   [31:0] grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_din0;
wire   [31:0] grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_din1;
wire   [1:0] grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_opcode;
wire    grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_ce;
wire   [31:0] grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_din0;
wire   [31:0] grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_din1;
wire    grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_ce;
reg    grp_bicg_Pipeline_lprd_2_fu_1096_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_bicg_Pipeline_lp1_fu_1107_ap_start_reg;
wire    ap_CS_fsm_state21;
reg    grp_bicg_Pipeline_lpwr_fu_1247_ap_start_reg;
wire   [0:0] icmp_ln29_fu_1609_p2;
wire    ap_CS_fsm_state42;
reg    grp_bicg_Pipeline_lp4_fu_1259_ap_start_reg;
wire    ap_CS_fsm_state40;
wire   [63:0] zext_ln13_fu_1294_p1;
wire   [0:0] icmp_ln13_fu_1282_p2;
wire   [63:0] zext_ln5_fu_1319_p1;
wire   [63:0] zext_ln5_1_fu_1635_p1;
reg   [6:0] i_fu_128;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
reg   [6:0] i_2_fu_432;
wire   [31:0] bitcast_ln14_fu_1330_p1;
wire   [31:0] bitcast_ln15_fu_1336_p1;
wire   [4:0] lshr_ln5_2_fu_1625_p4;
wire   [31:0] grp_fu_2771_p2;
reg   [31:0] grp_fu_2771_p0;
reg   [31:0] grp_fu_2771_p1;
reg    grp_fu_2771_ce;
wire   [31:0] grp_fu_2775_p2;
reg   [31:0] grp_fu_2775_p0;
reg   [31:0] grp_fu_2775_p1;
reg    grp_fu_2775_ce;
reg   [41:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 42'd1;
#0 grp_bicg_Pipeline_lprd_2_fu_1096_ap_start_reg = 1'b0;
#0 grp_bicg_Pipeline_lp1_fu_1107_ap_start_reg = 1'b0;
#0 grp_bicg_Pipeline_lpwr_fu_1247_ap_start_reg = 1'b0;
#0 grp_bicg_Pipeline_lp4_fu_1259_ap_start_reg = 1'b0;
#0 i_fu_128 = 7'd0;
#0 i_2_fu_432 = 7'd0;
end

bicg_buff_A_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
buff_A_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff_A_address0),
    .ce0(buff_A_ce0),
    .we0(buff_A_we0),
    .d0(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_d0),
    .q0(buff_A_q0),
    .address1(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address1),
    .ce1(buff_A_ce1),
    .q1(buff_A_q1),
    .address2(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address2),
    .ce2(buff_A_ce2),
    .q2(buff_A_q2),
    .address3(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address3),
    .ce3(buff_A_ce3),
    .q3(buff_A_q3),
    .address4(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address4),
    .ce4(buff_A_ce4),
    .q4(buff_A_q4),
    .address5(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address5),
    .ce5(buff_A_ce5),
    .q5(buff_A_q5),
    .address6(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address6),
    .ce6(buff_A_ce6),
    .q6(buff_A_q6),
    .address7(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address7),
    .ce7(buff_A_ce7),
    .q7(buff_A_q7),
    .address8(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address8),
    .ce8(buff_A_ce8),
    .q8(buff_A_q8),
    .address9(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address9),
    .ce9(buff_A_ce9),
    .q9(buff_A_q9),
    .address10(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address10),
    .ce10(buff_A_ce10),
    .q10(buff_A_q10)
);

bicg_buff_A_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
buff_A_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff_A_1_address0),
    .ce0(buff_A_1_ce0),
    .we0(buff_A_1_we0),
    .d0(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_d0),
    .q0(buff_A_1_q0),
    .address1(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address1),
    .ce1(buff_A_1_ce1),
    .q1(buff_A_1_q1),
    .address2(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address2),
    .ce2(buff_A_1_ce2),
    .q2(buff_A_1_q2),
    .address3(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address3),
    .ce3(buff_A_1_ce3),
    .q3(buff_A_1_q3),
    .address4(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address4),
    .ce4(buff_A_1_ce4),
    .q4(buff_A_1_q4),
    .address5(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address5),
    .ce5(buff_A_1_ce5),
    .q5(buff_A_1_q5),
    .address6(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address6),
    .ce6(buff_A_1_ce6),
    .q6(buff_A_1_q6),
    .address7(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address7),
    .ce7(buff_A_1_ce7),
    .q7(buff_A_1_q7),
    .address8(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address8),
    .ce8(buff_A_1_ce8),
    .q8(buff_A_1_q8),
    .address9(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address9),
    .ce9(buff_A_1_ce9),
    .q9(buff_A_1_q9),
    .address10(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address10),
    .ce10(buff_A_1_ce10),
    .q10(buff_A_1_q10)
);

bicg_buff_p_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buff_p_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff_p_address0),
    .ce0(buff_p_ce0),
    .we0(buff_p_we0),
    .d0(bitcast_ln14_fu_1330_p1),
    .q0(buff_p_q0)
);

bicg_buff_p_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buff_p_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff_p_1_address0),
    .ce0(buff_p_1_ce0),
    .we0(buff_p_1_we0),
    .d0(bitcast_ln14_fu_1330_p1),
    .q0(buff_p_1_q0)
);

bicg_buff_p_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buff_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff_r_address0),
    .ce0(buff_r_ce0),
    .we0(buff_r_we0),
    .d0(bitcast_ln15_fu_1336_p1),
    .q0(buff_r_q0)
);

bicg_buff_p_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buff_r_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff_r_1_address0),
    .ce0(buff_r_1_ce0),
    .we0(buff_r_1_we0),
    .d0(bitcast_ln15_fu_1336_p1),
    .q0(buff_r_1_q0)
);

bicg_buff_s_out_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buff_s_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff_s_out_address0),
    .ce0(buff_s_out_ce0),
    .we0(buff_s_out_we0),
    .d0(buff_s_out_d0),
    .q0(buff_s_out_q0),
    .address1(buff_s_out_address1),
    .ce1(buff_s_out_ce1),
    .we1(buff_s_out_we1),
    .d1(buff_s_out_d1),
    .q1(buff_s_out_q1)
);

bicg_buff_s_out_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buff_s_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff_s_out_1_address0),
    .ce0(buff_s_out_1_ce0),
    .we0(buff_s_out_1_we0),
    .d0(buff_s_out_1_d0),
    .q0(buff_s_out_1_q0),
    .address1(buff_s_out_1_address1),
    .ce1(buff_s_out_1_ce1),
    .we1(buff_s_out_1_we1),
    .d1(buff_s_out_1_d1),
    .q1(buff_s_out_1_q1)
);

bicg_buff_p_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buff_q_out_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff_q_out_address0),
    .ce0(buff_q_out_ce0),
    .we0(buff_q_out_we0),
    .d0(buff_q_out_d0),
    .q0(buff_q_out_q0)
);

bicg_buff_p_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
buff_q_out_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buff_q_out_1_address0),
    .ce0(buff_q_out_1_ce0),
    .we0(buff_q_out_1_we0),
    .d0(buff_q_out_1_d0),
    .q0(buff_q_out_1_q0)
);

bicg_bicg_Pipeline_lprd_2 grp_bicg_Pipeline_lprd_2_fu_1096(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bicg_Pipeline_lprd_2_fu_1096_ap_start),
    .ap_done(grp_bicg_Pipeline_lprd_2_fu_1096_ap_done),
    .ap_idle(grp_bicg_Pipeline_lprd_2_fu_1096_ap_idle),
    .ap_ready(grp_bicg_Pipeline_lprd_2_fu_1096_ap_ready),
    .i(trunc_ln13_reg_2055),
    .A_0_address0(grp_bicg_Pipeline_lprd_2_fu_1096_A_0_address0),
    .A_0_ce0(grp_bicg_Pipeline_lprd_2_fu_1096_A_0_ce0),
    .A_0_q0(A_0_q0),
    .A_1_address0(grp_bicg_Pipeline_lprd_2_fu_1096_A_1_address0),
    .A_1_ce0(grp_bicg_Pipeline_lprd_2_fu_1096_A_1_ce0),
    .A_1_q0(A_1_q0),
    .buff_A_address0(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_address0),
    .buff_A_ce0(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_ce0),
    .buff_A_we0(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_we0),
    .buff_A_d0(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_d0),
    .buff_A_1_address0(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_address0),
    .buff_A_1_ce0(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_ce0),
    .buff_A_1_we0(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_we0),
    .buff_A_1_d0(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_d0)
);

bicg_bicg_Pipeline_lp1 grp_bicg_Pipeline_lp1_fu_1107(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bicg_Pipeline_lp1_fu_1107_ap_start),
    .ap_done(grp_bicg_Pipeline_lp1_fu_1107_ap_done),
    .ap_idle(grp_bicg_Pipeline_lp1_fu_1107_ap_idle),
    .ap_ready(grp_bicg_Pipeline_lp1_fu_1107_ap_ready),
    .buff_s_out_1_load_31(buff_s_out_1_load_31_reg_2733),
    .buff_s_out_load_31(buff_s_out_load_31_reg_2728),
    .buff_s_out_1_load_30(buff_s_out_1_load_30_reg_2723),
    .buff_s_out_load_30(buff_s_out_load_30_reg_2718),
    .buff_s_out_1_load_29(buff_s_out_1_load_29_reg_2713),
    .buff_s_out_load_29(buff_s_out_load_29_reg_2708),
    .buff_s_out_1_load_28(buff_s_out_1_load_28_reg_2703),
    .buff_s_out_load_28(buff_s_out_load_28_reg_2698),
    .buff_s_out_1_load_27(buff_s_out_1_load_27_reg_2673),
    .buff_s_out_load_27(buff_s_out_load_27_reg_2668),
    .buff_s_out_1_load_26(buff_s_out_1_load_26_reg_2663),
    .buff_s_out_load_26(buff_s_out_load_26_reg_2658),
    .buff_s_out_1_load_25(buff_s_out_1_load_25_reg_2633),
    .buff_s_out_load_25(buff_s_out_load_25_reg_2628),
    .buff_s_out_1_load_24(buff_s_out_1_load_24_reg_2623),
    .buff_s_out_load_24(buff_s_out_load_24_reg_2618),
    .buff_s_out_1_load_23(buff_s_out_1_load_23_reg_2593),
    .buff_s_out_load_23(buff_s_out_load_23_reg_2588),
    .buff_s_out_1_load_22(buff_s_out_1_load_22_reg_2583),
    .buff_s_out_load_22(buff_s_out_load_22_reg_2578),
    .buff_s_out_1_load_21(buff_s_out_1_load_21_reg_2553),
    .buff_s_out_load_21(buff_s_out_load_21_reg_2548),
    .buff_s_out_1_load_20(buff_s_out_1_load_20_reg_2543),
    .buff_s_out_load_20(buff_s_out_load_20_reg_2538),
    .buff_s_out_1_load_19(buff_s_out_1_load_19_reg_2513),
    .buff_s_out_load_19(buff_s_out_load_19_reg_2508),
    .buff_s_out_1_load_18(buff_s_out_1_load_18_reg_2503),
    .buff_s_out_load_18(buff_s_out_load_18_reg_2498),
    .buff_s_out_1_load_17(buff_s_out_1_load_17_reg_2473),
    .buff_s_out_load_17(buff_s_out_load_17_reg_2468),
    .buff_s_out_1_load_16(buff_s_out_1_load_16_reg_2463),
    .buff_s_out_load_16(buff_s_out_load_16_reg_2458),
    .buff_s_out_1_load_15(buff_s_out_1_load_15_reg_2433),
    .buff_s_out_load_15(buff_s_out_load_15_reg_2428),
    .buff_s_out_1_load_14(buff_s_out_1_load_14_reg_2423),
    .buff_s_out_load_14(buff_s_out_load_14_reg_2418),
    .buff_s_out_1_load_13(buff_s_out_1_load_13_reg_2393),
    .buff_s_out_load_13(buff_s_out_load_13_reg_2388),
    .buff_s_out_1_load_12(buff_s_out_1_load_12_reg_2383),
    .buff_s_out_load_12(buff_s_out_load_12_reg_2378),
    .buff_s_out_1_load_11(buff_s_out_1_load_11_reg_2353),
    .buff_s_out_load_11(buff_s_out_load_11_reg_2348),
    .buff_s_out_1_load_10(buff_s_out_1_load_10_reg_2343),
    .buff_s_out_load_10(buff_s_out_load_10_reg_2338),
    .buff_s_out_1_load_9(buff_s_out_1_load_9_reg_2313),
    .buff_s_out_load_9(buff_s_out_load_9_reg_2308),
    .buff_s_out_1_load_8(buff_s_out_1_load_8_reg_2303),
    .buff_s_out_load_8(buff_s_out_load_8_reg_2298),
    .buff_s_out_1_load_7(buff_s_out_1_load_7_reg_2273),
    .buff_s_out_load_7(buff_s_out_load_7_reg_2268),
    .buff_s_out_1_load_6(buff_s_out_1_load_6_reg_2263),
    .buff_s_out_load_6(buff_s_out_load_6_reg_2258),
    .buff_s_out_1_load_5(buff_s_out_1_load_5_reg_2233),
    .buff_s_out_load_5(buff_s_out_load_5_reg_2228),
    .buff_s_out_1_load_4(buff_s_out_1_load_4_reg_2223),
    .buff_s_out_load_4(buff_s_out_load_4_reg_2218),
    .buff_s_out_1_load_3(buff_s_out_1_load_3_reg_2193),
    .buff_s_out_load_3(buff_s_out_load_3_reg_2188),
    .buff_s_out_1_load_2(buff_s_out_1_load_2_reg_2183),
    .buff_s_out_load_2(buff_s_out_load_2_reg_2178),
    .buff_s_out_1_load_1(buff_s_out_1_load_1_reg_2153),
    .buff_s_out_load_1(buff_s_out_load_1_reg_2148),
    .buff_s_out_1_load(buff_s_out_1_load_reg_2143),
    .buff_s_out_load(buff_s_out_load_reg_2138),
    .buff_A_address0(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address0),
    .buff_A_ce0(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce0),
    .buff_A_q0(buff_A_q0),
    .buff_A_address1(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address1),
    .buff_A_ce1(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce1),
    .buff_A_q1(buff_A_q1),
    .buff_A_address2(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address2),
    .buff_A_ce2(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce2),
    .buff_A_q2(buff_A_q2),
    .buff_A_address3(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address3),
    .buff_A_ce3(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce3),
    .buff_A_q3(buff_A_q3),
    .buff_A_address4(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address4),
    .buff_A_ce4(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce4),
    .buff_A_q4(buff_A_q4),
    .buff_A_address5(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address5),
    .buff_A_ce5(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce5),
    .buff_A_q5(buff_A_q5),
    .buff_A_address6(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address6),
    .buff_A_ce6(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce6),
    .buff_A_q6(buff_A_q6),
    .buff_A_address7(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address7),
    .buff_A_ce7(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce7),
    .buff_A_q7(buff_A_q7),
    .buff_A_address8(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address8),
    .buff_A_ce8(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce8),
    .buff_A_q8(buff_A_q8),
    .buff_A_address9(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address9),
    .buff_A_ce9(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce9),
    .buff_A_q9(buff_A_q9),
    .buff_A_address10(grp_bicg_Pipeline_lp1_fu_1107_buff_A_address10),
    .buff_A_ce10(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce10),
    .buff_A_q10(buff_A_q10),
    .buff_A_1_address0(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address0),
    .buff_A_1_ce0(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce0),
    .buff_A_1_q0(buff_A_1_q0),
    .buff_A_1_address1(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address1),
    .buff_A_1_ce1(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce1),
    .buff_A_1_q1(buff_A_1_q1),
    .buff_A_1_address2(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address2),
    .buff_A_1_ce2(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce2),
    .buff_A_1_q2(buff_A_1_q2),
    .buff_A_1_address3(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address3),
    .buff_A_1_ce3(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce3),
    .buff_A_1_q3(buff_A_1_q3),
    .buff_A_1_address4(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address4),
    .buff_A_1_ce4(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce4),
    .buff_A_1_q4(buff_A_1_q4),
    .buff_A_1_address5(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address5),
    .buff_A_1_ce5(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce5),
    .buff_A_1_q5(buff_A_1_q5),
    .buff_A_1_address6(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address6),
    .buff_A_1_ce6(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce6),
    .buff_A_1_q6(buff_A_1_q6),
    .buff_A_1_address7(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address7),
    .buff_A_1_ce7(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce7),
    .buff_A_1_q7(buff_A_1_q7),
    .buff_A_1_address8(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address8),
    .buff_A_1_ce8(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce8),
    .buff_A_1_q8(buff_A_1_q8),
    .buff_A_1_address9(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address9),
    .buff_A_1_ce9(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce9),
    .buff_A_1_q9(buff_A_1_q9),
    .buff_A_1_address10(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address10),
    .buff_A_1_ce10(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce10),
    .buff_A_1_q10(buff_A_1_q10),
    .buff_r_address0(grp_bicg_Pipeline_lp1_fu_1107_buff_r_address0),
    .buff_r_ce0(grp_bicg_Pipeline_lp1_fu_1107_buff_r_ce0),
    .buff_r_q0(buff_r_q0),
    .buff_r_1_address0(grp_bicg_Pipeline_lp1_fu_1107_buff_r_1_address0),
    .buff_r_1_ce0(grp_bicg_Pipeline_lp1_fu_1107_buff_r_1_ce0),
    .buff_r_1_q0(buff_r_1_q0),
    .add_6381_out(grp_bicg_Pipeline_lp1_fu_1107_add_6381_out),
    .add_6381_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_6381_out_ap_vld),
    .add_6280_out(grp_bicg_Pipeline_lp1_fu_1107_add_6280_out),
    .add_6280_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_6280_out_ap_vld),
    .add_6179_out(grp_bicg_Pipeline_lp1_fu_1107_add_6179_out),
    .add_6179_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_6179_out_ap_vld),
    .add_6078_out(grp_bicg_Pipeline_lp1_fu_1107_add_6078_out),
    .add_6078_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_6078_out_ap_vld),
    .add_5977_out(grp_bicg_Pipeline_lp1_fu_1107_add_5977_out),
    .add_5977_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_5977_out_ap_vld),
    .add_5876_out(grp_bicg_Pipeline_lp1_fu_1107_add_5876_out),
    .add_5876_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_5876_out_ap_vld),
    .add_5775_out(grp_bicg_Pipeline_lp1_fu_1107_add_5775_out),
    .add_5775_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_5775_out_ap_vld),
    .add_5674_out(grp_bicg_Pipeline_lp1_fu_1107_add_5674_out),
    .add_5674_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_5674_out_ap_vld),
    .add_5573_out(grp_bicg_Pipeline_lp1_fu_1107_add_5573_out),
    .add_5573_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_5573_out_ap_vld),
    .add_5472_out(grp_bicg_Pipeline_lp1_fu_1107_add_5472_out),
    .add_5472_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_5472_out_ap_vld),
    .add_5371_out(grp_bicg_Pipeline_lp1_fu_1107_add_5371_out),
    .add_5371_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_5371_out_ap_vld),
    .add_5270_out(grp_bicg_Pipeline_lp1_fu_1107_add_5270_out),
    .add_5270_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_5270_out_ap_vld),
    .add_5169_out(grp_bicg_Pipeline_lp1_fu_1107_add_5169_out),
    .add_5169_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_5169_out_ap_vld),
    .add_5068_out(grp_bicg_Pipeline_lp1_fu_1107_add_5068_out),
    .add_5068_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_5068_out_ap_vld),
    .add_4967_out(grp_bicg_Pipeline_lp1_fu_1107_add_4967_out),
    .add_4967_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_4967_out_ap_vld),
    .add_4866_out(grp_bicg_Pipeline_lp1_fu_1107_add_4866_out),
    .add_4866_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_4866_out_ap_vld),
    .add_4765_out(grp_bicg_Pipeline_lp1_fu_1107_add_4765_out),
    .add_4765_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_4765_out_ap_vld),
    .add_4664_out(grp_bicg_Pipeline_lp1_fu_1107_add_4664_out),
    .add_4664_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_4664_out_ap_vld),
    .add_4563_out(grp_bicg_Pipeline_lp1_fu_1107_add_4563_out),
    .add_4563_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_4563_out_ap_vld),
    .add_4462_out(grp_bicg_Pipeline_lp1_fu_1107_add_4462_out),
    .add_4462_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_4462_out_ap_vld),
    .add_4361_out(grp_bicg_Pipeline_lp1_fu_1107_add_4361_out),
    .add_4361_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_4361_out_ap_vld),
    .add_4260_out(grp_bicg_Pipeline_lp1_fu_1107_add_4260_out),
    .add_4260_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_4260_out_ap_vld),
    .add_4159_out(grp_bicg_Pipeline_lp1_fu_1107_add_4159_out),
    .add_4159_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_4159_out_ap_vld),
    .add_4058_out(grp_bicg_Pipeline_lp1_fu_1107_add_4058_out),
    .add_4058_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_4058_out_ap_vld),
    .add_3957_out(grp_bicg_Pipeline_lp1_fu_1107_add_3957_out),
    .add_3957_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_3957_out_ap_vld),
    .add_3856_out(grp_bicg_Pipeline_lp1_fu_1107_add_3856_out),
    .add_3856_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_3856_out_ap_vld),
    .add_3755_out(grp_bicg_Pipeline_lp1_fu_1107_add_3755_out),
    .add_3755_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_3755_out_ap_vld),
    .add_3654_out(grp_bicg_Pipeline_lp1_fu_1107_add_3654_out),
    .add_3654_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_3654_out_ap_vld),
    .add_3553_out(grp_bicg_Pipeline_lp1_fu_1107_add_3553_out),
    .add_3553_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_3553_out_ap_vld),
    .add_3452_out(grp_bicg_Pipeline_lp1_fu_1107_add_3452_out),
    .add_3452_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_3452_out_ap_vld),
    .add_3351_out(grp_bicg_Pipeline_lp1_fu_1107_add_3351_out),
    .add_3351_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_3351_out_ap_vld),
    .add_3250_out(grp_bicg_Pipeline_lp1_fu_1107_add_3250_out),
    .add_3250_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_3250_out_ap_vld),
    .add_3149_out(grp_bicg_Pipeline_lp1_fu_1107_add_3149_out),
    .add_3149_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_3149_out_ap_vld),
    .add_3048_out(grp_bicg_Pipeline_lp1_fu_1107_add_3048_out),
    .add_3048_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_3048_out_ap_vld),
    .add_2947_out(grp_bicg_Pipeline_lp1_fu_1107_add_2947_out),
    .add_2947_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_2947_out_ap_vld),
    .add_2846_out(grp_bicg_Pipeline_lp1_fu_1107_add_2846_out),
    .add_2846_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_2846_out_ap_vld),
    .add_2745_out(grp_bicg_Pipeline_lp1_fu_1107_add_2745_out),
    .add_2745_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_2745_out_ap_vld),
    .add_2644_out(grp_bicg_Pipeline_lp1_fu_1107_add_2644_out),
    .add_2644_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_2644_out_ap_vld),
    .add_2543_out(grp_bicg_Pipeline_lp1_fu_1107_add_2543_out),
    .add_2543_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_2543_out_ap_vld),
    .add_2442_out(grp_bicg_Pipeline_lp1_fu_1107_add_2442_out),
    .add_2442_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_2442_out_ap_vld),
    .add_2341_out(grp_bicg_Pipeline_lp1_fu_1107_add_2341_out),
    .add_2341_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_2341_out_ap_vld),
    .add_2240_out(grp_bicg_Pipeline_lp1_fu_1107_add_2240_out),
    .add_2240_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_2240_out_ap_vld),
    .add_2139_out(grp_bicg_Pipeline_lp1_fu_1107_add_2139_out),
    .add_2139_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_2139_out_ap_vld),
    .add_2038_out(grp_bicg_Pipeline_lp1_fu_1107_add_2038_out),
    .add_2038_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_2038_out_ap_vld),
    .add_1937_out(grp_bicg_Pipeline_lp1_fu_1107_add_1937_out),
    .add_1937_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_1937_out_ap_vld),
    .add_1836_out(grp_bicg_Pipeline_lp1_fu_1107_add_1836_out),
    .add_1836_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_1836_out_ap_vld),
    .add_1735_out(grp_bicg_Pipeline_lp1_fu_1107_add_1735_out),
    .add_1735_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_1735_out_ap_vld),
    .add_1634_out(grp_bicg_Pipeline_lp1_fu_1107_add_1634_out),
    .add_1634_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_1634_out_ap_vld),
    .add_1533_out(grp_bicg_Pipeline_lp1_fu_1107_add_1533_out),
    .add_1533_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_1533_out_ap_vld),
    .add_1432_out(grp_bicg_Pipeline_lp1_fu_1107_add_1432_out),
    .add_1432_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_1432_out_ap_vld),
    .add_1331_out(grp_bicg_Pipeline_lp1_fu_1107_add_1331_out),
    .add_1331_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_1331_out_ap_vld),
    .add_1230_out(grp_bicg_Pipeline_lp1_fu_1107_add_1230_out),
    .add_1230_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_1230_out_ap_vld),
    .add_1129_out(grp_bicg_Pipeline_lp1_fu_1107_add_1129_out),
    .add_1129_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_1129_out_ap_vld),
    .add_1028_out(grp_bicg_Pipeline_lp1_fu_1107_add_1028_out),
    .add_1028_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_1028_out_ap_vld),
    .add_927_out(grp_bicg_Pipeline_lp1_fu_1107_add_927_out),
    .add_927_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_927_out_ap_vld),
    .add_826_out(grp_bicg_Pipeline_lp1_fu_1107_add_826_out),
    .add_826_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_826_out_ap_vld),
    .add_725_out(grp_bicg_Pipeline_lp1_fu_1107_add_725_out),
    .add_725_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_725_out_ap_vld),
    .add_624_out(grp_bicg_Pipeline_lp1_fu_1107_add_624_out),
    .add_624_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_624_out_ap_vld),
    .add_523_out(grp_bicg_Pipeline_lp1_fu_1107_add_523_out),
    .add_523_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_523_out_ap_vld),
    .add_422_out(grp_bicg_Pipeline_lp1_fu_1107_add_422_out),
    .add_422_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_422_out_ap_vld),
    .add_321_out(grp_bicg_Pipeline_lp1_fu_1107_add_321_out),
    .add_321_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_321_out_ap_vld),
    .add_220_out(grp_bicg_Pipeline_lp1_fu_1107_add_220_out),
    .add_220_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_220_out_ap_vld),
    .add_119_out(grp_bicg_Pipeline_lp1_fu_1107_add_119_out),
    .add_119_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add_119_out_ap_vld),
    .add18_out(grp_bicg_Pipeline_lp1_fu_1107_add18_out),
    .add18_out_ap_vld(grp_bicg_Pipeline_lp1_fu_1107_add18_out_ap_vld),
    .grp_fu_2771_p_din0(grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_din0),
    .grp_fu_2771_p_din1(grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_din1),
    .grp_fu_2771_p_opcode(grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_opcode),
    .grp_fu_2771_p_dout0(grp_fu_2771_p2),
    .grp_fu_2771_p_ce(grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_ce),
    .grp_fu_2775_p_din0(grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_din0),
    .grp_fu_2775_p_din1(grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_din1),
    .grp_fu_2775_p_dout0(grp_fu_2775_p2),
    .grp_fu_2775_p_ce(grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_ce)
);

bicg_bicg_Pipeline_lpwr grp_bicg_Pipeline_lpwr_fu_1247(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bicg_Pipeline_lpwr_fu_1247_ap_start),
    .ap_done(grp_bicg_Pipeline_lpwr_fu_1247_ap_done),
    .ap_idle(grp_bicg_Pipeline_lpwr_fu_1247_ap_idle),
    .ap_ready(grp_bicg_Pipeline_lpwr_fu_1247_ap_ready),
    .s_out_din(grp_bicg_Pipeline_lpwr_fu_1247_s_out_din),
    .s_out_full_n(s_out_full_n),
    .s_out_write(grp_bicg_Pipeline_lpwr_fu_1247_s_out_write),
    .q_out_din(grp_bicg_Pipeline_lpwr_fu_1247_q_out_din),
    .q_out_full_n(q_out_full_n),
    .q_out_write(grp_bicg_Pipeline_lpwr_fu_1247_q_out_write),
    .buff_s_out_address0(grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_address0),
    .buff_s_out_ce0(grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_ce0),
    .buff_s_out_q0(buff_s_out_q0),
    .buff_q_out_address0(grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_address0),
    .buff_q_out_ce0(grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_ce0),
    .buff_q_out_q0(buff_q_out_q0),
    .buff_s_out_1_address0(grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_1_address0),
    .buff_s_out_1_ce0(grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_1_ce0),
    .buff_s_out_1_q0(buff_s_out_1_q0),
    .buff_q_out_1_address0(grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_1_address0),
    .buff_q_out_1_ce0(grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_1_ce0),
    .buff_q_out_1_q0(buff_q_out_1_q0)
);

bicg_bicg_Pipeline_lp4 grp_bicg_Pipeline_lp4_fu_1259(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bicg_Pipeline_lp4_fu_1259_ap_start),
    .ap_done(grp_bicg_Pipeline_lp4_fu_1259_ap_done),
    .ap_idle(grp_bicg_Pipeline_lp4_fu_1259_ap_idle),
    .ap_ready(grp_bicg_Pipeline_lp4_fu_1259_ap_ready),
    .select_ln31(select_ln31_reg_2766),
    .i_2(trunc_ln29_reg_2738),
    .buff_A_address0(grp_bicg_Pipeline_lp4_fu_1259_buff_A_address0),
    .buff_A_ce0(grp_bicg_Pipeline_lp4_fu_1259_buff_A_ce0),
    .buff_A_q0(buff_A_q0),
    .buff_A_1_address0(grp_bicg_Pipeline_lp4_fu_1259_buff_A_1_address0),
    .buff_A_1_ce0(grp_bicg_Pipeline_lp4_fu_1259_buff_A_1_ce0),
    .buff_A_1_q0(buff_A_1_q0),
    .buff_p_address0(grp_bicg_Pipeline_lp4_fu_1259_buff_p_address0),
    .buff_p_ce0(grp_bicg_Pipeline_lp4_fu_1259_buff_p_ce0),
    .buff_p_q0(buff_p_q0),
    .buff_p_1_address0(grp_bicg_Pipeline_lp4_fu_1259_buff_p_1_address0),
    .buff_p_1_ce0(grp_bicg_Pipeline_lp4_fu_1259_buff_p_1_ce0),
    .buff_p_1_q0(buff_p_1_q0),
    .p_out(grp_bicg_Pipeline_lp4_fu_1259_p_out),
    .p_out_ap_vld(grp_bicg_Pipeline_lp4_fu_1259_p_out_ap_vld),
    .grp_fu_2771_p_din0(grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_din0),
    .grp_fu_2771_p_din1(grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_din1),
    .grp_fu_2771_p_opcode(grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_opcode),
    .grp_fu_2771_p_dout0(grp_fu_2771_p2),
    .grp_fu_2771_p_ce(grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_ce),
    .grp_fu_2775_p_din0(grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_din0),
    .grp_fu_2775_p_din1(grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_din1),
    .grp_fu_2775_p_dout0(grp_fu_2775_p2),
    .grp_fu_2775_p_ce(grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_ce)
);

bicg_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U199(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2771_p0),
    .din1(grp_fu_2771_p1),
    .ce(grp_fu_2771_ce),
    .dout(grp_fu_2771_p2)
);

bicg_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2775_p0),
    .din1(grp_fu_2775_p1),
    .ce(grp_fu_2775_ce),
    .dout(grp_fu_2775_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bicg_Pipeline_lp1_fu_1107_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_bicg_Pipeline_lp1_fu_1107_ap_start_reg <= 1'b1;
        end else if ((grp_bicg_Pipeline_lp1_fu_1107_ap_ready == 1'b1)) begin
            grp_bicg_Pipeline_lp1_fu_1107_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bicg_Pipeline_lp4_fu_1259_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state39)) begin
            grp_bicg_Pipeline_lp4_fu_1259_ap_start_reg <= 1'b1;
        end else if ((grp_bicg_Pipeline_lp4_fu_1259_ap_ready == 1'b1)) begin
            grp_bicg_Pipeline_lp4_fu_1259_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bicg_Pipeline_lprd_2_fu_1096_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_bicg_Pipeline_lprd_2_fu_1096_ap_start_reg <= 1'b1;
        end else if ((grp_bicg_Pipeline_lprd_2_fu_1096_ap_ready == 1'b1)) begin
            grp_bicg_Pipeline_lprd_2_fu_1096_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bicg_Pipeline_lpwr_fu_1247_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state38) & (icmp_ln29_fu_1609_p2 == 1'd1))) begin
            grp_bicg_Pipeline_lpwr_fu_1247_ap_start_reg <= 1'b1;
        end else if ((grp_bicg_Pipeline_lpwr_fu_1247_ap_ready == 1'b1)) begin
            grp_bicg_Pipeline_lpwr_fu_1247_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln13_fu_1282_p2 == 1'd1))) begin
        i_2_fu_432 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        i_2_fu_432 <= add_ln29_reg_2746;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_128 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i_fu_128 <= add_ln13_reg_2063;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln13_reg_2063 <= add_ln13_fu_1288_p2;
        lshr_ln5_reg_2072 <= {{i_fu_128[5:1]}};
        trunc_ln13_1_reg_2068 <= trunc_ln13_1_fu_1300_p1;
        trunc_ln13_reg_2055 <= trunc_ln13_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        add_ln29_reg_2746 <= add_ln29_fu_1615_p2;
        buff_q_out_1_addr_1_reg_2761 <= zext_ln5_1_fu_1635_p1;
        buff_q_out_addr_1_reg_2756 <= zext_ln5_1_fu_1635_p1;
        trunc_ln29_1_reg_2751 <= trunc_ln29_1_fu_1621_p1;
        trunc_ln29_reg_2738 <= trunc_ln29_fu_1605_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_s_out_1_load_10_reg_2343 <= buff_s_out_1_q0;
        buff_s_out_1_load_11_reg_2353 <= buff_s_out_1_q1;
        buff_s_out_load_10_reg_2338 <= buff_s_out_q0;
        buff_s_out_load_11_reg_2348 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buff_s_out_1_load_12_reg_2383 <= buff_s_out_1_q0;
        buff_s_out_1_load_13_reg_2393 <= buff_s_out_1_q1;
        buff_s_out_load_12_reg_2378 <= buff_s_out_q0;
        buff_s_out_load_13_reg_2388 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        buff_s_out_1_load_14_reg_2423 <= buff_s_out_1_q0;
        buff_s_out_1_load_15_reg_2433 <= buff_s_out_1_q1;
        buff_s_out_load_14_reg_2418 <= buff_s_out_q0;
        buff_s_out_load_15_reg_2428 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        buff_s_out_1_load_16_reg_2463 <= buff_s_out_1_q0;
        buff_s_out_1_load_17_reg_2473 <= buff_s_out_1_q1;
        buff_s_out_load_16_reg_2458 <= buff_s_out_q0;
        buff_s_out_load_17_reg_2468 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buff_s_out_1_load_18_reg_2503 <= buff_s_out_1_q0;
        buff_s_out_1_load_19_reg_2513 <= buff_s_out_1_q1;
        buff_s_out_load_18_reg_2498 <= buff_s_out_q0;
        buff_s_out_load_19_reg_2508 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        buff_s_out_1_load_1_reg_2153 <= buff_s_out_1_q0;
        buff_s_out_1_load_reg_2143 <= buff_s_out_1_q1;
        buff_s_out_load_1_reg_2148 <= buff_s_out_q0;
        buff_s_out_load_reg_2138 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        buff_s_out_1_load_20_reg_2543 <= buff_s_out_1_q0;
        buff_s_out_1_load_21_reg_2553 <= buff_s_out_1_q1;
        buff_s_out_load_20_reg_2538 <= buff_s_out_q0;
        buff_s_out_load_21_reg_2548 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        buff_s_out_1_load_22_reg_2583 <= buff_s_out_1_q0;
        buff_s_out_1_load_23_reg_2593 <= buff_s_out_1_q1;
        buff_s_out_load_22_reg_2578 <= buff_s_out_q0;
        buff_s_out_load_23_reg_2588 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        buff_s_out_1_load_24_reg_2623 <= buff_s_out_1_q0;
        buff_s_out_1_load_25_reg_2633 <= buff_s_out_1_q1;
        buff_s_out_load_24_reg_2618 <= buff_s_out_q0;
        buff_s_out_load_25_reg_2628 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        buff_s_out_1_load_26_reg_2663 <= buff_s_out_1_q0;
        buff_s_out_1_load_27_reg_2673 <= buff_s_out_1_q1;
        buff_s_out_load_26_reg_2658 <= buff_s_out_q0;
        buff_s_out_load_27_reg_2668 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        buff_s_out_1_load_28_reg_2703 <= buff_s_out_1_q0;
        buff_s_out_1_load_29_reg_2713 <= buff_s_out_1_q1;
        buff_s_out_load_28_reg_2698 <= buff_s_out_q0;
        buff_s_out_load_29_reg_2708 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buff_s_out_1_load_2_reg_2183 <= buff_s_out_1_q0;
        buff_s_out_1_load_3_reg_2193 <= buff_s_out_1_q1;
        buff_s_out_load_2_reg_2178 <= buff_s_out_q0;
        buff_s_out_load_3_reg_2188 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        buff_s_out_1_load_30_reg_2723 <= buff_s_out_1_q0;
        buff_s_out_1_load_31_reg_2733 <= buff_s_out_1_q1;
        buff_s_out_load_30_reg_2718 <= buff_s_out_q0;
        buff_s_out_load_31_reg_2728 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        buff_s_out_1_load_4_reg_2223 <= buff_s_out_1_q0;
        buff_s_out_1_load_5_reg_2233 <= buff_s_out_1_q1;
        buff_s_out_load_4_reg_2218 <= buff_s_out_q0;
        buff_s_out_load_5_reg_2228 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buff_s_out_1_load_6_reg_2263 <= buff_s_out_1_q0;
        buff_s_out_1_load_7_reg_2273 <= buff_s_out_1_q1;
        buff_s_out_load_6_reg_2258 <= buff_s_out_q0;
        buff_s_out_load_7_reg_2268 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buff_s_out_1_load_8_reg_2303 <= buff_s_out_1_q0;
        buff_s_out_1_load_9_reg_2313 <= buff_s_out_1_q1;
        buff_s_out_load_8_reg_2298 <= buff_s_out_q0;
        buff_s_out_load_9_reg_2308 <= buff_s_out_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        select_ln31_reg_2766 <= select_ln31_fu_1641_p3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_bicg_Pipeline_lp1_fu_1107_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_bicg_Pipeline_lp4_fu_1259_ap_done == 1'b0)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if ((grp_bicg_Pipeline_lpwr_fu_1247_ap_done == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_bicg_Pipeline_lprd_2_fu_1096_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_bicg_Pipeline_lpwr_fu_1247_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_bicg_Pipeline_lpwr_fu_1247_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        buff_A_1_address0 = grp_bicg_Pipeline_lp4_fu_1259_buff_A_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_1_address0 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A_1_address0 = grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_address0;
    end else begin
        buff_A_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        buff_A_1_ce0 = grp_bicg_Pipeline_lp4_fu_1259_buff_A_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_1_ce0 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A_1_ce0 = grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_ce0;
    end else begin
        buff_A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_1_ce1 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce1;
    end else begin
        buff_A_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_1_ce10 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce10;
    end else begin
        buff_A_1_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_1_ce2 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce2;
    end else begin
        buff_A_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_1_ce3 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce3;
    end else begin
        buff_A_1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_1_ce4 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce4;
    end else begin
        buff_A_1_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_1_ce5 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce5;
    end else begin
        buff_A_1_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_1_ce6 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce6;
    end else begin
        buff_A_1_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_1_ce7 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce7;
    end else begin
        buff_A_1_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_1_ce8 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce8;
    end else begin
        buff_A_1_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_1_ce9 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce9;
    end else begin
        buff_A_1_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A_1_we0 = grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_we0;
    end else begin
        buff_A_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        buff_A_address0 = grp_bicg_Pipeline_lp4_fu_1259_buff_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_address0 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A_address0 = grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_address0;
    end else begin
        buff_A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        buff_A_ce0 = grp_bicg_Pipeline_lp4_fu_1259_buff_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_ce0 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A_ce0 = grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_ce0;
    end else begin
        buff_A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_ce1 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce1;
    end else begin
        buff_A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_ce10 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce10;
    end else begin
        buff_A_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_ce2 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce2;
    end else begin
        buff_A_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_ce3 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce3;
    end else begin
        buff_A_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_ce4 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce4;
    end else begin
        buff_A_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_ce5 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce5;
    end else begin
        buff_A_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_ce6 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce6;
    end else begin
        buff_A_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_ce7 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce7;
    end else begin
        buff_A_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_ce8 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce8;
    end else begin
        buff_A_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_A_ce9 = grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce9;
    end else begin
        buff_A_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        buff_A_we0 = grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_we0;
    end else begin
        buff_A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_p_1_address0 = zext_ln5_fu_1319_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        buff_p_1_address0 = grp_bicg_Pipeline_lp4_fu_1259_buff_p_1_address0;
    end else begin
        buff_p_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_p_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        buff_p_1_ce0 = grp_bicg_Pipeline_lp4_fu_1259_buff_p_1_ce0;
    end else begin
        buff_p_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (trunc_ln13_1_reg_2068 == 1'd1))) begin
        buff_p_1_we0 = 1'b1;
    end else begin
        buff_p_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_p_address0 = zext_ln5_fu_1319_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        buff_p_address0 = grp_bicg_Pipeline_lp4_fu_1259_buff_p_address0;
    end else begin
        buff_p_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_p_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        buff_p_ce0 = grp_bicg_Pipeline_lp4_fu_1259_buff_p_ce0;
    end else begin
        buff_p_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (trunc_ln13_1_reg_2068 == 1'd0))) begin
        buff_p_we0 = 1'b1;
    end else begin
        buff_p_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        buff_q_out_1_address0 = buff_q_out_1_addr_1_reg_2761;
    end else if (((1'b1 == ap_CS_fsm_state38) & (icmp_ln29_fu_1609_p2 == 1'd0))) begin
        buff_q_out_1_address0 = zext_ln5_1_fu_1635_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_q_out_1_address0 = zext_ln5_fu_1319_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buff_q_out_1_address0 = grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_1_address0;
    end else begin
        buff_q_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state38) & (icmp_ln29_fu_1609_p2 == 1'd0)))) begin
        buff_q_out_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buff_q_out_1_ce0 = grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_1_ce0;
    end else begin
        buff_q_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        buff_q_out_1_d0 = grp_bicg_Pipeline_lp4_fu_1259_p_out;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_q_out_1_d0 = 32'd0;
    end else begin
        buff_q_out_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (trunc_ln13_1_reg_2068 == 1'd1)) | ((trunc_ln29_1_reg_2751 == 1'd1) & (1'b1 == ap_CS_fsm_state41)))) begin
        buff_q_out_1_we0 = 1'b1;
    end else begin
        buff_q_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        buff_q_out_address0 = buff_q_out_addr_1_reg_2756;
    end else if (((1'b1 == ap_CS_fsm_state38) & (icmp_ln29_fu_1609_p2 == 1'd0))) begin
        buff_q_out_address0 = zext_ln5_1_fu_1635_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_q_out_address0 = zext_ln5_fu_1319_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buff_q_out_address0 = grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_address0;
    end else begin
        buff_q_out_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state38) & (icmp_ln29_fu_1609_p2 == 1'd0)))) begin
        buff_q_out_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buff_q_out_ce0 = grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_ce0;
    end else begin
        buff_q_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        buff_q_out_d0 = grp_bicg_Pipeline_lp4_fu_1259_p_out;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_q_out_d0 = 32'd0;
    end else begin
        buff_q_out_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (trunc_ln13_1_reg_2068 == 1'd0)) | ((trunc_ln29_1_reg_2751 == 1'd0) & (1'b1 == ap_CS_fsm_state41)))) begin
        buff_q_out_we0 = 1'b1;
    end else begin
        buff_q_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_r_1_address0 = zext_ln5_fu_1319_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_r_1_address0 = grp_bicg_Pipeline_lp1_fu_1107_buff_r_1_address0;
    end else begin
        buff_r_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_r_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_r_1_ce0 = grp_bicg_Pipeline_lp1_fu_1107_buff_r_1_ce0;
    end else begin
        buff_r_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (trunc_ln13_1_reg_2068 == 1'd1))) begin
        buff_r_1_we0 = 1'b1;
    end else begin
        buff_r_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_r_address0 = zext_ln5_fu_1319_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_r_address0 = grp_bicg_Pipeline_lp1_fu_1107_buff_r_address0;
    end else begin
        buff_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_r_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        buff_r_ce0 = grp_bicg_Pipeline_lp1_fu_1107_buff_r_ce0;
    end else begin
        buff_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (trunc_ln13_1_reg_2068 == 1'd0))) begin
        buff_r_we0 = 1'b1;
    end else begin
        buff_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_30_reg_2683;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_28_reg_2643;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_26_reg_2603;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_24_reg_2563;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_22_reg_2523;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_20_reg_2483;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_18_reg_2443;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_16_reg_2403;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_14_reg_2363;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_12_reg_2323;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_10_reg_2283;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_8_reg_2243;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_6_reg_2203;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_4_reg_2163;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buff_s_out_1_address0 = buff_s_out_1_addr_2_reg_2123;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        buff_s_out_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        buff_s_out_1_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        buff_s_out_1_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        buff_s_out_1_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buff_s_out_1_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        buff_s_out_1_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buff_s_out_1_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buff_s_out_1_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        buff_s_out_1_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buff_s_out_1_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_s_out_1_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buff_s_out_1_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buff_s_out_1_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buff_s_out_1_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buff_s_out_1_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buff_s_out_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_s_out_1_address0 = zext_ln5_fu_1319_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_s_out_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buff_s_out_1_address0 = grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_1_address0;
    end else begin
        buff_s_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_31_reg_2693;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_29_reg_2653;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_27_reg_2613;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_25_reg_2573;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_23_reg_2533;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_21_reg_2493;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_19_reg_2453;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_17_reg_2413;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_15_reg_2373;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_13_reg_2333;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_11_reg_2293;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_9_reg_2253;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_7_reg_2213;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_5_reg_2173;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buff_s_out_1_address1 = buff_s_out_1_addr_3_reg_2133;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        buff_s_out_1_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        buff_s_out_1_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        buff_s_out_1_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        buff_s_out_1_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buff_s_out_1_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        buff_s_out_1_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buff_s_out_1_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buff_s_out_1_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        buff_s_out_1_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buff_s_out_1_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_s_out_1_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buff_s_out_1_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buff_s_out_1_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buff_s_out_1_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buff_s_out_1_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buff_s_out_1_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_s_out_1_address1 = 64'd0;
    end else begin
        buff_s_out_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state5))) begin
        buff_s_out_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buff_s_out_1_ce0 = grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_1_ce0;
    end else begin
        buff_s_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state5))) begin
        buff_s_out_1_ce1 = 1'b1;
    end else begin
        buff_s_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_6179_out;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_5775_out;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_5371_out;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_4967_out;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_4563_out;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_4159_out;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_3755_out;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_3351_out;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_2947_out;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_2543_out;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_2139_out;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_1735_out;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_1331_out;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_927_out;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_523_out;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        buff_s_out_1_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_119_out;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_s_out_1_d0 = 32'd0;
    end else begin
        buff_s_out_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_6381_out;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_5977_out;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_5573_out;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_5169_out;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_4765_out;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_4361_out;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_3957_out;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_3553_out;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_3149_out;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_2745_out;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_2341_out;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_1937_out;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_1533_out;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_1129_out;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_725_out;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        buff_s_out_1_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_321_out;
    end else begin
        buff_s_out_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | ((1'b1 == ap_CS_fsm_state3) & (trunc_ln13_1_reg_2068 == 1'd1)))) begin
        buff_s_out_1_we0 = 1'b1;
    end else begin
        buff_s_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        buff_s_out_1_we1 = 1'b1;
    end else begin
        buff_s_out_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buff_s_out_address0 = buff_s_out_addr_30_reg_2678;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buff_s_out_address0 = buff_s_out_addr_28_reg_2638;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buff_s_out_address0 = buff_s_out_addr_26_reg_2598;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buff_s_out_address0 = buff_s_out_addr_24_reg_2558;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        buff_s_out_address0 = buff_s_out_addr_22_reg_2518;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buff_s_out_address0 = buff_s_out_addr_20_reg_2478;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buff_s_out_address0 = buff_s_out_addr_18_reg_2438;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buff_s_out_address0 = buff_s_out_addr_16_reg_2398;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buff_s_out_address0 = buff_s_out_addr_14_reg_2358;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff_s_out_address0 = buff_s_out_addr_12_reg_2318;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        buff_s_out_address0 = buff_s_out_addr_10_reg_2278;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_s_out_address0 = buff_s_out_addr_8_reg_2238;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buff_s_out_address0 = buff_s_out_addr_6_reg_2198;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buff_s_out_address0 = buff_s_out_addr_4_reg_2158;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buff_s_out_address0 = buff_s_out_addr_2_reg_2118;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        buff_s_out_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        buff_s_out_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        buff_s_out_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        buff_s_out_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buff_s_out_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        buff_s_out_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buff_s_out_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buff_s_out_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        buff_s_out_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buff_s_out_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_s_out_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buff_s_out_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buff_s_out_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buff_s_out_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buff_s_out_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buff_s_out_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_s_out_address0 = zext_ln5_fu_1319_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_s_out_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buff_s_out_address0 = grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_address0;
    end else begin
        buff_s_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buff_s_out_address1 = buff_s_out_addr_31_reg_2688;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buff_s_out_address1 = buff_s_out_addr_29_reg_2648;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buff_s_out_address1 = buff_s_out_addr_27_reg_2608;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buff_s_out_address1 = buff_s_out_addr_25_reg_2568;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        buff_s_out_address1 = buff_s_out_addr_23_reg_2528;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buff_s_out_address1 = buff_s_out_addr_21_reg_2488;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buff_s_out_address1 = buff_s_out_addr_19_reg_2448;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buff_s_out_address1 = buff_s_out_addr_17_reg_2408;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buff_s_out_address1 = buff_s_out_addr_15_reg_2368;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff_s_out_address1 = buff_s_out_addr_13_reg_2328;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        buff_s_out_address1 = buff_s_out_addr_11_reg_2288;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_s_out_address1 = buff_s_out_addr_9_reg_2248;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buff_s_out_address1 = buff_s_out_addr_7_reg_2208;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buff_s_out_address1 = buff_s_out_addr_5_reg_2168;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buff_s_out_address1 = buff_s_out_addr_3_reg_2128;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        buff_s_out_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        buff_s_out_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        buff_s_out_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        buff_s_out_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        buff_s_out_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        buff_s_out_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buff_s_out_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buff_s_out_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        buff_s_out_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buff_s_out_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buff_s_out_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        buff_s_out_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buff_s_out_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buff_s_out_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buff_s_out_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buff_s_out_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        buff_s_out_address1 = 64'd0;
    end else begin
        buff_s_out_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state5))) begin
        buff_s_out_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        buff_s_out_ce0 = grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_ce0;
    end else begin
        buff_s_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state5))) begin
        buff_s_out_ce1 = 1'b1;
    end else begin
        buff_s_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_6078_out;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_5674_out;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_5270_out;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_4866_out;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_4462_out;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_4058_out;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_3654_out;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_3250_out;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_2846_out;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_2442_out;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_2038_out;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_1634_out;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_1230_out;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_826_out;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add_422_out;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        buff_s_out_d0 = grp_bicg_Pipeline_lp1_fu_1107_add18_out;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buff_s_out_d0 = 32'd0;
    end else begin
        buff_s_out_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_6280_out;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_5876_out;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_5472_out;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_5068_out;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_4664_out;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_4260_out;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_3856_out;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_3452_out;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_3048_out;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_2644_out;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_2240_out;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_1836_out;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_1432_out;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_1028_out;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_624_out;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        buff_s_out_d1 = grp_bicg_Pipeline_lp1_fu_1107_add_220_out;
    end else begin
        buff_s_out_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | ((1'b1 == ap_CS_fsm_state3) & (trunc_ln13_1_reg_2068 == 1'd0)))) begin
        buff_s_out_we0 = 1'b1;
    end else begin
        buff_s_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        buff_s_out_we1 = 1'b1;
    end else begin
        buff_s_out_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_2771_ce = grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2771_ce = grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_ce;
    end else begin
        grp_fu_2771_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_2771_p0 = grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2771_p0 = grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_din0;
    end else begin
        grp_fu_2771_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_2771_p1 = grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2771_p1 = grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_din1;
    end else begin
        grp_fu_2771_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_2775_ce = grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2775_ce = grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_ce;
    end else begin
        grp_fu_2775_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_2775_p0 = grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2775_p0 = grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_din0;
    end else begin
        grp_fu_2775_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_2775_p1 = grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2775_p1 = grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_din1;
    end else begin
        grp_fu_2775_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_ce0 = 1'b1;
    end else begin
        p_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        q_out_write = grp_bicg_Pipeline_lpwr_fu_1247_q_out_write;
    end else begin
        q_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        r_ce0 = 1'b1;
    end else begin
        r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        s_out_write = grp_bicg_Pipeline_lpwr_fu_1247_s_out_write;
    end else begin
        s_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln13_fu_1282_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_bicg_Pipeline_lprd_2_fu_1096_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_bicg_Pipeline_lp1_fu_1107_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & (icmp_ln29_fu_1609_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((grp_bicg_Pipeline_lp4_fu_1259_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state42 : begin
            if (((grp_bicg_Pipeline_lpwr_fu_1247_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_0_address0 = grp_bicg_Pipeline_lprd_2_fu_1096_A_0_address0;

assign A_0_ce0 = grp_bicg_Pipeline_lprd_2_fu_1096_A_0_ce0;

assign A_1_address0 = grp_bicg_Pipeline_lprd_2_fu_1096_A_1_address0;

assign A_1_ce0 = grp_bicg_Pipeline_lprd_2_fu_1096_A_1_ce0;

assign add_ln13_fu_1288_p2 = (i_fu_128 + 7'd1);

assign add_ln29_fu_1615_p2 = (i_2_fu_432 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitcast_ln14_fu_1330_p1 = p_q0;

assign bitcast_ln15_fu_1336_p1 = r_q0;

assign buff_s_out_1_addr_10_reg_2283 = 64'd10;

assign buff_s_out_1_addr_11_reg_2293 = 64'd11;

assign buff_s_out_1_addr_12_reg_2323 = 64'd12;

assign buff_s_out_1_addr_13_reg_2333 = 64'd13;

assign buff_s_out_1_addr_14_reg_2363 = 64'd14;

assign buff_s_out_1_addr_15_reg_2373 = 64'd15;

assign buff_s_out_1_addr_16_reg_2403 = 64'd16;

assign buff_s_out_1_addr_17_reg_2413 = 64'd17;

assign buff_s_out_1_addr_18_reg_2443 = 64'd18;

assign buff_s_out_1_addr_19_reg_2453 = 64'd19;

assign buff_s_out_1_addr_20_reg_2483 = 64'd20;

assign buff_s_out_1_addr_21_reg_2493 = 64'd21;

assign buff_s_out_1_addr_22_reg_2523 = 64'd22;

assign buff_s_out_1_addr_23_reg_2533 = 64'd23;

assign buff_s_out_1_addr_24_reg_2563 = 64'd24;

assign buff_s_out_1_addr_25_reg_2573 = 64'd25;

assign buff_s_out_1_addr_26_reg_2603 = 64'd26;

assign buff_s_out_1_addr_27_reg_2613 = 64'd27;

assign buff_s_out_1_addr_28_reg_2643 = 64'd28;

assign buff_s_out_1_addr_29_reg_2653 = 64'd29;

assign buff_s_out_1_addr_2_reg_2123 = 64'd2;

assign buff_s_out_1_addr_30_reg_2683 = 64'd30;

assign buff_s_out_1_addr_31_reg_2693 = 64'd31;

assign buff_s_out_1_addr_3_reg_2133 = 64'd3;

assign buff_s_out_1_addr_4_reg_2163 = 64'd4;

assign buff_s_out_1_addr_5_reg_2173 = 64'd5;

assign buff_s_out_1_addr_6_reg_2203 = 64'd6;

assign buff_s_out_1_addr_7_reg_2213 = 64'd7;

assign buff_s_out_1_addr_8_reg_2243 = 64'd8;

assign buff_s_out_1_addr_9_reg_2253 = 64'd9;

assign buff_s_out_addr_10_reg_2278 = 64'd10;

assign buff_s_out_addr_11_reg_2288 = 64'd11;

assign buff_s_out_addr_12_reg_2318 = 64'd12;

assign buff_s_out_addr_13_reg_2328 = 64'd13;

assign buff_s_out_addr_14_reg_2358 = 64'd14;

assign buff_s_out_addr_15_reg_2368 = 64'd15;

assign buff_s_out_addr_16_reg_2398 = 64'd16;

assign buff_s_out_addr_17_reg_2408 = 64'd17;

assign buff_s_out_addr_18_reg_2438 = 64'd18;

assign buff_s_out_addr_19_reg_2448 = 64'd19;

assign buff_s_out_addr_20_reg_2478 = 64'd20;

assign buff_s_out_addr_21_reg_2488 = 64'd21;

assign buff_s_out_addr_22_reg_2518 = 64'd22;

assign buff_s_out_addr_23_reg_2528 = 64'd23;

assign buff_s_out_addr_24_reg_2558 = 64'd24;

assign buff_s_out_addr_25_reg_2568 = 64'd25;

assign buff_s_out_addr_26_reg_2598 = 64'd26;

assign buff_s_out_addr_27_reg_2608 = 64'd27;

assign buff_s_out_addr_28_reg_2638 = 64'd28;

assign buff_s_out_addr_29_reg_2648 = 64'd29;

assign buff_s_out_addr_2_reg_2118 = 64'd2;

assign buff_s_out_addr_30_reg_2678 = 64'd30;

assign buff_s_out_addr_31_reg_2688 = 64'd31;

assign buff_s_out_addr_3_reg_2128 = 64'd3;

assign buff_s_out_addr_4_reg_2158 = 64'd4;

assign buff_s_out_addr_5_reg_2168 = 64'd5;

assign buff_s_out_addr_6_reg_2198 = 64'd6;

assign buff_s_out_addr_7_reg_2208 = 64'd7;

assign buff_s_out_addr_8_reg_2238 = 64'd8;

assign buff_s_out_addr_9_reg_2248 = 64'd9;

assign grp_bicg_Pipeline_lp1_fu_1107_ap_start = grp_bicg_Pipeline_lp1_fu_1107_ap_start_reg;

assign grp_bicg_Pipeline_lp4_fu_1259_ap_start = grp_bicg_Pipeline_lp4_fu_1259_ap_start_reg;

assign grp_bicg_Pipeline_lprd_2_fu_1096_ap_start = grp_bicg_Pipeline_lprd_2_fu_1096_ap_start_reg;

assign grp_bicg_Pipeline_lpwr_fu_1247_ap_start = grp_bicg_Pipeline_lpwr_fu_1247_ap_start_reg;

assign icmp_ln13_fu_1282_p2 = ((i_fu_128 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_1609_p2 = ((i_2_fu_432 == 7'd64) ? 1'b1 : 1'b0);

assign lshr_ln5_2_fu_1625_p4 = {{i_2_fu_432[5:1]}};

assign p_address0 = zext_ln13_fu_1294_p1;

assign q_out_din = grp_bicg_Pipeline_lpwr_fu_1247_q_out_din;

assign r_address0 = zext_ln13_fu_1294_p1;

assign s_out_din = grp_bicg_Pipeline_lpwr_fu_1247_s_out_din;

assign select_ln31_fu_1641_p3 = ((trunc_ln29_1_reg_2751[0:0] == 1'b1) ? buff_q_out_1_q0 : buff_q_out_q0);

assign trunc_ln13_1_fu_1300_p1 = i_fu_128[0:0];

assign trunc_ln13_fu_1278_p1 = i_fu_128[5:0];

assign trunc_ln29_1_fu_1621_p1 = i_2_fu_432[0:0];

assign trunc_ln29_fu_1605_p1 = i_2_fu_432[5:0];

assign zext_ln13_fu_1294_p1 = i_fu_128;

assign zext_ln5_1_fu_1635_p1 = lshr_ln5_2_fu_1625_p4;

assign zext_ln5_fu_1319_p1 = lshr_ln5_reg_2072;

endmodule //bicg
