#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Feb 24 11:54:40 2023
# Process ID: 11100
# Current directory: C:/Users/lokes/Downloads/cpu_undertest_with_single_digit_operand-20230224T062250Z-001/cpu_undertest_with_single_digit_operand/cpu_udertest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9104 C:\Users\lokes\Downloads\cpu_undertest_with_single_digit_operand-20230224T062250Z-001\cpu_undertest_with_single_digit_operand\cpu_udertest\cpu_udertest.xpr
# Log file: C:/Users/lokes/Downloads/cpu_undertest_with_single_digit_operand-20230224T062250Z-001/cpu_undertest_with_single_digit_operand/cpu_udertest/vivado.log
# Journal file: C:/Users/lokes/Downloads/cpu_undertest_with_single_digit_operand-20230224T062250Z-001/cpu_undertest_with_single_digit_operand/cpu_udertest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lokes/Downloads/cpu_undertest_with_single_digit_operand-20230224T062250Z-001/cpu_undertest_with_single_digit_operand/cpu_udertest/cpu_udertest.xpr
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/text_display/text_display.srcs/sources_1/new/ascii_test.v C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/text_display/text_display.srcs/sources_1/new/ascii_rom.v C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/text_display/text_display.srcs/sources_1/new/top.v C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/text_display/text_display.srcs/sources_1/new/vga_controller.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {outp[3]} {outp[2]} {outp[1]} {outp[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgb[11]} {rgb[10]} {rgb[9]} {rgb[8]} {rgb[7]} {rgb[6]} {rgb[5]} {rgb[4]} {rgb[3]} {rgb[2]} {rgb[1]} {rgb[0]}]]
place_ports {outp[3]} R11
place_ports {outp[2]} G14
place_ports {outp[1]} N15
place_ports {outp[0]} M16
place_ports {rgb[11]} D8
place_ports {rgb[10]} D7
place_ports {rgb[9]} C7
place_ports {rgb[8]} B7
place_ports {rgb[7]} A6
place_ports {rgb[6]} B6
place_ports {rgb[5]} A5
place_ports {rgb[4]} C6
place_ports {rgb[3]} A4
place_ports {rgb[2]} C5
place_ports {rgb[1]} B4
place_ports {rgb[0]} A3
place_ports hsync B11
place_ports ready R12
set_property IOSTANDARD LVCMOS33 [get_ports [list ready]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hsync]]
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
refresh_design
place_ports vsync B12
set_property IOSTANDARD LVCMOS33 [get_ports [list vsync]]
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
