Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 25 10:33:57 2019
| Host         : agazorPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: uut/CALIBRATION_TIMER/INTERRUPTION_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uut/p_CURRENT_STATE_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uut/p_CURRENT_STATE_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uut/p_CURRENT_STATE_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: xadc/design_1_i/xadc_wiz_0/U0/DRDY (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.089       -0.089                      1                  812        0.224        0.000                      0                  812        3.500        0.000                       0                   376  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.089       -0.089                      1                  812        0.224        0.000                      0                  812        3.500        0.000                       0                   376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.089ns,  Total Violation       -0.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 uut/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_WARNING_TEMP_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 3.602ns (49.284%)  route 3.707ns (50.716%))
  Logic Levels:           14  (CARRY4=10 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.902     6.000    uut/clk_IBUF_BUFG
    SLICE_X83Y118        FDRE                                         r  uut/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.456     6.456 r  uut/counter_reg[1]/Q
                         net (fo=2, routed)           0.422     6.878    uut/counter_reg[1]
    SLICE_X84Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.534 r  uut/avg_temp_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.534    uut/avg_temp_reg[1]_i_9_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  uut/avg_temp_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.648    uut/avg_temp_reg[1]_i_19_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  uut/avg_temp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.762    uut/avg_temp_reg[1]_i_10_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  uut/avg_temp_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.876    uut/avg_temp_reg[1]_i_17_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  uut/avg_temp_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.990    uut/avg_temp_reg[1]_i_8_n_0
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  uut/avg_temp_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.104    uut/avg_temp_reg[1]_i_18_n_0
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  uut/avg_temp_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.227    uut/avg_temp_reg[1]_i_7_n_0
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  uut/avg_temp_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.736     9.296    uut/avg_temp_reg[1]_i_16_n_6
    SLICE_X86Y121        LUT4 (Prop_lut4_I0_O)        0.303     9.599 r  uut/avg_temp[1]_i_11/O
                         net (fo=1, routed)           0.306     9.905    uut/avg_temp[1]_i_11_n_0
    SLICE_X86Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  uut/avg_temp[1]_i_2/O
                         net (fo=8, routed)           0.686    10.716    uut/CALIBRATION_TIMER/counter_reg[0]_1
    SLICE_X87Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.840 r  uut/CALIBRATION_TIMER/avg_temp[1]_i_1/O
                         net (fo=12, routed)          0.449    11.289    uut/CALIBRATION_TIMER/avg_temp[1]
    SLICE_X87Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.413 r  uut/CALIBRATION_TIMER/p_WARNING_TEMP0_carry_i_4/O
                         net (fo=1, routed)           0.338    11.751    uut/CALIBRATION_TIMER_n_34
    SLICE_X85Y123        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.277 r  uut/p_WARNING_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.277    uut/p_WARNING_TEMP0_carry_n_0
    SLICE_X85Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.548 r  uut/p_WARNING_TEMP0_carry__0/CO[0]
                         net (fo=9, routed)           0.760    13.308    uut/p_WARNING_TEMP0
    SLICE_X88Y124        FDSE                                         r  uut/p_WARNING_TEMP_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.703    13.491    uut/clk_IBUF_BUFG
    SLICE_X88Y124        FDSE                                         r  uut/p_WARNING_TEMP_reg[4]/C
                         clock pessimism              0.441    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X88Y124        FDSE (Setup_fdse_C_S)       -0.678    13.219    uut/p_WARNING_TEMP_reg[4]
  -------------------------------------------------------------------
                         required time                         13.219    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 uut/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_DANGER_TEMP_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 3.579ns (50.337%)  route 3.531ns (49.663%))
  Logic Levels:           14  (CARRY4=10 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 13.493 - 8.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.902     6.000    uut/clk_IBUF_BUFG
    SLICE_X83Y118        FDRE                                         r  uut/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.456     6.456 r  uut/counter_reg[1]/Q
                         net (fo=2, routed)           0.422     6.878    uut/counter_reg[1]
    SLICE_X84Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.534 r  uut/avg_temp_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.534    uut/avg_temp_reg[1]_i_9_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  uut/avg_temp_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.648    uut/avg_temp_reg[1]_i_19_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  uut/avg_temp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.762    uut/avg_temp_reg[1]_i_10_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  uut/avg_temp_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.876    uut/avg_temp_reg[1]_i_17_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  uut/avg_temp_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.990    uut/avg_temp_reg[1]_i_8_n_0
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  uut/avg_temp_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.104    uut/avg_temp_reg[1]_i_18_n_0
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  uut/avg_temp_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.227    uut/avg_temp_reg[1]_i_7_n_0
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  uut/avg_temp_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.736     9.296    uut/avg_temp_reg[1]_i_16_n_6
    SLICE_X86Y121        LUT4 (Prop_lut4_I0_O)        0.303     9.599 r  uut/avg_temp[1]_i_11/O
                         net (fo=1, routed)           0.306     9.905    uut/avg_temp[1]_i_11_n_0
    SLICE_X86Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  uut/avg_temp[1]_i_2/O
                         net (fo=8, routed)           0.629    10.659    uut/CALIBRATION_TIMER/counter_reg[0]_1
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.783 f  uut/CALIBRATION_TIMER/p_DANGER_TEMP[2]_i_1/O
                         net (fo=6, routed)           0.465    11.248    uut/CALIBRATION_TIMER/p_DANGER_TEMP_reg[2]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.372 r  uut/CALIBRATION_TIMER/p_DANGER_TEMP0_carry_i_3/O
                         net (fo=1, routed)           0.464    11.836    uut/CALIBRATION_TIMER_n_25
    SLICE_X86Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.356 r  uut/p_DANGER_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.356    uut/p_DANGER_TEMP0_carry_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.610 r  uut/p_DANGER_TEMP0_carry__0/CO[0]
                         net (fo=9, routed)           0.500    13.110    uut/p_DANGER_TEMP0
    SLICE_X87Y123        FDSE                                         r  uut/p_DANGER_TEMP_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.705    13.493    uut/clk_IBUF_BUFG
    SLICE_X87Y123        FDSE                                         r  uut/p_DANGER_TEMP_reg[3]/C
                         clock pessimism              0.441    13.935    
                         clock uncertainty           -0.035    13.899    
    SLICE_X87Y123        FDSE (Setup_fdse_C_S)       -0.672    13.227    uut/p_DANGER_TEMP_reg[3]
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 uut/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_DANGER_TEMP_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 3.579ns (51.156%)  route 3.417ns (48.844%))
  Logic Levels:           14  (CARRY4=10 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.902     6.000    uut/clk_IBUF_BUFG
    SLICE_X83Y118        FDRE                                         r  uut/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.456     6.456 r  uut/counter_reg[1]/Q
                         net (fo=2, routed)           0.422     6.878    uut/counter_reg[1]
    SLICE_X84Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.534 r  uut/avg_temp_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.534    uut/avg_temp_reg[1]_i_9_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  uut/avg_temp_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.648    uut/avg_temp_reg[1]_i_19_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  uut/avg_temp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.762    uut/avg_temp_reg[1]_i_10_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  uut/avg_temp_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.876    uut/avg_temp_reg[1]_i_17_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  uut/avg_temp_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.990    uut/avg_temp_reg[1]_i_8_n_0
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  uut/avg_temp_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.104    uut/avg_temp_reg[1]_i_18_n_0
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  uut/avg_temp_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.227    uut/avg_temp_reg[1]_i_7_n_0
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  uut/avg_temp_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.736     9.296    uut/avg_temp_reg[1]_i_16_n_6
    SLICE_X86Y121        LUT4 (Prop_lut4_I0_O)        0.303     9.599 r  uut/avg_temp[1]_i_11/O
                         net (fo=1, routed)           0.306     9.905    uut/avg_temp[1]_i_11_n_0
    SLICE_X86Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  uut/avg_temp[1]_i_2/O
                         net (fo=8, routed)           0.629    10.659    uut/CALIBRATION_TIMER/counter_reg[0]_1
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.783 f  uut/CALIBRATION_TIMER/p_DANGER_TEMP[2]_i_1/O
                         net (fo=6, routed)           0.465    11.248    uut/CALIBRATION_TIMER/p_DANGER_TEMP_reg[2]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.372 r  uut/CALIBRATION_TIMER/p_DANGER_TEMP0_carry_i_3/O
                         net (fo=1, routed)           0.464    11.836    uut/CALIBRATION_TIMER_n_25
    SLICE_X86Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.356 r  uut/p_DANGER_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.356    uut/p_DANGER_TEMP0_carry_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.610 r  uut/p_DANGER_TEMP0_carry__0/CO[0]
                         net (fo=9, routed)           0.386    12.996    uut/p_DANGER_TEMP0
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.703    13.491    uut/clk_IBUF_BUFG
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[0]/C
                         clock pessimism              0.441    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X86Y125        FDSE (Setup_fdse_C_S)       -0.767    13.130    uut/p_DANGER_TEMP_reg[0]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 uut/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_DANGER_TEMP_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 3.579ns (51.156%)  route 3.417ns (48.844%))
  Logic Levels:           14  (CARRY4=10 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.902     6.000    uut/clk_IBUF_BUFG
    SLICE_X83Y118        FDRE                                         r  uut/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.456     6.456 r  uut/counter_reg[1]/Q
                         net (fo=2, routed)           0.422     6.878    uut/counter_reg[1]
    SLICE_X84Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.534 r  uut/avg_temp_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.534    uut/avg_temp_reg[1]_i_9_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  uut/avg_temp_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.648    uut/avg_temp_reg[1]_i_19_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  uut/avg_temp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.762    uut/avg_temp_reg[1]_i_10_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  uut/avg_temp_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.876    uut/avg_temp_reg[1]_i_17_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  uut/avg_temp_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.990    uut/avg_temp_reg[1]_i_8_n_0
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  uut/avg_temp_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.104    uut/avg_temp_reg[1]_i_18_n_0
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  uut/avg_temp_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.227    uut/avg_temp_reg[1]_i_7_n_0
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  uut/avg_temp_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.736     9.296    uut/avg_temp_reg[1]_i_16_n_6
    SLICE_X86Y121        LUT4 (Prop_lut4_I0_O)        0.303     9.599 r  uut/avg_temp[1]_i_11/O
                         net (fo=1, routed)           0.306     9.905    uut/avg_temp[1]_i_11_n_0
    SLICE_X86Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  uut/avg_temp[1]_i_2/O
                         net (fo=8, routed)           0.629    10.659    uut/CALIBRATION_TIMER/counter_reg[0]_1
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.783 f  uut/CALIBRATION_TIMER/p_DANGER_TEMP[2]_i_1/O
                         net (fo=6, routed)           0.465    11.248    uut/CALIBRATION_TIMER/p_DANGER_TEMP_reg[2]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.372 r  uut/CALIBRATION_TIMER/p_DANGER_TEMP0_carry_i_3/O
                         net (fo=1, routed)           0.464    11.836    uut/CALIBRATION_TIMER_n_25
    SLICE_X86Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.356 r  uut/p_DANGER_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.356    uut/p_DANGER_TEMP0_carry_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.610 r  uut/p_DANGER_TEMP0_carry__0/CO[0]
                         net (fo=9, routed)           0.386    12.996    uut/p_DANGER_TEMP0
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.703    13.491    uut/clk_IBUF_BUFG
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[1]/C
                         clock pessimism              0.441    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X86Y125        FDSE (Setup_fdse_C_S)       -0.767    13.130    uut/p_DANGER_TEMP_reg[1]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 uut/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_DANGER_TEMP_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 3.579ns (51.156%)  route 3.417ns (48.844%))
  Logic Levels:           14  (CARRY4=10 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.902     6.000    uut/clk_IBUF_BUFG
    SLICE_X83Y118        FDRE                                         r  uut/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.456     6.456 r  uut/counter_reg[1]/Q
                         net (fo=2, routed)           0.422     6.878    uut/counter_reg[1]
    SLICE_X84Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.534 r  uut/avg_temp_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.534    uut/avg_temp_reg[1]_i_9_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  uut/avg_temp_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.648    uut/avg_temp_reg[1]_i_19_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  uut/avg_temp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.762    uut/avg_temp_reg[1]_i_10_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  uut/avg_temp_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.876    uut/avg_temp_reg[1]_i_17_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  uut/avg_temp_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.990    uut/avg_temp_reg[1]_i_8_n_0
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  uut/avg_temp_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.104    uut/avg_temp_reg[1]_i_18_n_0
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  uut/avg_temp_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.227    uut/avg_temp_reg[1]_i_7_n_0
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  uut/avg_temp_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.736     9.296    uut/avg_temp_reg[1]_i_16_n_6
    SLICE_X86Y121        LUT4 (Prop_lut4_I0_O)        0.303     9.599 r  uut/avg_temp[1]_i_11/O
                         net (fo=1, routed)           0.306     9.905    uut/avg_temp[1]_i_11_n_0
    SLICE_X86Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  uut/avg_temp[1]_i_2/O
                         net (fo=8, routed)           0.629    10.659    uut/CALIBRATION_TIMER/counter_reg[0]_1
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.783 f  uut/CALIBRATION_TIMER/p_DANGER_TEMP[2]_i_1/O
                         net (fo=6, routed)           0.465    11.248    uut/CALIBRATION_TIMER/p_DANGER_TEMP_reg[2]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.372 r  uut/CALIBRATION_TIMER/p_DANGER_TEMP0_carry_i_3/O
                         net (fo=1, routed)           0.464    11.836    uut/CALIBRATION_TIMER_n_25
    SLICE_X86Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.356 r  uut/p_DANGER_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.356    uut/p_DANGER_TEMP0_carry_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.610 r  uut/p_DANGER_TEMP0_carry__0/CO[0]
                         net (fo=9, routed)           0.386    12.996    uut/p_DANGER_TEMP0
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.703    13.491    uut/clk_IBUF_BUFG
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[2]/C
                         clock pessimism              0.441    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X86Y125        FDSE (Setup_fdse_C_S)       -0.767    13.130    uut/p_DANGER_TEMP_reg[2]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 uut/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_DANGER_TEMP_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 3.579ns (51.156%)  route 3.417ns (48.844%))
  Logic Levels:           14  (CARRY4=10 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.902     6.000    uut/clk_IBUF_BUFG
    SLICE_X83Y118        FDRE                                         r  uut/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.456     6.456 r  uut/counter_reg[1]/Q
                         net (fo=2, routed)           0.422     6.878    uut/counter_reg[1]
    SLICE_X84Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.534 r  uut/avg_temp_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.534    uut/avg_temp_reg[1]_i_9_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  uut/avg_temp_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.648    uut/avg_temp_reg[1]_i_19_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  uut/avg_temp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.762    uut/avg_temp_reg[1]_i_10_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  uut/avg_temp_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.876    uut/avg_temp_reg[1]_i_17_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  uut/avg_temp_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.990    uut/avg_temp_reg[1]_i_8_n_0
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  uut/avg_temp_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.104    uut/avg_temp_reg[1]_i_18_n_0
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  uut/avg_temp_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.227    uut/avg_temp_reg[1]_i_7_n_0
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  uut/avg_temp_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.736     9.296    uut/avg_temp_reg[1]_i_16_n_6
    SLICE_X86Y121        LUT4 (Prop_lut4_I0_O)        0.303     9.599 r  uut/avg_temp[1]_i_11/O
                         net (fo=1, routed)           0.306     9.905    uut/avg_temp[1]_i_11_n_0
    SLICE_X86Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  uut/avg_temp[1]_i_2/O
                         net (fo=8, routed)           0.629    10.659    uut/CALIBRATION_TIMER/counter_reg[0]_1
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.783 f  uut/CALIBRATION_TIMER/p_DANGER_TEMP[2]_i_1/O
                         net (fo=6, routed)           0.465    11.248    uut/CALIBRATION_TIMER/p_DANGER_TEMP_reg[2]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.372 r  uut/CALIBRATION_TIMER/p_DANGER_TEMP0_carry_i_3/O
                         net (fo=1, routed)           0.464    11.836    uut/CALIBRATION_TIMER_n_25
    SLICE_X86Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.356 r  uut/p_DANGER_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.356    uut/p_DANGER_TEMP0_carry_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.610 r  uut/p_DANGER_TEMP0_carry__0/CO[0]
                         net (fo=9, routed)           0.386    12.996    uut/p_DANGER_TEMP0
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.703    13.491    uut/clk_IBUF_BUFG
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[4]/C
                         clock pessimism              0.441    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X86Y125        FDSE (Setup_fdse_C_S)       -0.767    13.130    uut/p_DANGER_TEMP_reg[4]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 uut/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_DANGER_TEMP_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 3.579ns (51.156%)  route 3.417ns (48.844%))
  Logic Levels:           14  (CARRY4=10 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.902     6.000    uut/clk_IBUF_BUFG
    SLICE_X83Y118        FDRE                                         r  uut/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.456     6.456 r  uut/counter_reg[1]/Q
                         net (fo=2, routed)           0.422     6.878    uut/counter_reg[1]
    SLICE_X84Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.534 r  uut/avg_temp_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.534    uut/avg_temp_reg[1]_i_9_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  uut/avg_temp_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.648    uut/avg_temp_reg[1]_i_19_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  uut/avg_temp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.762    uut/avg_temp_reg[1]_i_10_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  uut/avg_temp_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.876    uut/avg_temp_reg[1]_i_17_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  uut/avg_temp_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.990    uut/avg_temp_reg[1]_i_8_n_0
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  uut/avg_temp_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.104    uut/avg_temp_reg[1]_i_18_n_0
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  uut/avg_temp_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.227    uut/avg_temp_reg[1]_i_7_n_0
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  uut/avg_temp_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.736     9.296    uut/avg_temp_reg[1]_i_16_n_6
    SLICE_X86Y121        LUT4 (Prop_lut4_I0_O)        0.303     9.599 r  uut/avg_temp[1]_i_11/O
                         net (fo=1, routed)           0.306     9.905    uut/avg_temp[1]_i_11_n_0
    SLICE_X86Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  uut/avg_temp[1]_i_2/O
                         net (fo=8, routed)           0.629    10.659    uut/CALIBRATION_TIMER/counter_reg[0]_1
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.783 f  uut/CALIBRATION_TIMER/p_DANGER_TEMP[2]_i_1/O
                         net (fo=6, routed)           0.465    11.248    uut/CALIBRATION_TIMER/p_DANGER_TEMP_reg[2]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.372 r  uut/CALIBRATION_TIMER/p_DANGER_TEMP0_carry_i_3/O
                         net (fo=1, routed)           0.464    11.836    uut/CALIBRATION_TIMER_n_25
    SLICE_X86Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.356 r  uut/p_DANGER_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.356    uut/p_DANGER_TEMP0_carry_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.610 r  uut/p_DANGER_TEMP0_carry__0/CO[0]
                         net (fo=9, routed)           0.386    12.996    uut/p_DANGER_TEMP0
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.703    13.491    uut/clk_IBUF_BUFG
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[5]/C
                         clock pessimism              0.441    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X86Y125        FDSE (Setup_fdse_C_S)       -0.767    13.130    uut/p_DANGER_TEMP_reg[5]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 uut/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_DANGER_TEMP_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 3.579ns (51.156%)  route 3.417ns (48.844%))
  Logic Levels:           14  (CARRY4=10 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.902     6.000    uut/clk_IBUF_BUFG
    SLICE_X83Y118        FDRE                                         r  uut/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.456     6.456 r  uut/counter_reg[1]/Q
                         net (fo=2, routed)           0.422     6.878    uut/counter_reg[1]
    SLICE_X84Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.534 r  uut/avg_temp_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.534    uut/avg_temp_reg[1]_i_9_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  uut/avg_temp_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.648    uut/avg_temp_reg[1]_i_19_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  uut/avg_temp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.762    uut/avg_temp_reg[1]_i_10_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  uut/avg_temp_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.876    uut/avg_temp_reg[1]_i_17_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  uut/avg_temp_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.990    uut/avg_temp_reg[1]_i_8_n_0
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  uut/avg_temp_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.104    uut/avg_temp_reg[1]_i_18_n_0
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  uut/avg_temp_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.227    uut/avg_temp_reg[1]_i_7_n_0
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  uut/avg_temp_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.736     9.296    uut/avg_temp_reg[1]_i_16_n_6
    SLICE_X86Y121        LUT4 (Prop_lut4_I0_O)        0.303     9.599 r  uut/avg_temp[1]_i_11/O
                         net (fo=1, routed)           0.306     9.905    uut/avg_temp[1]_i_11_n_0
    SLICE_X86Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  uut/avg_temp[1]_i_2/O
                         net (fo=8, routed)           0.629    10.659    uut/CALIBRATION_TIMER/counter_reg[0]_1
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.783 f  uut/CALIBRATION_TIMER/p_DANGER_TEMP[2]_i_1/O
                         net (fo=6, routed)           0.465    11.248    uut/CALIBRATION_TIMER/p_DANGER_TEMP_reg[2]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.372 r  uut/CALIBRATION_TIMER/p_DANGER_TEMP0_carry_i_3/O
                         net (fo=1, routed)           0.464    11.836    uut/CALIBRATION_TIMER_n_25
    SLICE_X86Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.356 r  uut/p_DANGER_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.356    uut/p_DANGER_TEMP0_carry_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.610 r  uut/p_DANGER_TEMP0_carry__0/CO[0]
                         net (fo=9, routed)           0.386    12.996    uut/p_DANGER_TEMP0
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.703    13.491    uut/clk_IBUF_BUFG
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[6]/C
                         clock pessimism              0.441    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X86Y125        FDSE (Setup_fdse_C_S)       -0.767    13.130    uut/p_DANGER_TEMP_reg[6]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 uut/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_DANGER_TEMP_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 3.579ns (51.156%)  route 3.417ns (48.844%))
  Logic Levels:           14  (CARRY4=10 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.902     6.000    uut/clk_IBUF_BUFG
    SLICE_X83Y118        FDRE                                         r  uut/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.456     6.456 r  uut/counter_reg[1]/Q
                         net (fo=2, routed)           0.422     6.878    uut/counter_reg[1]
    SLICE_X84Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.534 r  uut/avg_temp_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.534    uut/avg_temp_reg[1]_i_9_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  uut/avg_temp_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.648    uut/avg_temp_reg[1]_i_19_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  uut/avg_temp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.762    uut/avg_temp_reg[1]_i_10_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  uut/avg_temp_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.876    uut/avg_temp_reg[1]_i_17_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  uut/avg_temp_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.990    uut/avg_temp_reg[1]_i_8_n_0
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  uut/avg_temp_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.104    uut/avg_temp_reg[1]_i_18_n_0
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  uut/avg_temp_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.227    uut/avg_temp_reg[1]_i_7_n_0
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  uut/avg_temp_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.736     9.296    uut/avg_temp_reg[1]_i_16_n_6
    SLICE_X86Y121        LUT4 (Prop_lut4_I0_O)        0.303     9.599 r  uut/avg_temp[1]_i_11/O
                         net (fo=1, routed)           0.306     9.905    uut/avg_temp[1]_i_11_n_0
    SLICE_X86Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  uut/avg_temp[1]_i_2/O
                         net (fo=8, routed)           0.629    10.659    uut/CALIBRATION_TIMER/counter_reg[0]_1
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.783 f  uut/CALIBRATION_TIMER/p_DANGER_TEMP[2]_i_1/O
                         net (fo=6, routed)           0.465    11.248    uut/CALIBRATION_TIMER/p_DANGER_TEMP_reg[2]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.372 r  uut/CALIBRATION_TIMER/p_DANGER_TEMP0_carry_i_3/O
                         net (fo=1, routed)           0.464    11.836    uut/CALIBRATION_TIMER_n_25
    SLICE_X86Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.356 r  uut/p_DANGER_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.356    uut/p_DANGER_TEMP0_carry_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.610 r  uut/p_DANGER_TEMP0_carry__0/CO[0]
                         net (fo=9, routed)           0.386    12.996    uut/p_DANGER_TEMP0
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.703    13.491    uut/clk_IBUF_BUFG
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[7]/C
                         clock pessimism              0.441    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X86Y125        FDSE (Setup_fdse_C_S)       -0.767    13.130    uut/p_DANGER_TEMP_reg[7]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 uut/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_DANGER_TEMP_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 3.579ns (51.156%)  route 3.417ns (48.844%))
  Logic Levels:           14  (CARRY4=10 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    6.000ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.902     6.000    uut/clk_IBUF_BUFG
    SLICE_X83Y118        FDRE                                         r  uut/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.456     6.456 r  uut/counter_reg[1]/Q
                         net (fo=2, routed)           0.422     6.878    uut/counter_reg[1]
    SLICE_X84Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.534 r  uut/avg_temp_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.534    uut/avg_temp_reg[1]_i_9_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.648 r  uut/avg_temp_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.648    uut/avg_temp_reg[1]_i_19_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  uut/avg_temp_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.762    uut/avg_temp_reg[1]_i_10_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.876 r  uut/avg_temp_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.876    uut/avg_temp_reg[1]_i_17_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  uut/avg_temp_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.990    uut/avg_temp_reg[1]_i_8_n_0
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  uut/avg_temp_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.104    uut/avg_temp_reg[1]_i_18_n_0
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  uut/avg_temp_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.227    uut/avg_temp_reg[1]_i_7_n_0
    SLICE_X84Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  uut/avg_temp_reg[1]_i_16/O[1]
                         net (fo=2, routed)           0.736     9.296    uut/avg_temp_reg[1]_i_16_n_6
    SLICE_X86Y121        LUT4 (Prop_lut4_I0_O)        0.303     9.599 r  uut/avg_temp[1]_i_11/O
                         net (fo=1, routed)           0.306     9.905    uut/avg_temp[1]_i_11_n_0
    SLICE_X86Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.029 r  uut/avg_temp[1]_i_2/O
                         net (fo=8, routed)           0.629    10.659    uut/CALIBRATION_TIMER/counter_reg[0]_1
    SLICE_X88Y123        LUT6 (Prop_lut6_I1_O)        0.124    10.783 f  uut/CALIBRATION_TIMER/p_DANGER_TEMP[2]_i_1/O
                         net (fo=6, routed)           0.465    11.248    uut/CALIBRATION_TIMER/p_DANGER_TEMP_reg[2]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.372 r  uut/CALIBRATION_TIMER/p_DANGER_TEMP0_carry_i_3/O
                         net (fo=1, routed)           0.464    11.836    uut/CALIBRATION_TIMER_n_25
    SLICE_X86Y123        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.356 r  uut/p_DANGER_TEMP0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.356    uut/p_DANGER_TEMP0_carry_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.610 r  uut/p_DANGER_TEMP0_carry__0/CO[0]
                         net (fo=9, routed)           0.386    12.996    uut/p_DANGER_TEMP0
    SLICE_X86Y125        FDRE                                         r  uut/p_DANGER_TEMP_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.703    13.491    uut/clk_IBUF_BUFG
    SLICE_X86Y125        FDRE                                         r  uut/p_DANGER_TEMP_reg[8]/C
                         clock pessimism              0.441    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X86Y125        FDRE (Setup_fdre_C_R)       -0.767    13.130    uut/p_DANGER_TEMP_reg[8]
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                  0.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uut/CALIBRATION_TIMER/counter_milis_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/CALIBRATION_TIMER/counter_milis_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.662     1.772    uut/CALIBRATION_TIMER/clk_IBUF_BUFG
    SLICE_X80Y112        FDRE                                         r  uut/CALIBRATION_TIMER/counter_milis_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y112        FDRE (Prop_fdre_C_Q)         0.128     1.900 r  uut/CALIBRATION_TIMER/counter_milis_reg[6]/Q
                         net (fo=4, routed)           0.089     1.990    uut/CALIBRATION_TIMER/counter_milis[6]
    SLICE_X80Y112        LUT6 (Prop_lut6_I2_O)        0.099     2.089 r  uut/CALIBRATION_TIMER/counter_milis[7]_i_1/O
                         net (fo=1, routed)           0.000     2.089    uut/CALIBRATION_TIMER/counter_milis_0[7]
    SLICE_X80Y112        FDRE                                         r  uut/CALIBRATION_TIMER/counter_milis_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.934     2.301    uut/CALIBRATION_TIMER/clk_IBUF_BUFG
    SLICE_X80Y112        FDRE                                         r  uut/CALIBRATION_TIMER/counter_milis_reg[7]/C
                         clock pessimism             -0.528     1.772    
    SLICE_X80Y112        FDRE (Hold_fdre_C_D)         0.092     1.864    uut/CALIBRATION_TIMER/counter_milis_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uut/COOL_TIMER/counter_milis_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/COOL_TIMER/counter_milis_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.653     1.763    uut/COOL_TIMER/clk_IBUF_BUFG
    SLICE_X86Y126        FDRE                                         r  uut/COOL_TIMER/counter_milis_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDRE (Prop_fdre_C_Q)         0.164     1.927 r  uut/COOL_TIMER/counter_milis_reg[0]/Q
                         net (fo=2, routed)           0.067     1.994    uut/COOL_TIMER/counter_milis_reg_n_0_[0]
    SLICE_X86Y126        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.123 r  uut/COOL_TIMER/counter_milis_reg[3]_i_1__0/O[1]
                         net (fo=2, routed)           0.000     2.123    uut/COOL_TIMER/counter_milis[1]
    SLICE_X86Y126        FDRE                                         r  uut/COOL_TIMER/counter_milis_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.924     2.291    uut/COOL_TIMER/clk_IBUF_BUFG
    SLICE_X86Y126        FDRE                                         r  uut/COOL_TIMER/counter_milis_reg[1]/C
                         clock pessimism             -0.527     1.763    
    SLICE_X86Y126        FDRE (Hold_fdre_C_D)         0.130     1.893    uut/COOL_TIMER/counter_milis_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uut/ALARM_OFF_TIMER/counter_milis_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/ALARM_OFF_TIMER/counter_milis_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.684     1.794    uut/ALARM_OFF_TIMER/clk_IBUF_BUFG
    SLICE_X90Y113        FDRE                                         r  uut/ALARM_OFF_TIMER/counter_milis_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y113        FDRE (Prop_fdre_C_Q)         0.164     1.958 r  uut/ALARM_OFF_TIMER/counter_milis_reg[0]/Q
                         net (fo=2, routed)           0.067     2.025    uut/ALARM_OFF_TIMER/counter_milis_reg_n_0_[0]
    SLICE_X90Y113        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.154 r  uut/ALARM_OFF_TIMER/counter_milis_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000     2.154    uut/ALARM_OFF_TIMER/counter_milis[1]
    SLICE_X90Y113        FDRE                                         r  uut/ALARM_OFF_TIMER/counter_milis_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.957     2.324    uut/ALARM_OFF_TIMER/clk_IBUF_BUFG
    SLICE_X90Y113        FDRE                                         r  uut/ALARM_OFF_TIMER/counter_milis_reg[1]/C
                         clock pessimism             -0.529     1.794    
    SLICE_X90Y113        FDRE (Hold_fdre_C_D)         0.130     1.924    uut/ALARM_OFF_TIMER/counter_milis_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uut/avg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_DANGER_TEMP_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.613%)  route 0.181ns (49.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.652     1.762    uut/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  uut/avg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  uut/avg_temp_reg[3]/Q
                         net (fo=9, routed)           0.181     2.085    uut/CALIBRATION_TIMER/avg_temp_reg[7][3]
    SLICE_X86Y125        LUT6 (Prop_lut6_I0_O)        0.045     2.130 r  uut/CALIBRATION_TIMER/p_DANGER_TEMP[4]_i_1/O
                         net (fo=1, routed)           0.000     2.130    uut/CALIBRATION_TIMER_n_48
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.923     2.290    uut/clk_IBUF_BUFG
    SLICE_X86Y125        FDSE                                         r  uut/p_DANGER_TEMP_reg[4]/C
                         clock pessimism             -0.514     1.775    
    SLICE_X86Y125        FDSE (Hold_fdse_C_D)         0.121     1.896    uut/p_DANGER_TEMP_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uut/ALARM_OFF_TIMER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/ALARM_OFF_TIMER/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.684     1.794    uut/ALARM_OFF_TIMER/clk_IBUF_BUFG
    SLICE_X91Y113        FDRE                                         r  uut/ALARM_OFF_TIMER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y113        FDRE (Prop_fdre_C_Q)         0.141     1.935 r  uut/ALARM_OFF_TIMER/counter_reg[0]/Q
                         net (fo=3, routed)           0.079     2.015    uut/ALARM_OFF_TIMER/counter_reg_n_0_[0]
    SLICE_X91Y113        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.139 r  uut/ALARM_OFF_TIMER/counter_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.139    uut/ALARM_OFF_TIMER/counter_reg[3]_i_1_n_6
    SLICE_X91Y113        FDRE                                         r  uut/ALARM_OFF_TIMER/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.957     2.324    uut/ALARM_OFF_TIMER/clk_IBUF_BUFG
    SLICE_X91Y113        FDRE                                         r  uut/ALARM_OFF_TIMER/counter_reg[1]/C
                         clock pessimism             -0.529     1.794    
    SLICE_X91Y113        FDRE (Hold_fdre_C_D)         0.105     1.899    uut/ALARM_OFF_TIMER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uut/WARM_TIMER/counter_milis_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/WARM_TIMER/counter_milis_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.655     1.765    uut/WARM_TIMER/clk_IBUF_BUFG
    SLICE_X88Y127        FDRE                                         r  uut/WARM_TIMER/counter_milis_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y127        FDRE (Prop_fdre_C_Q)         0.141     1.906 r  uut/WARM_TIMER/counter_milis_reg[0]/Q
                         net (fo=2, routed)           0.076     1.983    uut/WARM_TIMER/counter_milis_reg_n_0_[0]
    SLICE_X88Y127        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.107 r  uut/WARM_TIMER/counter_milis_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.000     2.107    uut/WARM_TIMER/counter_milis[1]
    SLICE_X88Y127        FDRE                                         r  uut/WARM_TIMER/counter_milis_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.926     2.293    uut/WARM_TIMER/clk_IBUF_BUFG
    SLICE_X88Y127        FDRE                                         r  uut/WARM_TIMER/counter_milis_reg[1]/C
                         clock pessimism             -0.527     1.765    
    SLICE_X88Y127        FDRE (Hold_fdre_C_D)         0.102     1.867    uut/WARM_TIMER/counter_milis_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uut/WARM_TIMER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/WARM_TIMER/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.265ns (76.746%)  route 0.080ns (23.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.656     1.766    uut/WARM_TIMER/clk_IBUF_BUFG
    SLICE_X85Y129        FDRE                                         r  uut/WARM_TIMER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE (Prop_fdre_C_Q)         0.141     1.907 r  uut/WARM_TIMER/counter_reg[0]/Q
                         net (fo=3, routed)           0.080     1.988    uut/WARM_TIMER/counter_reg_n_0_[0]
    SLICE_X85Y129        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.112 r  uut/WARM_TIMER/counter_reg[3]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.112    uut/WARM_TIMER/counter_reg[3]_i_1__1_n_6
    SLICE_X85Y129        FDRE                                         r  uut/WARM_TIMER/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.927     2.294    uut/WARM_TIMER/clk_IBUF_BUFG
    SLICE_X85Y129        FDRE                                         r  uut/WARM_TIMER/counter_reg[1]/C
                         clock pessimism             -0.527     1.766    
    SLICE_X85Y129        FDRE (Hold_fdre_C_D)         0.105     1.871    uut/WARM_TIMER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 uut/p_CALIBRATION_DONE_ALERT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/p_NEW_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.871%)  route 0.123ns (35.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.659     1.769    uut/clk_IBUF_BUFG
    SLICE_X89Y117        FDRE                                         r  uut/p_CALIBRATION_DONE_ALERT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.128     1.897 f  uut/p_CALIBRATION_DONE_ALERT_reg/Q
                         net (fo=2, routed)           0.123     2.020    uut/p_CALIBRATION_DONE_ALERT
    SLICE_X89Y116        LUT6 (Prop_lut6_I4_O)        0.099     2.119 r  uut/p_NEW_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.119    uut/p_NEW_STATE[2]_i_1_n_0
    SLICE_X89Y116        FDRE                                         r  uut/p_NEW_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.932     2.299    uut/clk_IBUF_BUFG
    SLICE_X89Y116        FDRE                                         r  uut/p_NEW_STATE_reg[2]/C
                         clock pessimism             -0.514     1.784    
    SLICE_X89Y116        FDRE (Hold_fdre_C_D)         0.091     1.875    uut/p_NEW_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uut/CALIBRATION_TIMER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/CALIBRATION_TIMER/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.663     1.773    uut/CALIBRATION_TIMER/clk_IBUF_BUFG
    SLICE_X84Y111        FDRE                                         r  uut/CALIBRATION_TIMER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.141     1.914 r  uut/CALIBRATION_TIMER/counter_reg[0]/Q
                         net (fo=3, routed)           0.089     2.003    uut/CALIBRATION_TIMER/counter_reg_n_0_[0]
    SLICE_X84Y111        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.127 r  uut/CALIBRATION_TIMER/counter_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.127    uut/CALIBRATION_TIMER/counter[1]
    SLICE_X84Y111        FDRE                                         r  uut/CALIBRATION_TIMER/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.936     2.303    uut/CALIBRATION_TIMER/clk_IBUF_BUFG
    SLICE_X84Y111        FDRE                                         r  uut/CALIBRATION_TIMER/counter_reg[1]/C
                         clock pessimism             -0.529     1.773    
    SLICE_X84Y111        FDRE (Hold_fdre_C_D)         0.105     1.878    uut/CALIBRATION_TIMER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uut/CALIBRATION_TIMER/counter_milis_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/CALIBRATION_TIMER/counter_milis_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.662     1.772    uut/CALIBRATION_TIMER/clk_IBUF_BUFG
    SLICE_X82Y112        FDRE                                         r  uut/CALIBRATION_TIMER/counter_milis_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.148     1.920 r  uut/CALIBRATION_TIMER/counter_milis_reg[1]/Q
                         net (fo=7, routed)           0.124     2.044    uut/CALIBRATION_TIMER/counter_milis[1]
    SLICE_X82Y112        LUT6 (Prop_lut6_I2_O)        0.099     2.143 r  uut/CALIBRATION_TIMER/counter_milis[2]_i_1/O
                         net (fo=1, routed)           0.000     2.143    uut/CALIBRATION_TIMER/counter_milis_0[2]
    SLICE_X82Y112        FDRE                                         r  uut/CALIBRATION_TIMER/counter_milis_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.934     2.301    uut/CALIBRATION_TIMER/clk_IBUF_BUFG
    SLICE_X82Y112        FDRE                                         r  uut/CALIBRATION_TIMER/counter_milis_reg[2]/C
                         clock pessimism             -0.528     1.772    
    SLICE_X82Y112        FDRE (Hold_fdre_C_D)         0.121     1.893    uut/CALIBRATION_TIMER/counter_milis_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         8.000       4.000      XADC_X0Y0       xadc/design_1_i/xadc_wiz_0/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y119   pwm_blue/count_reg[17]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y119   pwm_blue/count_reg[18]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y119   pwm_blue/count_reg[19]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y115   pwm_blue/count_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y120   pwm_blue/count_reg[20]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y120   pwm_blue/count_reg[21]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y120   pwm_blue/count_reg[22]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y120   pwm_blue/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y119   pwm_blue/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y119   pwm_blue/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y119   pwm_blue/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y120   pwm_blue/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y120   pwm_blue/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y120   pwm_blue/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y120   pwm_blue/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y121   pwm_blue/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y121   pwm_blue/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y121   pwm_blue/count_reg[26]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y119   pwm_blue/count_reg[17]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y119   pwm_blue/count_reg[18]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y119   pwm_blue/count_reg[19]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y115   pwm_blue/count_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y120   pwm_blue/count_reg[20]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y120   pwm_blue/count_reg[21]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y120   pwm_blue/count_reg[22]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y120   pwm_blue/count_reg[23]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y121   pwm_blue/count_reg[24]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y121   pwm_blue/count_reg[25]/C



