Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/pavel/apps/Vivado/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 9d34628816bb43bd95260c848617652f --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TestbenchSyncCountUD_behav xil_defaultlib.TestbenchSyncCountUD -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_trigger [d_trigger_default]
Compiling architecture behavioral of entity xil_defaultlib.K1 [k1_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncCountUD [synccountud_default]
Compiling architecture behavioral of entity xil_defaultlib.testbenchsynccountud
Built simulation snapshot TestbenchSyncCountUD_behav
