#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("class_hw0", 16, hls_out, 0, "ap_vld", "out_data", 1),
	Port_Property("class_hw1", 16, hls_out, 1, "ap_vld", "out_data", 1),
	Port_Property("class_hw2", 16, hls_out, 2, "ap_vld", "out_data", 1),
	Port_Property("class_hw3", 16, hls_out, 3, "ap_vld", "out_data", 1),
	Port_Property("x0_address0", 5, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("x0_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("x0_d0", 32, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("x0_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("x0_we0", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("x0_address1", 5, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("x0_ce1", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("x0_d1", 32, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("x0_q1", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("x0_we1", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("x1_address0", 5, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("x1_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("x1_d0", 32, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("x1_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("x1_we0", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("x1_address1", 5, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("x1_ce1", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("x1_d1", 32, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("x1_q1", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("x1_we1", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("x2_address0", 5, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("x2_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("x2_d0", 32, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("x2_q0", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("x2_we0", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("x2_address1", 5, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("x2_ce1", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("x2_d1", 32, hls_out, 6, "ap_memory", "mem_din", 1),
	Port_Property("x2_q1", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("x2_we1", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("x3_address0", 5, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("x3_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("x3_d0", 32, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("x3_q0", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("x3_we0", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("x3_address1", 5, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("x3_ce1", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("x3_d1", 32, hls_out, 7, "ap_memory", "mem_din", 1),
	Port_Property("x3_q1", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("x3_we1", 1, hls_out, 7, "ap_memory", "mem_we", 1),
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("class_hw0_ap_vld", 1, hls_out, 0, "ap_vld", "out_vld", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("class_hw1_ap_vld", 1, hls_out, 1, "ap_vld", "out_vld", 1),
	Port_Property("class_hw2_ap_vld", 1, hls_out, 2, "ap_vld", "out_vld", 1),
	Port_Property("class_hw3_ap_vld", 1, hls_out, 3, "ap_vld", "out_vld", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "svm_top";
