// Seed: 4110986322
`celldefine
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  input id_6;
  input id_5;
  output id_4;
  inout id_3;
  input id_2;
  output id_1;
  logic id_7;
  logic id_8 = id_2[1];
  type_11(
      1'b0, ~id_6
  );
endmodule
