=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\mistral_7b_0shot_temp0.0\Prob062_bugs_mux2/Prob062_bugs_mux2_sample01 results\mistral_7b_0shot_temp0.0\Prob062_bugs_mux2/Prob062_bugs_mux2_sample01.sv dataset_code-complete-iccad2023/Prob062_bugs_mux2_test.sv dataset_code-complete-iccad2023/Prob062_bugs_mux2_ref.sv
Return code: 0

--- stdout ---


--- stderr ---
dataset_code-complete-iccad2023/Prob062_bugs_mux2_test.sv:101: warning: Port 4 (out) of TopModule expects 1 bits, got 8.
dataset_code-complete-iccad2023/Prob062_bugs_mux2_test.sv:101:        : Padding 7 high bits of the expression.


=== Test Execution (FIXED) ===
Command: vvp results\mistral_7b_0shot_temp0.0\Prob062_bugs_mux2/Prob062_bugs_mux2_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'out' has 110 mismatches. First mismatch occurred at time 20.
Hint: Total mismatched samples is 110 out of 114 samples

Simulation finished at 570 ps
Mismatches: 110 in 114 samples


--- stderr ---
