#Area and Timing Constraints
reset_design;

#Reg to Reg
create_clock -period 10 [get_ports clk]

#set_clock_uncertainty -setup 0.15[get_clocks clk];
#set_clock_transition 0.12 [get_clocks clk];
#set_clock_latency -source -max 0.7 [get_clocks clk];
#set_clock_latency -max 0.3 [get_clocks clk];

set_output_delay -max 4 -clock clk [get_ports "yn"]
set_input_delay -max 6 -clock clk [get_ports "xn"]


