$date
	Wed Nov 26 05:27:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module inst_mem_tb $end
$var wire 32 ! instruction_out [31:0] $end
$var reg 32 " read_address [31:0] $end
$scope module dut $end
$var wire 32 # instruction_out [31:0] $end
$var wire 32 $ read_address [31:0] $end
$var wire 8 % word_addr [7:0] $end
$upscope $end
$scope task run_case $end
$var reg 32 & addr [31:0] $end
$var reg 32 ' exp_instr [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
b10010011 !
b10010011 #
b0 %
b0 "
b0 $
b10010011 '
b0 &
#2
b10000000000000100010011 !
b10000000000000100010011 #
b1 %
b100 "
b100 $
b10000000000000100010011 '
b100 &
#3
b1000001000001000110011 !
b1000001000001000110011 #
b10 %
b1000 "
b1000 $
b1000001000001000110011 '
b1000 &
#4
b10000010010000000100011 !
b10000010010000000100011 #
b11 %
b1100 "
b1100 $
b10000010010000000100011 '
b1100 &
#5
b10000010010001010000011 !
b10000010010001010000011 #
b100 %
b10000 "
b10000 $
b10000010010001010000011 '
b10000 &
#6
b1000010000001010110011 !
b1000010000001010110011 #
b101 %
b10100 "
b10100 $
b1000010000001010110011 '
b10100 &
#7
b10100000000001100010011 !
b10100000000001100010011 #
b110 %
b11000 "
b11000 $
b10100000000001100010011 '
b11000 &
#8
b11000101000001110110011 !
b11000101000001110110011 #
b111 %
b11100 "
b11100 $
b11000101000001110110011 '
b11100 &
#9
b11100010010010000100011 !
b11100010010010000100011 #
b1000 %
b100000 "
b100000 $
b11100010010010000100011 '
b100000 &
#10
b100000010010010100000011 !
b100000010010010100000011 #
b1001 %
b100100 "
b100100 $
b100000010010010100000011 '
b100100 &
#11
bx !
bx #
b1010 %
b101000 "
b101000 $
bx '
b101000 &
#17
