Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_64_behav xil_defaultlib.test_64 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'txDataIn_InputPort' is not connected on this instance [D:/Projects/Verilog/FFT_Processor_V1.3/FFT_Processor_V1.3.srcs/sim_1/imports/new/test_64.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM_16x1024_default
Compiling module xil_defaultlib.baudRateGenerator_default
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.Serial_Interface
Compiling module xil_defaultlib.Communication_Interface
Compiling module xil_defaultlib.BitReversalModul
Compiling module xil_defaultlib.fixMultiplier
Compiling module xil_defaultlib.ButterflyModul
Compiling module xil_defaultlib.sqrt32
Compiling module xil_defaultlib.dB_Calculator
Compiling module xil_defaultlib.FixFFT
Compiling module xil_defaultlib.FFT_Processor_top
Compiling module xil_defaultlib.test_64
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_64_behav
