Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mode1_tb_behav xil_defaultlib.Mode1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'x' [C:/Users/Aryan/OneDrive/Desktop/ECE 316/Lab6/Lab6.srcs/sources_1/new/Mode1.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'x' [C:/Users/Aryan/OneDrive/Desktop/ECE 316/Lab6/Lab6.srcs/sources_1/new/Mode1.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'x' [C:/Users/Aryan/OneDrive/Desktop/ECE 316/Lab6/Lab6.srcs/sources_1/new/Mode1.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'x' [C:/Users/Aryan/OneDrive/Desktop/ECE 316/Lab6/Lab6.srcs/sources_1/new/Mode1.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hexto7segment
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.time_mux_state_machine
Compiling module xil_defaultlib.Mode1
Compiling module xil_defaultlib.Mode1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mode1_tb_behav
