{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738459684426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738459684432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 02 01:28:04 2025 " "Processing started: Sun Feb 02 01:28:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738459684432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1738459684432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1738459684432 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1738459684621 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_sdram 16 " "Ignored 16 assignments for entity \"pll_sdram\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1738459684867 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1738459684867 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_sdram -sip pll_sdram.sip -library lib_pll_sdram was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1738459684867 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1738459684867 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_sdram_0002 317 " "Ignored 317 assignments for entity \"pll_sdram_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1738459684867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1738459685269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1738459685269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459685313 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459685313 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1738459685994 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1738459685994 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1738459686071 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686072 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/parth/downloads/ic-hack-25/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/parth/downloads/ic-hack-25/jtag-uart-test/db/ip/cpu/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1738459686088 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/parth/downloads/ic-hack-25/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.sdc " "Reading SDC File: 'c:/users/parth/downloads/ic-hack-25/jtag-uart-test/db/ip/cpu/submodules/cpu_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1738459686120 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1738459686182 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1738459686182 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459686230 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459686230 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459686230 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459686230 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_clk (Rise) sopc_clk (Rise) setup and hold " "From sopc_clk (Rise) to sopc_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459686230 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1738459686230 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1738459686231 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1738459686260 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1738459686335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.401 " "Worst-case setup slack is 7.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.401               0.000 sopc_clk  " "    7.401               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.764               0.000 altera_reserved_tck  " "   18.764               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459686380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 sopc_clk  " "    0.162               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459686423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.023 " "Worst-case recovery slack is 14.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.023               0.000 sopc_clk  " "   14.023               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.292               0.000 altera_reserved_tck  " "   48.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459686454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.095 " "Worst-case removal slack is 1.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 altera_reserved_tck  " "    1.095               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.746               0.000 sopc_clk  " "    3.746               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459686481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.461 " "Worst-case minimum pulse width slack is 9.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.461               0.000 sopc_clk  " "    9.461               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.517               0.000 altera_reserved_tck  " "   49.517               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459686502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459686502 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459686534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459686534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459686534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459686534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459686534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.371 ns " "Worst Case Available Settling Time: 38.371 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459686534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459686534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459686534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459686534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459686534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459686534 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686534 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.401 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.401" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686575 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.401  " "Path #1: Setup slack is 7.401 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|d_address_tag_field\[5\] " "From Node    : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|d_address_tag_field\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\] " "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.399      3.399  R        clock network delay " "     3.399      3.399  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.593      0.194     uTco  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|d_address_tag_field\[5\] " "     3.593      0.194     uTco  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|d_address_tag_field\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.593      0.000 FF  CELL  b2v_inst\|cpu\|cpu\|d_address_tag_field\[5\]\|q " "     3.593      0.000 FF  CELL  b2v_inst\|cpu\|cpu\|d_address_tag_field\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.972      2.379 FF    IC  b2v_inst\|mm_interconnect_0\|router\|Equal1~2\|datab " "     5.972      2.379 FF    IC  b2v_inst\|mm_interconnect_0\|router\|Equal1~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.306      0.334 FR  CELL  b2v_inst\|mm_interconnect_0\|router\|Equal1~2\|combout " "     6.306      0.334 FR  CELL  b2v_inst\|mm_interconnect_0\|router\|Equal1~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.333      2.027 RR    IC  b2v_inst\|mm_interconnect_0\|router\|Equal2~3\|datab " "     8.333      2.027 RR    IC  b2v_inst\|mm_interconnect_0\|router\|Equal2~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.612      0.279 RR  CELL  b2v_inst\|mm_interconnect_0\|router\|Equal2~3\|combout " "     8.612      0.279 RR  CELL  b2v_inst\|mm_interconnect_0\|router\|Equal2~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.857      0.245 RR    IC  b2v_inst\|mm_interconnect_0\|router\|always1~1\|datab " "     8.857      0.245 RR    IC  b2v_inst\|mm_interconnect_0\|router\|always1~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.136      0.279 RR  CELL  b2v_inst\|mm_interconnect_0\|router\|always1~1\|combout " "     9.136      0.279 RR  CELL  b2v_inst\|mm_interconnect_0\|router\|always1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.804      0.668 RR    IC  b2v_inst\|mm_interconnect_0\|router\|src_data\[86\]~0\|dataa " "     9.804      0.668 RR    IC  b2v_inst\|mm_interconnect_0\|router\|src_data\[86\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.137      0.333 RF  CELL  b2v_inst\|mm_interconnect_0\|router\|src_data\[86\]~0\|combout " "    10.137      0.333 RF  CELL  b2v_inst\|mm_interconnect_0\|router\|src_data\[86\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.884      0.747 FF    IC  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~4\|datab " "    10.884      0.747 FF    IC  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.199      0.315 FF  CELL  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~4\|combout " "    11.199      0.315 FF  CELL  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.910      0.711 FF    IC  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~5\|dataa " "    11.910      0.711 FF    IC  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.253      0.343 FF  CELL  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~5\|combout " "    12.253      0.343 FF  CELL  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.956      0.703 FF    IC  b2v_inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|datad " "    12.956      0.703 FF    IC  b2v_inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.078      0.122 FR  CELL  b2v_inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|combout " "    13.078      0.122 FR  CELL  b2v_inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.006      0.928 RR    IC  b2v_inst\|cpu\|cpu\|A_dc_wb_update_av_writedata\|datad " "    14.006      0.928 RR    IC  b2v_inst\|cpu\|cpu\|A_dc_wb_update_av_writedata\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.115      0.109 RF  CELL  b2v_inst\|cpu\|cpu\|A_dc_wb_update_av_writedata\|combout " "    14.115      0.109 RF  CELL  b2v_inst\|cpu\|cpu\|A_dc_wb_update_av_writedata\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.373      1.258 FF    IC  b2v_inst\|cpu\|d_writedata\[7\]\|sload " "    15.373      1.258 FF    IC  b2v_inst\|cpu\|d_writedata\[7\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.007      0.634 FF  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\] " "    16.007      0.634 FF  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.361      3.361  R        clock network delay " "    23.361      3.361  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.396      0.035           clock pessimism removed " "    23.396      0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.408      0.012     uTsu  cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\] " "    23.408      0.012     uTsu  cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.007 " "Data Arrival Time  :    16.007" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.408 " "Data Required Time :    23.408" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.401  " "Slack              :     7.401 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686577 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686577 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 18.764 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 18.764" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686582 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 18.764  " "Path #1: Setup slack is 18.764 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.215      3.215  F        clock network delay " "    53.215      3.215  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.409      0.194     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    53.409      0.194     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.409      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q " "    53.409      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.863      1.454 FF    IC  altera_internal_jtag\|tdouser " "    54.863      1.454 FF    IC  altera_internal_jtag\|tdouser" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    58.751      3.888 FR  CELL  altera_internal_jtag\|tdo " "    58.751      3.888 FR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    58.751      0.000 RR    IC  altera_reserved_tdo~output\|i " "    58.751      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    61.236      2.485 RR  CELL  altera_reserved_tdo~output\|o " "    61.236      2.485 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    61.236      0.000 RR  CELL  altera_reserved_tdo " "    61.236      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000    -20.000  R  oExt  altera_reserved_tdo " "    80.000    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    61.236 " "Data Arrival Time  :    61.236" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    80.000 " "Data Required Time :    80.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.764  " "Slack              :    18.764 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686582 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686582 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686605 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.162  " "Path #1: Hold slack is 0.162 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[7\] " "From Node    : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.217      3.217  R        clock network delay " "     3.217      3.217  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.411      0.194     uTco  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[7\] " "     3.411      0.194     uTco  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.411      0.000 RR  CELL  b2v_inst\|cpu\|cpu\|M_bht_ptr_unfiltered\[7\]\|q " "     3.411      0.000 RR  CELL  b2v_inst\|cpu\|cpu\|M_bht_ptr_unfiltered\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.013      0.602 RR    IC  b2v_inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[7\] " "     4.013      0.602 RR    IC  b2v_inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.059      0.046 RR  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "     4.059      0.046 RR  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.802      3.802  R        clock network delay " "     3.802      3.802  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.745     -0.057           clock pessimism removed " "     3.745     -0.057           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.897      0.152      uTh  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "     3.897      0.152      uTh  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.059 " "Data Arrival Time  :     4.059" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.897 " "Data Required Time :     3.897" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.162  " "Slack              :     0.162 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686605 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686605 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.323 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.323" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686609 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.323  " "Path #1: Hold slack is 0.323 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.864      2.864  R        clock network delay " "     2.864      2.864  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.058      0.194     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg " "     3.058      0.194     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.058      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg\|q " "     3.058      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.058      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg~0\|datac " "     3.058      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.353      0.295 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg~0\|combout " "     3.353      0.295 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.353      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg\|d " "     3.353      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.419      0.066 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg " "     3.419      0.066 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.968      2.968  R        clock network delay " "     2.968      2.968  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.934     -0.034           clock pessimism removed " "     2.934     -0.034           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.096      0.162      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg " "     3.096      0.162      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo_bypass_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.419 " "Data Arrival Time  :     3.419" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.096 " "Data Required Time :     3.096" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.323  " "Slack              :     0.323 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686609 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686609 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.023 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.023" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686622 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686622 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.023  " "Path #1: Recovery slack is 14.023 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.502      3.502  R        clock network delay " "     3.502      3.502  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.696      0.194     uTco  cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.696      0.194     uTco  cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.696      0.000 FF  CELL  b2v_inst\|rst_controller\|r_sync_rst\|q " "     3.696      0.000 FF  CELL  b2v_inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.012      1.316 FF    IC  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datac " "     5.012      1.316 FF    IC  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.236      0.224 FF  CELL  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     5.236      0.224 FF  CELL  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.926      1.690 FF    IC  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|inclk\[0\] " "     6.926      1.690 FF    IC  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.926      0.000 FF  CELL  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|outclk " "     6.926      0.000 FF  CELL  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.294      1.368 FF    IC  b2v_inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|clr0 " "     8.294      1.368 FF    IC  b2v_inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.526      1.232 FF  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "     9.526      1.232 FF  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.537      3.537  R        clock network delay " "    23.537      3.537  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.572      0.035           clock pessimism removed " "    23.572      0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.549     -0.023     uTsu  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "    23.549     -0.023     uTsu  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.526 " "Data Arrival Time  :     9.526" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.549 " "Data Required Time :    23.549" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.023  " "Slack              :    14.023 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686623 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686623 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.292 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.292" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686625 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.292  " "Path #1: Recovery slack is 48.292 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.966      2.966  R        clock network delay " "     2.966      2.966  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.160      0.194     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     3.160      0.194     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.160      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     3.160      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.282      1.122 FF    IC  b2v_inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     4.282      1.122 FF    IC  b2v_inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.946      0.664 FR  CELL  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "     4.946      0.664 FR  CELL  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.214      3.214  F        clock network delay " "    53.214      3.214  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.226      0.012           clock pessimism removed " "    53.226      0.012           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.238      0.012     uTsu  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "    53.238      0.012     uTsu  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.946 " "Data Arrival Time  :     4.946" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    53.238 " "Data Required Time :    53.238" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.292  " "Slack              :    48.292 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686625 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686625 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.095 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.095" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686628 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.095  " "Path #1: Removal slack is 1.095 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.864      2.864  R        clock network delay " "     2.864      2.864  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.058      0.194     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     3.058      0.194     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.058      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     3.058      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.518      0.460 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     3.518      0.460 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.190      0.672 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     4.190      0.672 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.967      2.967  R        clock network delay " "     2.967      2.967  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933     -0.034           clock pessimism removed " "     2.933     -0.034           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.095      0.162      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     3.095      0.162      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.190 " "Data Arrival Time  :     4.190" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.095 " "Data Required Time :     3.095" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.095  " "Slack              :     1.095 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686628 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686628 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.746 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.746" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686641 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686641 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.746  " "Path #1: Removal slack is 3.746 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\] " "To Node      : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.373      3.373  R        clock network delay " "     3.373      3.373  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.567      0.194     uTco  cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.567      0.194     uTco  cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.567      0.000 RR  CELL  b2v_inst\|rst_controller\|r_sync_rst\|q " "     3.567      0.000 RR  CELL  b2v_inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.293      1.726 RR    IC  b2v_inst\|rst_controller\|r_sync_rst~clkctrl\|inclk\[0\] " "     5.293      1.726 RR    IC  b2v_inst\|rst_controller\|r_sync_rst~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.293      0.000 RR  CELL  b2v_inst\|rst_controller\|r_sync_rst~clkctrl\|outclk " "     5.293      0.000 RR  CELL  b2v_inst\|rst_controller\|r_sync_rst~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.768      1.475 RR    IC  b2v_inst\|jtag_uart\|the_cpu_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clr0 " "     6.768      1.475 RR    IC  b2v_inst\|jtag_uart\|the_cpu_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.832      1.064 RR  CELL  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\] " "     7.832      1.064 RR  CELL  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.922      3.922  R        clock network delay " "     3.922      3.922  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.861     -0.061           clock pessimism removed " "     3.861     -0.061           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.086      0.225      uTh  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\] " "     4.086      0.225      uTh  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.832 " "Data Arrival Time  :     7.832" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.086 " "Data Required Time :     4.086" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.746  " "Slack              :     3.746 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459686642 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459686642 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1738459686643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1738459686682 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1738459686682 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1738459691846 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1738459692552 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1738459692552 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459692559 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459692559 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459692559 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459692559 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_clk (Rise) sopc_clk (Rise) setup and hold " "From sopc_clk (Rise) to sopc_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459692559 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1738459692559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.504 " "Worst-case setup slack is 8.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.504               0.000 sopc_clk  " "    8.504               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.454               0.000 altera_reserved_tck  " "   19.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459692783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 sopc_clk  " "    0.167               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 altera_reserved_tck  " "    0.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459692859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.589 " "Worst-case recovery slack is 14.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.589               0.000 sopc_clk  " "   14.589               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.476               0.000 altera_reserved_tck  " "   48.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459692917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.021 " "Worst-case removal slack is 1.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.021               0.000 altera_reserved_tck  " "    1.021               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.429               0.000 sopc_clk  " "    3.429               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459692965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.470 " "Worst-case minimum pulse width slack is 9.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.470               0.000 sopc_clk  " "    9.470               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.528               0.000 altera_reserved_tck  " "   49.528               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459692995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459692995 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459693059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459693059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459693059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459693059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459693059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.509 ns " "Worst Case Available Settling Time: 38.509 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459693059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459693059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459693059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459693059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459693059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459693059 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693059 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.504 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.504" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693130 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 8.504  " "Path #1: Setup slack is 8.504 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|d_address_tag_field\[5\] " "From Node    : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|d_address_tag_field\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\] " "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.109      3.109  R        clock network delay " "     3.109      3.109  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.290      0.181     uTco  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|d_address_tag_field\[5\] " "     3.290      0.181     uTco  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|d_address_tag_field\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.290      0.000 FF  CELL  b2v_inst\|cpu\|cpu\|d_address_tag_field\[5\]\|q " "     3.290      0.000 FF  CELL  b2v_inst\|cpu\|cpu\|d_address_tag_field\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.421      2.131 FF    IC  b2v_inst\|mm_interconnect_0\|router\|Equal1~2\|datab " "     5.421      2.131 FF    IC  b2v_inst\|mm_interconnect_0\|router\|Equal1~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.724      0.303 FR  CELL  b2v_inst\|mm_interconnect_0\|router\|Equal1~2\|combout " "     5.724      0.303 FR  CELL  b2v_inst\|mm_interconnect_0\|router\|Equal1~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.608      1.884 RR    IC  b2v_inst\|mm_interconnect_0\|router\|Equal2~3\|datab " "     7.608      1.884 RR    IC  b2v_inst\|mm_interconnect_0\|router\|Equal2~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.865      0.257 RR  CELL  b2v_inst\|mm_interconnect_0\|router\|Equal2~3\|combout " "     7.865      0.257 RR  CELL  b2v_inst\|mm_interconnect_0\|router\|Equal2~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.081      0.216 RR    IC  b2v_inst\|mm_interconnect_0\|router\|always1~1\|datab " "     8.081      0.216 RR    IC  b2v_inst\|mm_interconnect_0\|router\|always1~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.338      0.257 RR  CELL  b2v_inst\|mm_interconnect_0\|router\|always1~1\|combout " "     8.338      0.257 RR  CELL  b2v_inst\|mm_interconnect_0\|router\|always1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.961      0.623 RR    IC  b2v_inst\|mm_interconnect_0\|router\|src_data\[86\]~0\|dataa " "     8.961      0.623 RR    IC  b2v_inst\|mm_interconnect_0\|router\|src_data\[86\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.268      0.307 RF  CELL  b2v_inst\|mm_interconnect_0\|router\|src_data\[86\]~0\|combout " "     9.268      0.307 RF  CELL  b2v_inst\|mm_interconnect_0\|router\|src_data\[86\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.940      0.672 FF    IC  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~4\|datab " "     9.940      0.672 FF    IC  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.225      0.285 FF  CELL  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~4\|combout " "    10.225      0.285 FF  CELL  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.861      0.636 FF    IC  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~5\|dataa " "    10.861      0.636 FF    IC  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.172      0.311 FF  CELL  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~5\|combout " "    11.172      0.311 FF  CELL  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.809      0.637 FF    IC  b2v_inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|datad " "    11.809      0.637 FF    IC  b2v_inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.920      0.111 FR  CELL  b2v_inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|combout " "    11.920      0.111 FR  CELL  b2v_inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.796      0.876 RR    IC  b2v_inst\|cpu\|cpu\|A_dc_wb_update_av_writedata\|datad " "    12.796      0.876 RR    IC  b2v_inst\|cpu\|cpu\|A_dc_wb_update_av_writedata\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.898      0.102 RF  CELL  b2v_inst\|cpu\|cpu\|A_dc_wb_update_av_writedata\|combout " "    12.898      0.102 RF  CELL  b2v_inst\|cpu\|cpu\|A_dc_wb_update_av_writedata\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.024      1.126 FF    IC  b2v_inst\|cpu\|d_writedata\[7\]\|sload " "    14.024      1.126 FF    IC  b2v_inst\|cpu\|d_writedata\[7\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.620      0.596 FF  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\] " "    14.620      0.596 FF  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.081      3.081  R        clock network delay " "    23.081      3.081  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.112      0.031           clock pessimism removed " "    23.112      0.031           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.124      0.012     uTsu  cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\] " "    23.124      0.012     uTsu  cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.620 " "Data Arrival Time  :    14.620" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.124 " "Data Required Time :    23.124" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.504  " "Slack              :     8.504 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693130 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693130 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 19.454 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 19.454" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693137 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 19.454  " "Path #1: Setup slack is 19.454 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.963      2.963  F        clock network delay " "    52.963      2.963  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.144      0.181     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    53.144      0.181     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.144      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q " "    53.144      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.459      1.315 FF    IC  altera_internal_jtag\|tdouser " "    54.459      1.315 FF    IC  altera_internal_jtag\|tdouser" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    58.347      3.888 FR  CELL  altera_internal_jtag\|tdo " "    58.347      3.888 FR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    58.347      0.000 RR    IC  altera_reserved_tdo~output\|i " "    58.347      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.546      2.199 RR  CELL  altera_reserved_tdo~output\|o " "    60.546      2.199 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.546      0.000 RR  CELL  altera_reserved_tdo " "    60.546      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000    -20.000  R  oExt  altera_reserved_tdo " "    80.000    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    60.546 " "Data Arrival Time  :    60.546" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    80.000 " "Data Required Time :    80.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    19.454  " "Slack              :    19.454 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693137 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693137 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.167 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.167" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693214 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693214 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.167  " "Path #1: Hold slack is 0.167 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|A_dc_xfer_wr_data\[30\] " "From Node    : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|A_dc_xfer_wr_data\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085      3.085  R        clock network delay " "     3.085      3.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.266      0.181     uTco  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|A_dc_xfer_wr_data\[30\] " "     3.266      0.181     uTco  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|A_dc_xfer_wr_data\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.266      0.000 RR  CELL  b2v_inst\|cpu\|cpu\|A_dc_xfer_wr_data\[30\]\|q " "     3.266      0.000 RR  CELL  b2v_inst\|cpu\|cpu\|A_dc_xfer_wr_data\[30\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.821      0.555 RR    IC  b2v_inst\|cpu\|cpu\|cpu_cpu_cpu_dc_victim\|the_altsyncram\|auto_generated\|ram_block1a0\|portadatain\[30\] " "     3.821      0.555 RR    IC  b2v_inst\|cpu\|cpu\|cpu_cpu_cpu_dc_victim\|the_altsyncram\|auto_generated\|ram_block1a0\|portadatain\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.865      0.044 RR  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.865      0.044 RR  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.615      3.615  R        clock network delay " "     3.615      3.615  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.560     -0.055           clock pessimism removed " "     3.560     -0.055           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.698      0.138      uTh  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.698      0.138      uTh  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_dc_victim_module:cpu_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.865 " "Data Arrival Time  :     3.865" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.698 " "Data Required Time :     3.698" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.167  " "Slack              :     0.167 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693215 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693215 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.293 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.293" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693222 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693222 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.293  " "Path #1: Hold slack is 0.293 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid " "From Node    : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid " "To Node      : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.723      2.723  R        clock network delay " "     2.723      2.723  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.904      0.181     uTco  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid " "     2.904      0.181     uTco  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.904      0.000 FF  CELL  b2v_inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid\|q " "     2.904      0.000 FF  CELL  b2v_inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.904      0.000 FF    IC  b2v_inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid~0\|datac " "     2.904      0.000 FF    IC  b2v_inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.169      0.265 FF  CELL  b2v_inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid~0\|combout " "     3.169      0.265 FF  CELL  b2v_inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.169      0.000 FF    IC  b2v_inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid\|d " "     3.169      0.000 FF    IC  b2v_inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.228      0.059 FF  CELL  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid " "     3.228      0.059 FF  CELL  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.821      2.821  R        clock network delay " "     2.821      2.821  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.786     -0.035           clock pessimism removed " "     2.786     -0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.935      0.149      uTh  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid " "     2.935      0.149      uTh  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|user_saw_rvalid" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.228 " "Data Arrival Time  :     3.228" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.935 " "Data Required Time :     2.935" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.293  " "Slack              :     0.293 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693223 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693223 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.589 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.589" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693260 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.589  " "Path #1: Recovery slack is 14.589 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.208      3.208  R        clock network delay " "     3.208      3.208  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.389      0.181     uTco  cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.389      0.181     uTco  cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.389      0.000 RR  CELL  b2v_inst\|rst_controller\|r_sync_rst\|q " "     3.389      0.000 RR  CELL  b2v_inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.544      1.155 RR    IC  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datac " "     4.544      1.155 RR    IC  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.755      0.211 RR  CELL  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.755      0.211 RR  CELL  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.292      1.537 RR    IC  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|inclk\[0\] " "     6.292      1.537 RR    IC  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.292      0.000 RR  CELL  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|outclk " "     6.292      0.000 RR  CELL  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.503      1.211 RR    IC  b2v_inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|clr0 " "     7.503      1.211 RR    IC  b2v_inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.646      1.143 RR  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "     8.646      1.143 RR  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.227      3.227  R        clock network delay " "    23.227      3.227  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.258      0.031           clock pessimism removed " "    23.258      0.031           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.235     -0.023     uTsu  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "    23.235     -0.023     uTsu  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.646 " "Data Arrival Time  :     8.646" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.235 " "Data Required Time :    23.235" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.589  " "Slack              :    14.589 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693260 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693260 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.476 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.476" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693268 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693268 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.476  " "Path #1: Recovery slack is 48.476 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.721      2.721  R        clock network delay " "     2.721      2.721  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.902      0.181     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.902      0.181     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.902      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.902      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.905      1.003 FF    IC  b2v_inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     3.905      1.003 FF    IC  b2v_inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.513      0.608 FR  CELL  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "     4.513      0.608 FR  CELL  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.966      2.966  F        clock network delay " "    52.966      2.966  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.977      0.011           clock pessimism removed " "    52.977      0.011           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.989      0.012     uTsu  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "    52.989      0.012     uTsu  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.513 " "Data Arrival Time  :     4.513" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.989 " "Data Required Time :    52.989" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.476  " "Slack              :    48.476 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693269 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693269 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.021 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.021" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.021  " "Path #1: Removal slack is 1.021 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.629      2.629  R        clock network delay " "     2.629      2.629  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.810      0.181     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     2.810      0.181     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.810      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     2.810      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.240      0.430 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     3.240      0.430 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.861      0.621 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     3.861      0.621 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      2.722  R        clock network delay " "     2.722      2.722  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.691     -0.031           clock pessimism removed " "     2.691     -0.031           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.840      0.149      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     2.840      0.149      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.861 " "Data Arrival Time  :     3.861" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.840 " "Data Required Time :     2.840" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.021  " "Slack              :     1.021 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693278 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693278 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.429 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.429" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 3.429  " "Path #1: Removal slack is 3.429 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\] " "To Node      : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.091      3.091  R        clock network delay " "     3.091      3.091  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.272      0.181     uTco  cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.272      0.181     uTco  cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.272      0.000 RR  CELL  b2v_inst\|rst_controller\|r_sync_rst\|q " "     3.272      0.000 RR  CELL  b2v_inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.864      1.592 RR    IC  b2v_inst\|rst_controller\|r_sync_rst~clkctrl\|inclk\[0\] " "     4.864      1.592 RR    IC  b2v_inst\|rst_controller\|r_sync_rst~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.864      0.000 RR  CELL  b2v_inst\|rst_controller\|r_sync_rst~clkctrl\|outclk " "     4.864      0.000 RR  CELL  b2v_inst\|rst_controller\|r_sync_rst~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.190      1.326 RR    IC  b2v_inst\|jtag_uart\|the_cpu_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clr0 " "     6.190      1.326 RR    IC  b2v_inst\|jtag_uart\|the_cpu_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.165      0.975 RR  CELL  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\] " "     7.165      0.975 RR  CELL  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.589      3.589  R        clock network delay " "     3.589      3.589  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534     -0.055           clock pessimism removed " "     3.534     -0.055           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.736      0.202      uTh  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\] " "     3.736      0.202      uTh  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.165 " "Data Arrival Time  :     7.165" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.736 " "Data Required Time :     3.736" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.429  " "Slack              :     3.429 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459693315 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459693315 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1738459693319 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1738459693982 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1738459693982 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459693984 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459693984 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459693984 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459693984 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sopc_clk (Rise) sopc_clk (Rise) setup and hold " "From sopc_clk (Rise) to sopc_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738459693984 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1738459693984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.787 " "Worst-case setup slack is 13.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.787               0.000 sopc_clk  " "   13.787               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.994               0.000 altera_reserved_tck  " "   23.994               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459694061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.062 " "Worst-case hold slack is 0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 sopc_clk  " "    0.062               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 altera_reserved_tck  " "    0.146               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459694120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.916 " "Worst-case recovery slack is 16.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.916               0.000 sopc_clk  " "   16.916               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.511               0.000 altera_reserved_tck  " "   49.511               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459694154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.499 " "Worst-case removal slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 altera_reserved_tck  " "    0.499               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.912               0.000 sopc_clk  " "    1.912               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459694198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.266 " "Worst-case minimum pulse width slack is 9.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.266               0.000 sopc_clk  " "    9.266               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.283               0.000 altera_reserved_tck  " "   49.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738459694237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738459694237 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459694288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459694288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459694288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459694288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459694288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.242 ns " "Worst Case Available Settling Time: 39.242 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459694288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459694288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459694288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459694288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459694288 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738459694288 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694288 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.787 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.787" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694347 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694347 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694347 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.787  " "Path #1: Setup slack is 13.787 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|d_address_tag_field\[5\] " "From Node    : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|d_address_tag_field\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\] " "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.733      1.733  R        clock network delay " "     1.733      1.733  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.819      0.086     uTco  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|d_address_tag_field\[5\] " "     1.819      0.086     uTco  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|d_address_tag_field\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.819      0.000 FF  CELL  b2v_inst\|cpu\|cpu\|d_address_tag_field\[5\]\|q " "     1.819      0.000 FF  CELL  b2v_inst\|cpu\|cpu\|d_address_tag_field\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085      1.266 FF    IC  b2v_inst\|mm_interconnect_0\|router\|Equal1~2\|datab " "     3.085      1.266 FF    IC  b2v_inst\|mm_interconnect_0\|router\|Equal1~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.246      0.161 FR  CELL  b2v_inst\|mm_interconnect_0\|router\|Equal1~2\|combout " "     3.246      0.161 FR  CELL  b2v_inst\|mm_interconnect_0\|router\|Equal1~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.200      0.954 RR    IC  b2v_inst\|mm_interconnect_0\|router\|Equal2~3\|datab " "     4.200      0.954 RR    IC  b2v_inst\|mm_interconnect_0\|router\|Equal2~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.331      0.131 RR  CELL  b2v_inst\|mm_interconnect_0\|router\|Equal2~3\|combout " "     4.331      0.131 RR  CELL  b2v_inst\|mm_interconnect_0\|router\|Equal2~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.439      0.108 RR    IC  b2v_inst\|mm_interconnect_0\|router\|always1~1\|datab " "     4.439      0.108 RR    IC  b2v_inst\|mm_interconnect_0\|router\|always1~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.570      0.131 RR  CELL  b2v_inst\|mm_interconnect_0\|router\|always1~1\|combout " "     4.570      0.131 RR  CELL  b2v_inst\|mm_interconnect_0\|router\|always1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.863      0.293 RR    IC  b2v_inst\|mm_interconnect_0\|router\|src_data\[86\]~0\|dataa " "     4.863      0.293 RR    IC  b2v_inst\|mm_interconnect_0\|router\|src_data\[86\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.017      0.154 RF  CELL  b2v_inst\|mm_interconnect_0\|router\|src_data\[86\]~0\|combout " "     5.017      0.154 RF  CELL  b2v_inst\|mm_interconnect_0\|router\|src_data\[86\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.396      0.379 FF    IC  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~4\|datab " "     5.396      0.379 FF    IC  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.550      0.154 FF  CELL  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~4\|combout " "     5.550      0.154 FF  CELL  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.910      0.360 FF    IC  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~5\|dataa " "     5.910      0.360 FF    IC  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.074      0.164 FF  CELL  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~5\|combout " "     6.074      0.164 FF  CELL  b2v_inst\|mm_interconnect_0\|cmd_demux\|WideOr0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.438      0.364 FF    IC  b2v_inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|datad " "     6.438      0.364 FF    IC  b2v_inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.496      0.058 FR  CELL  b2v_inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|combout " "     6.496      0.058 FR  CELL  b2v_inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.933      0.437 RR    IC  b2v_inst\|cpu\|d_writedata\[22\]~32\|datad " "     6.933      0.437 RR    IC  b2v_inst\|cpu\|d_writedata\[22\]~32\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.985      0.052 RF  CELL  b2v_inst\|cpu\|d_writedata\[22\]~32\|combout " "     6.985      0.052 RF  CELL  b2v_inst\|cpu\|d_writedata\[22\]~32\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.675      0.690 FF    IC  b2v_inst\|cpu\|d_writedata\[7\]\|ena " "     7.675      0.690 FF    IC  b2v_inst\|cpu\|d_writedata\[7\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.934      0.259 FF  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\] " "     7.934      0.259 FF  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.696      1.696  R        clock network delay " "    21.696      1.696  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.715      0.019           clock pessimism removed " "    21.715      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.721      0.006     uTsu  cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\] " "    21.721      0.006     uTsu  cpu:b2v_inst\|cpu_cpu:cpu\|d_writedata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.934 " "Data Arrival Time  :     7.934" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.721 " "Data Required Time :    21.721" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.787  " "Slack              :    13.787 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694348 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694348 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.994 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.994" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694357 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694357 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.994  " "Path #1: Setup slack is 23.994 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.011      2.011  F        clock network delay " "    52.011      2.011  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.097      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    52.097      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.097      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q " "    52.097      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.872      0.775 FF    IC  altera_internal_jtag\|tdouser " "    52.872      0.775 FF    IC  altera_internal_jtag\|tdouser" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.690      1.818 FR  CELL  altera_internal_jtag\|tdo " "    54.690      1.818 FR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.690      0.000 RR    IC  altera_reserved_tdo~output\|i " "    54.690      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.006      1.316 RR  CELL  altera_reserved_tdo~output\|o " "    56.006      1.316 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.006      0.000 RR  CELL  altera_reserved_tdo " "    56.006      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000    -20.000  R  oExt  altera_reserved_tdo " "    80.000    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.006 " "Data Arrival Time  :    56.006" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    80.000 " "Data Required Time :    80.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.994  " "Slack              :    23.994 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694358 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694358 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.062 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.062" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694406 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.062  " "Path #1: Hold slack is 0.062 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[7\] " "From Node    : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.615      1.615  R        clock network delay " "     1.615      1.615  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.701      0.086     uTco  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[7\] " "     1.701      0.086     uTco  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|M_bht_ptr_unfiltered\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.701      0.000 RR  CELL  b2v_inst\|cpu\|cpu\|M_bht_ptr_unfiltered\[7\]\|q " "     1.701      0.000 RR  CELL  b2v_inst\|cpu\|cpu\|M_bht_ptr_unfiltered\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.970      0.269 RR    IC  b2v_inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[7\] " "     1.970      0.269 RR    IC  b2v_inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.996      0.026 RR  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.996      0.026 RR  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.898      1.898  R        clock network delay " "     1.898      1.898  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.865     -0.033           clock pessimism removed " "     1.865     -0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.934      0.069      uTh  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.934      0.069      uTh  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|cpu_cpu_cpu_bht_module:cpu_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.996 " "Data Arrival Time  :     1.996" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.934 " "Data Required Time :     1.934" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.062  " "Slack              :     0.062 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694406 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694406 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.146 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.146" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694414 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.146  " "Path #1: Hold slack is 0.146 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.460      1.460  R        clock network delay " "     1.460      1.460  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.546      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     1.546      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.546      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|q " "     1.546      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.546      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~9\|datac " "     1.546      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.686      0.140 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~9\|combout " "     1.686      0.140 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.686      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|d " "     1.686      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.715      0.029 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     1.715      0.029 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.518      1.518  R        clock network delay " "     1.518      1.518  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.498     -0.020           clock pessimism removed " "     1.498     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.569      0.071      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     1.569      0.071      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.715 " "Data Arrival Time  :     1.715" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.569 " "Data Required Time :     1.569" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.146  " "Slack              :     0.146 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694414 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694414 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.916 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.916" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694446 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.916  " "Path #1: Recovery slack is 16.916 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "To Node      : cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.772      1.772  R        clock network delay " "     1.772      1.772  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.858      0.086     uTco  cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     1.858      0.086     uTco  cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.858      0.000 FF  CELL  b2v_inst\|rst_controller\|r_sync_rst\|q " "     1.858      0.000 FF  CELL  b2v_inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.541      0.683 FF    IC  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datac " "     2.541      0.683 FF    IC  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.645      0.104 FF  CELL  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     2.645      0.104 FF  CELL  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.509      0.864 FF    IC  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|inclk\[0\] " "     3.509      0.864 FF    IC  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.509      0.000 FF  CELL  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|outclk " "     3.509      0.000 FF  CELL  b2v_inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.285      0.776 FF    IC  b2v_inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|clr0 " "     4.285      0.776 FF    IC  b2v_inst\|cpu\|cpu\|cpu_cpu_cpu_bht\|the_altsyncram\|auto_generated\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.873      0.588 FF  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "     4.873      0.588 FF  CELL  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.769      1.769  R        clock network delay " "    21.769      1.769  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.788      0.019           clock pessimism removed " "    21.788      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.789      0.001     uTsu  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\] " "    21.789      0.001     uTsu  cpu:b2v_inst\|cpu_cpu:cpu\|cpu_cpu_cpu:cpu\|D_bht_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.873 " "Data Arrival Time  :     4.873" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.789 " "Data Required Time :    21.789" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.916  " "Slack              :    16.916 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694446 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694446 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.511 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.511" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694449 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.511  " "Path #1: Recovery slack is 49.511 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.518      1.518  R        clock network delay " "     1.518      1.518  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.604      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.604      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.604      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.604      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.181      0.577 FF    IC  b2v_inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     2.181      0.577 FF    IC  b2v_inst\|jtag_uart\|cpu_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.503      0.322 FR  CELL  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "     2.503      0.322 FR  CELL  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.002      2.002  F        clock network delay " "    52.002      2.002  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.008      0.006           clock pessimism removed " "    52.008      0.006           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.014      0.006     uTsu  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate " "    52.014      0.006     uTsu  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.503 " "Data Arrival Time  :     2.503" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.014 " "Data Required Time :    52.014" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.511  " "Slack              :    49.511 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694449 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694449 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.499 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.499" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.499  " "Path #1: Removal slack is 0.499 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.462      1.462  R        clock network delay " "     1.462      1.462  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.548      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     1.548      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.548      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     1.548      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.753      0.205 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     1.753      0.205 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.069      0.316 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     2.069      0.316 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.519      1.519  R        clock network delay " "     1.519      1.519  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.499     -0.020           clock pessimism removed " "     1.499     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.570      0.071      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.570      0.071      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.069 " "Data Arrival Time  :     2.069" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.570 " "Data Required Time :     1.570" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.499  " "Slack              :     0.499 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694452 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.912 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.912" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694482 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.912  " "Path #1: Removal slack is 1.912 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\] " "To Node      : cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.701      1.701  R        clock network delay " "     1.701      1.701  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.787      0.086     uTco  cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     1.787      0.086     uTco  cpu:b2v_inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.787      0.000 RR  CELL  b2v_inst\|rst_controller\|r_sync_rst\|q " "     1.787      0.000 RR  CELL  b2v_inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.619      0.832 RR    IC  b2v_inst\|rst_controller\|r_sync_rst~clkctrl\|inclk\[0\] " "     2.619      0.832 RR    IC  b2v_inst\|rst_controller\|r_sync_rst~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.619      0.000 RR  CELL  b2v_inst\|rst_controller\|r_sync_rst~clkctrl\|outclk " "     2.619      0.000 RR  CELL  b2v_inst\|rst_controller\|r_sync_rst~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.445      0.826 RR    IC  b2v_inst\|jtag_uart\|the_cpu_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clr0 " "     3.445      0.826 RR    IC  b2v_inst\|jtag_uart\|the_cpu_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.949      0.504 RR  CELL  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\] " "     3.949      0.504 RR  CELL  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.967      1.967  R        clock network delay " "     1.967      1.967  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.932     -0.035           clock pessimism removed " "     1.932     -0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      0.105      uTh  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\] " "     2.037      0.105      uTh  cpu:b2v_inst\|cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:cpu_jtag_uart_alt_jtag_atlantic\|rdata\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.949 " "Data Arrival Time  :     3.949" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.037 " "Data Required Time :     2.037" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.912  " "Slack              :     1.912 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1738459694483 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738459694483 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738459696627 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738459696628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738459696955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 02 01:28:16 2025 " "Processing ended: Sun Feb 02 01:28:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738459696955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738459696955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738459696955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1738459696955 ""}
