# ğŸ§  SAP-1 Computer Architecture Project

A simplified 8-bit computer architecture implementation (SAP-1) completed as a final project for the Computer Architecture course at Zewail City.

## ğŸ§© Components Implemented
- Program Counter (PC)
- Memory (RAM)
- Instruction Register (IR)
- Control Unit (CU)
- ALU (Adder only)
- B Register & Accumulator
- Output Register

## âš™ï¸ Tools & Technologies
- **Logisim** â€“ Digital circuit simulation
- Screenshots/images of circuit

## ğŸ¯ What I Learned
- CPU microarchitecture and control sequencing
- Clock cycles, instruction execution, timing
- Designing and simulating a working SAP-1 CPU
- Binary instruction encoding & microinstructions

## ğŸ« Course Context
Built as part of the **Computer Architecture** course in my first year at Zewail City.

## ğŸ‘¨â€ğŸ’» Author
**Mazen Mohamed**  
First-year Computer Science student, Zewail City

---

âš ï¸ For academic and educational use only.
