/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/srikala/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/srikala/qorc-sdk/fpga-examples/assignment1/assignment1.v:1.1-21.10" *)
module assignment1(a, b, c, d, e, f, g, x, y, z);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  (* src = "/home/srikala/qorc-sdk/fpga-examples/assignment1/assignment1.v:5.7-5.8" *)
  wire F;
  (* src = "/home/srikala/qorc-sdk/fpga-examples/assignment1/assignment1.v:2.10-2.11" *)
  output a;
  (* src = "/home/srikala/qorc-sdk/fpga-examples/assignment1/assignment1.v:2.12-2.13" *)
  output b;
  (* src = "/home/srikala/qorc-sdk/fpga-examples/assignment1/assignment1.v:2.14-2.15" *)
  output c;
  (* src = "/home/srikala/qorc-sdk/fpga-examples/assignment1/assignment1.v:2.16-2.17" *)
  output d;
  (* src = "/home/srikala/qorc-sdk/fpga-examples/assignment1/assignment1.v:2.18-2.19" *)
  output e;
  (* src = "/home/srikala/qorc-sdk/fpga-examples/assignment1/assignment1.v:2.20-2.21" *)
  output f;
  (* src = "/home/srikala/qorc-sdk/fpga-examples/assignment1/assignment1.v:2.22-2.23" *)
  output g;
  (* src = "/home/srikala/qorc-sdk/fpga-examples/assignment1/assignment1.v:3.9-3.10" *)
  input x;
  (* src = "/home/srikala/qorc-sdk/fpga-examples/assignment1/assignment1.v:3.11-3.12" *)
  input y;
  (* src = "/home/srikala/qorc-sdk/fpga-examples/assignment1/assignment1.v:3.13-3.14" *)
  input z;
  logic_1 _05_ (
    .a(_00_)
  );
  logic_0 _06_ (
    .a(_01_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X10Y3"),
    .IO_PAD("2"),
    .IO_TYPE("BIDIR")
  ) _07_ (
    .A(F),
    .P(a)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _08_ (
    .A(_01_),
    .P(b)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .A(_01_),
    .P(c)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .A(F),
    .P(d)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X20Y3"),
    .IO_PAD("61"),
    .IO_TYPE("BIDIR")
  ) _11_ (
    .A(F),
    .P(e)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y3"),
    .IO_PAD("60"),
    .IO_TYPE("BIDIR")
  ) _12_ (
    .A(F),
    .P(f)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("59"),
    .IO_TYPE("BIDIR")
  ) _13_ (
    .A(_00_),
    .P(g)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _14_ (
    .P(x),
    .Q(_02_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X28Y3"),
    .IO_PAD("56"),
    .IO_TYPE("BIDIR")
  ) _15_ (
    .P(y),
    .Q(_03_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X30Y3"),
    .IO_PAD("55"),
    .IO_TYPE("BIDIR")
  ) _16_ (
    .P(z),
    .Q(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srikala/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) a_LUT3_O (
    .I0(_04_),
    .I1(_02_),
    .I2(_03_),
    .O(F)
  );
endmodule
