INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/fir_hls.hlsrun_csim_summary, at Mon Mar  3 18:43:11 2025
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls -config /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg -cmdlineconfig /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'fran' on host 'asus' (Linux_x86_64 version 6.8.0-52-generic) on Mon Mar 03 18:43:14 CET 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/fran/Documentos/progra/sys_fir/lab/fir_2'
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls 
INFO: [HLS 200-1510] Running: open_project /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.h' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=fir_hls_TB.cpp' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(12)
INFO: [HLS 200-10] Adding test bench file '/home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=fir_hls' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-S' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1465] Applying ini 'clock=8ns' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' at /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_2.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/fran/Documentos/progra/sys_fir/lab/fir_2/fir_hls/hls/config.cmdline
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../fir_hls_TB.cpp in debug mode
   Generating csim.exe
ERROR [HLS SIM]: an hls::stream is read while empty, which may result in RTL simulation hanging.
If this is not expected, execute C simulation in debug mode in the GUI and examine the source code location of the blocked hls::stream::read() call to debug.
If this is expected, add -DALLOW_EMPTY_HLS_STREAM_READS to -cflags to turn this error into a warning and allow empty hls::stream reads to return the default value for the data type.
@E Simulation failed.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.11 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.44 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: close_project 
ERROR: 4
INFO: [HLS 200-112] Total CPU user time: 4.1 seconds. Total CPU system time: 0.52 seconds. Total elapsed time: 5.49 seconds; peak allocated memory: 290.258 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Mar  3 18:43:18 2025...
