// Yosys script used:
// read_verilog -sv dist/worker_0_1755304956554347453_0/countbits_ops.sv; prep -top countbits_ops; synth; write_verilog -sv -noattr dist/worker_0_1755304956554347453_0/countbits_ops-Yosys.sv
/* Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

module countbits_ops(clk, in_d, inj_data0_1755304956858_225, inj_data1_1755304956858_180, inj_data_in_1755304956867_809, inj_in_val_1755304956862_68, inj_sel_1755304956858_762, rst, cnt, inj_control_status_1755304956867_645, inj_out_data_q_1755304956848_467, inj_out_val_1755304956862_657, inj_result_1755304956858_997);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  input clk;
  wire clk;
  output [3:0] cnt;
  wire [3:0] cnt;
  wire [7:0] data_q_ts1755304956849;
  input [7:0] in_d;
  wire [7:0] in_d;
  output inj_control_status_1755304956867_645;
  wire inj_control_status_1755304956867_645;
  input inj_data0_1755304956858_225;
  wire inj_data0_1755304956858_225;
  input inj_data1_1755304956858_180;
  wire inj_data1_1755304956858_180;
  input [15:0] inj_data_in_1755304956867_809;
  wire [15:0] inj_data_in_1755304956867_809;
  input [31:0] inj_in_val_1755304956862_68;
  wire [31:0] inj_in_val_1755304956862_68;
  output inj_out_data_q_1755304956848_467;
  wire inj_out_data_q_1755304956848_467;
  output [31:0] inj_out_val_1755304956862_657;
  wire [31:0] inj_out_val_1755304956862_657;
  output inj_result_1755304956858_997;
  wire inj_result_1755304956858_997;
  input inj_sel_1755304956858_762;
  wire inj_sel_1755304956858_762;
  input rst;
  wire rst;
  reg \vif_inst.data ;
  assign _00_ = inj_data0_1755304956858_225 & inj_data_in_1755304956867_809[0];
  assign _01_ = inj_data_in_1755304956867_809[1] & inj_data0_1755304956858_225;
  assign _02_ = _01_ | _00_;
  assign _03_ = inj_data_in_1755304956867_809[2] & inj_data0_1755304956858_225;
  assign _04_ = inj_data_in_1755304956867_809[3] & inj_data0_1755304956858_225;
  assign _05_ = _04_ | _03_;
  assign _06_ = _05_ | _02_;
  assign _07_ = inj_data_in_1755304956867_809[4] & inj_data0_1755304956858_225;
  assign _08_ = inj_data_in_1755304956867_809[5] & inj_data0_1755304956858_225;
  assign _09_ = _08_ | _07_;
  assign _10_ = inj_data_in_1755304956867_809[6] & inj_data0_1755304956858_225;
  assign _11_ = inj_data_in_1755304956867_809[7] & inj_data0_1755304956858_225;
  assign _12_ = _11_ | _10_;
  assign _13_ = _12_ | _09_;
  assign _14_ = _13_ | _06_;
  assign _15_ = inj_data_in_1755304956867_809[8] & inj_data0_1755304956858_225;
  assign _16_ = inj_data_in_1755304956867_809[9] & inj_data0_1755304956858_225;
  assign _17_ = _16_ | _15_;
  assign _18_ = inj_data_in_1755304956867_809[10] & inj_data0_1755304956858_225;
  assign _19_ = inj_data_in_1755304956867_809[11] & inj_data0_1755304956858_225;
  assign _20_ = _19_ | _18_;
  assign _21_ = _20_ | _17_;
  assign _22_ = inj_data_in_1755304956867_809[12] & inj_data0_1755304956858_225;
  assign _23_ = inj_data_in_1755304956867_809[13] & inj_data0_1755304956858_225;
  assign _24_ = _23_ | _22_;
  assign _25_ = inj_data_in_1755304956867_809[14] & inj_data0_1755304956858_225;
  assign _26_ = inj_data_in_1755304956867_809[15] & inj_data0_1755304956858_225;
  assign _27_ = _26_ | _25_;
  assign _28_ = _27_ | _24_;
  assign _29_ = _28_ | _21_;
  assign inj_control_status_1755304956867_645 = _29_ | _14_;
  assign inj_result_1755304956858_997 = inj_sel_1755304956858_762 ? inj_data1_1755304956858_180 : inj_data0_1755304956858_225;
  always_ff @(posedge clk, posedge rst)
    if (rst) \vif_inst.data  <= 1'h0;
    else \vif_inst.data  <= in_d[0];
  reg \data_q_ts1755304956849_reg[0] ;
  always_ff @(posedge clk, posedge rst)
    if (rst) \data_q_ts1755304956849_reg[0]  <= 1'h0;
    else \data_q_ts1755304956849_reg[0]  <= \vif_inst.data ;
  assign data_q_ts1755304956849[0] = \data_q_ts1755304956849_reg[0] ;
  assign cnt = 4'h8;
  assign data_q_ts1755304956849[7:1] = 7'hxx;
  assign inj_out_data_q_1755304956848_467 = data_q_ts1755304956849[0];
  assign inj_out_val_1755304956862_657 = inj_in_val_1755304956862_68;
endmodule
