
Processor: PROC1
sim: ** simulation statistics **
sim_num_insn                4970987 # total number of instructions committed
sim_num_refs                2503795 # total number of loads and stores committed
sim_num_loads               1864221 # total number of loads committed
sim_num_stores          639574.0000 # total number of stores committed
sim_num_branches             571486 # total number of branches committed
sim_elapsed_time                 51 # total simulation time in seconds
sim_inst_rate            97470.3333 # simulation speed (in insts/sec)
sim_total_insn              5505260 # total number of instructions executed
sim_total_refs              2789408 # total number of loads and stores executed
sim_total_loads             2068924 # total number of loads executed
sim_total_stores        720484.0000 # total number of stores executed
sim_total_branches           639337 # total number of branches executed
sim_cycle                   2888992 # total simulation time in cycles
num_bus_access                   32 # total number of access bus
cycle_wait_bus                   96 # total cycle waiting for bus
cycle_bus_busy                   64 # total cycle waiting (wasted) for bus busy
sim_IPC                      1.7207 # instructions per cycle
sim_CPI                      0.5812 # cycles per instruction
sim_exec_BW                  1.9056 # total instructions (mis-spec + committed) per cycle
sim_IPB                      8.6984 # instruction per branch
IFQ_count                  10062917 # cumulative IFQ occupancy
IFQ_fcount                  2335025 # cumulative IFQ full count
ifq_occupancy                3.4832 # avg IFQ occupancy (insn's)
ifq_rate                     1.9056 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.8279 # avg IFQ occupant latency (cycle's)
ifq_full                     0.8082 # fraction of time (cycle's) IFQ was full
RUU_count                  41562900 # cumulative RUU occupancy
RUU_fcount                  2361709 # cumulative RUU full count
ruu_occupancy               14.3866 # avg RUU occupancy (insn's)
ruu_rate                     1.9056 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  7.5497 # avg RUU occupant latency (cycle's)
ruu_full                     0.8175 # fraction of time (cycle's) RUU was full
LSQ_count                  20955823 # cumulative LSQ occupancy
LSQ_fcount                       36 # cumulative LSQ full count
lsq_occupancy                7.2537 # avg LSQ occupancy (insn's)
lsq_rate                     1.9056 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  3.8065 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0000 # fraction of time (cycle's) LSQ was full
bpred_bimod.lookups          650485 # total number of bpred lookups
bpred_bimod.updates          571486 # total number of updates
bpred_bimod.addr_hits        531596 # total number of address-predicted hits
bpred_bimod.dir_hits         533466 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses            38020 # total number of misses
bpred_bimod.jr_hits           74856 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen           76525 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP            0 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP            5 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.9302 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9335 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.9782 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.0000 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes        94494 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops        88310 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP        76520 # total number of RAS predictions used
bpred_bimod.ras_hits.PP        74856 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.9783 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses                5657918 # total number of accesses
il1.hits                    5657146 # total number of hits
il1.misses                      772 # total number of misses
il1.replacements                363 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0001 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0001 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                2422978 # total number of accesses
dl1.hits                    2421625 # total number of hits
dl1.misses                     1353 # total number of misses
dl1.replacements                841 # total number of replacements
dl1.writebacks                  792 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0006 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0003 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0003 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                   2917 # total number of accesses
ul2.hits                       2078 # total number of hits
ul2.misses                      839 # total number of misses
ul2.replacements                  0 # total number of replacements
ul2.writebacks                    0 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.2876 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses               5657918 # total number of accesses
itlb.hits                   5657905 # total number of hits
itlb.misses                      13 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses               2591137 # total number of accesses
dtlb.hits                   2591119 # total number of hits
dtlb.misses                      18 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power            785970.0459 # total power usage of rename unit
bpred_power            2100702.8446 # total power usage of bpred unit
window_power           4581052.7821 # total power usage of instruction window
lsq_power              3324646.8428 # total power usage of load/store queue
regfile_power          6782476.1205 # total power usage of arch. regfile
icache_power           127311543.1182 # total power usage of icache
dcache_power           253877439.2685 # total power usage of dcache
dcache2_power          2770066.4546 # total power usage of dcache2
alu_power              27359542.9261 # total power usage of alu
falu_power             20628226.8091 # total power usage of falu
resultbus_power        3917131.9411 # total power usage of resultbus
clock_power            51880906.8206 # total power usage of clock
avg_rename_power             0.2721 # avg power usage of rename unit
avg_bpred_power              0.7271 # avg power usage of bpred unit
avg_window_power             1.5857 # avg power usage of instruction window
avg_lsq_power                1.1508 # avg power usage of lsq
avg_regfile_power            2.3477 # avg power usage of arch. regfile
avg_icache_power            44.0678 # avg power usage of icache
avg_dcache_power            87.8775 # avg power usage of dcache
avg_dcache2_power            0.9588 # avg power usage of dcache2
avg_alu_power                9.4703 # avg power usage of alu
avg_falu_power               7.1403 # avg power usage of falu
avg_resultbus_power          1.3559 # avg power usage of resultbus
avg_clock_power             17.9581 # avg power usage of clock
fetch_stage_power      129412245.9628 # total power usage of fetch stage
dispatch_stage_power    785970.0459 # total power usage of dispatch stage
issue_stage_power      295829880.2151 # total power usage of issue stage
avg_fetch_power             44.7949 # average power of fetch unit per cycle
avg_dispatch_power           0.2721 # average power of dispatch unit per cycle
avg_issue_power            102.3990 # average power of issue unit per cycle
total_power            484691479.1650 # total power per cycle
avg_total_power_cycle      167.7718 # average total power per cycle
avg_total_power_cycle_nofp_nod2     159.6727 # average total power per cycle
avg_total_power_insn        88.0415 # average total power per insn
avg_total_power_insn_nofp_nod2      83.7914 # average total power per insn
rename_power_cc1        661680.2834 # total power usage of rename unit_cc1
bpred_power_cc1         371922.8674 # total power usage of bpred unit_cc1
window_power_cc1       3944481.1521 # total power usage of instruction window_cc1
lsq_power_cc1          1485019.8126 # total power usage of lsq_cc1
regfile_power_cc1      4943855.9068 # total power usage of arch. regfile_cc1
icache_power_cc1       111401742.7397 # total power usage of icache_cc1
dcache_power_cc1       169417529.7927 # total power usage of dcache_cc1
dcache2_power_cc1         2034.2359 # total power usage of dcache2_cc1
alu_power_cc1          6015603.9613 # total power usage of alu_cc1
resultbus_power_cc1    3428740.6520 # total power usage of resultbus_cc1
clock_power_cc1        35491189.3469 # total power usage of clock_cc1
avg_rename_power_cc1         0.2290 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.1287 # avg power usage of bpred unit_cc1
avg_window_power_cc1         1.3653 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            0.5140 # avg power usage of lsq_cc1
avg_regfile_power_cc1        1.7113 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1        38.5608 # avg power usage of icache_cc1
avg_dcache_power_cc1        58.6424 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0007 # avg power usage of dcache2_cc1
avg_alu_power_cc1            2.0823 # avg power usage of alu_cc1
avg_resultbus_power_cc1       1.1868 # avg power usage of resultbus_cc1
avg_clock_power_cc1         12.2850 # avg power usage of clock_cc1
fetch_stage_power_cc1  111773665.6072 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1  661680.2834 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  184293409.6066 # total power usage of issue stage_cc1
avg_fetch_power_cc1         38.6895 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.2290 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         63.7916 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  337163800.7508 # total power per cycle_cc1
avg_total_power_cycle_cc1     116.7064 # average total power per cycle_cc1
avg_total_power_insn_cc1      61.2439 # average total power per insn_cc1
rename_power_cc2        374412.4454 # total power usage of rename unit_cc2
bpred_power_cc2         207782.1884 # total power usage of bpred unit_cc2
window_power_cc2       3152077.5643 # total power usage of instruction window_cc2
lsq_power_cc2           900039.9246 # total power usage of lsq_cc2
regfile_power_cc2      1049120.4468 # total power usage of arch. regfile_cc2
icache_power_cc2       111401742.7397 # total power usage of icache_cc2
dcache_power_cc2       106466181.2046 # total power usage of dcache_cc2
dcache2_power_cc2         1398.5072 # total power usage of dcache2_cc2
alu_power_cc2          5740631.7987 # total power usage of alu_cc2
resultbus_power_cc2    2114066.7876 # total power usage of resultbus_cc2
clock_power_cc2        27230738.5400 # total power usage of clock_cc2
avg_rename_power_cc2         0.1296 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0719 # avg power usage of bpred unit_cc2
avg_window_power_cc2         1.0911 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.3115 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.3631 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2        38.5608 # avg power usage of icache_cc2
avg_dcache_power_cc2        36.8524 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0005 # avg power usage of dcache2_cc2
avg_alu_power_cc2            1.9871 # avg power usage of alu_cc2
avg_resultbus_power_cc2       0.7318 # avg power usage of resultbus_cc2
avg_clock_power_cc2          9.4257 # avg power usage of clock_cc2
fetch_stage_power_cc2  111609524.9281 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2  374412.4454 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  118374395.7870 # total power usage of issue stage_cc2
avg_fetch_power_cc2         38.6327 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.1296 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2         40.9743 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  258638192.1473 # total power per cycle_cc2
avg_total_power_cycle_cc2      89.5254 # average total power per cycle_cc2
avg_total_power_insn_cc2      46.9802 # average total power per insn_cc2
rename_power_cc3        386841.4216 # total power usage of rename unit_cc3
bpred_power_cc3         380660.3316 # total power usage of bpred unit_cc3
window_power_cc3       3174845.2727 # total power usage of instruction window_cc3
lsq_power_cc3          1078268.4877 # total power usage of lsq_cc3
regfile_power_cc3      1166419.0131 # total power usage of arch. regfile_cc3
icache_power_cc3       112992722.7776 # total power usage of icache_cc3
dcache_power_cc3       115305643.6211 # total power usage of dcache_cc3
dcache2_power_cc3       278202.1606 # total power usage of dcache2_cc3
alu_power_cc3          7875025.6948 # total power usage of alu_cc3
resultbus_power_cc3    2144375.1447 # total power usage of resultbus_cc3
clock_power_cc3        28900390.9546 # total power usage of clock_cc3
avg_rename_power_cc3         0.1339 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.1318 # avg power usage of bpred unit_cc3
avg_window_power_cc3         1.0989 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.3732 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        0.4037 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3        39.1115 # avg power usage of icache_cc3
avg_dcache_power_cc3        39.9121 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.0963 # avg power usage of dcache2_cc3
avg_alu_power_cc3            2.7259 # avg power usage of alu_cc3
avg_resultbus_power_cc3       0.7423 # avg power usage of resultbus_cc3
avg_clock_power_cc3         10.0036 # avg power usage of clock_cc3
fetch_stage_power_cc3  113373383.1092 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3  386841.4216 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  129856360.3816 # total power usage of issue stage_cc3
avg_fetch_power_cc3         39.2432 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.1339 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3         44.9487 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  273683394.8801 # total power per cycle_cc3
avg_total_power_cycle_cc3      94.7332 # average total power per cycle_cc3
avg_total_power_insn_cc3      49.7131 # average total power per insn_cc3
total_rename_access         5504732 # total number accesses of rename unit
total_bpred_access           571486 # total number accesses of bpred unit
total_window_access        20509809 # total number accesses of instruction window
total_lsq_access            2769402 # total number accesses of load/store queue
total_regfile_access        6153318 # total number accesses of arch. regfile
total_icache_access         5658544 # total number accesses of icache
total_dcache_access         2422978 # total number accesses of dcache
total_dcache2_access           2917 # total number accesses of dcache2
total_alu_access            4927443 # total number accesses of alu
total_resultbus_access      6529974 # total number accesses of resultbus
avg_rename_access            1.9054 # avg number accesses of rename unit
avg_bpred_access             0.1978 # avg number accesses of bpred unit
avg_window_access            7.0993 # avg number accesses of instruction window
avg_lsq_access               0.9586 # avg number accesses of lsq
avg_regfile_access           2.1299 # avg number accesses of arch. regfile
avg_icache_access            1.9587 # avg number accesses of icache
avg_dcache_access            0.8387 # avg number accesses of dcache
avg_dcache2_access           0.0010 # avg number accesses of dcache2
avg_alu_access               1.7056 # avg number accesses of alu
avg_resultbus_access         2.2603 # avg number accesses of resultbus
max_rename_access                 4 # max number accesses of rename unit
max_bpred_access                  3 # max number accesses of bpred unit
max_window_access                16 # max number accesses of instruction window
max_lsq_access                    5 # max number accesses of load/store queue
max_regfile_access               12 # max number accesses of arch. regfile
max_icache_access                 4 # max number accesses of icache
max_dcache_access                 4 # max number accesses of dcache
max_dcache2_access                4 # max number accesses of dcache2
max_alu_access                    3 # max number accesses of alu
max_resultbus_access              8 # max number accesses of resultbus
max_cycle_power_cc1        241.2206 # maximum cycle power usage of cc1
max_cycle_power_cc2        236.3943 # maximum cycle power usage of cc2
max_cycle_power_cc3        237.7548 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base             0x00400000 # program text (code) segment base
ld_text_size                  77088 # program text (code) size in bytes
ld_data_base             0x10000000 # program initialized data segment base
ld_data_size                   8368 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base            0x7fffc000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry            0x00400140 # program entry point (initial PC)
ld_environ_base          0x7fff8000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                   33 # total number of pages allocated
mem.page_mem                   132k # total size of memory pages allocated
mem.ptab_misses                  35 # total first level page table misses
mem.ptab_accesses          16843390 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

