{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589300866714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589300866730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 09:27:46 2020 " "Processing started: Tue May 12 09:27:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589300866730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300866730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off QWAC -c QWAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off QWAC -c QWAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300866730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589300867332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589300867332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qwac.bdf 1 1 " "Found 1 design units, including 1 entities, in source file qwac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QWAC " "Found entity 1: QWAC" {  } { { "QWAC.bdf" "" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589300878121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_built_in_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_built_in_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_built_in_clk " "Found entity 1: fpga_built_in_clk" {  } { { "fpga_built_in_clk.v" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/fpga_built_in_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589300878125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_built_in_clk/fpga_built_in_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_built_in_clk/fpga_built_in_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_built_in_clk_0002 " "Found entity 1: fpga_built_in_clk_0002" {  } { { "fpga_built_in_clk/fpga_built_in_clk_0002.v" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/fpga_built_in_clk/fpga_built_in_clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589300878127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qwac_top.sv 4 4 " "Found 4 design units, including 4 entities, in source file qwac_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dotProdEng " "Found entity 1: dotProdEng" {  } { { "dotProdEng.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/dotProdEng.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589300878132 ""} { "Info" "ISGN_ENTITY_NAME" "2 tileEng " "Found entity 2: tileEng" {  } { { "tileEng.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/tileEng.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589300878132 ""} { "Info" "ISGN_ENTITY_NAME" "3 matVecMult " "Found entity 3: matVecMult" {  } { { "matVecMult.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/matVecMult.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589300878132 ""} { "Info" "ISGN_ENTITY_NAME" "4 QWAC_top " "Found entity 4: QWAC_top" {  } { { "QWAC_top.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC_top.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589300878132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_to_one_bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file four_to_one_bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four_to_one_bus " "Found entity 1: four_to_one_bus" {  } { { "four_to_one_bus.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/four_to_one_bus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589300878135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_wires_to_bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file four_wires_to_bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four_wires_to_bus " "Found entity 1: four_wires_to_bus" {  } { { "four_wires_to_bus.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/four_wires_to_bus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589300878136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "QWAC " "Elaborating entity \"QWAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589300878196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_to_one_bus four_to_one_bus:inst_for_making_LED_shine " "Elaborating entity \"four_to_one_bus\" for hierarchy \"four_to_one_bus:inst_for_making_LED_shine\"" {  } { { "QWAC.bdf" "inst_for_making_LED_shine" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 368 1112 1272 544 "inst_for_making_LED_shine" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589300878198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QWAC_top QWAC_top:QWAC_inst_for_testing " "Elaborating entity \"QWAC_top\" for hierarchy \"QWAC_top:QWAC_inst_for_testing\"" {  } { { "QWAC.bdf" "QWAC_inst_for_testing" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 368 904 1088 480 "QWAC_inst_for_testing" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589300878201 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "in_mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"in_mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878250 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "in_v " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"in_v\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878250 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out_vecs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out_vecs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878250 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "in_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"in_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878250 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "in_matrix2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"in_matrix2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878250 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "in_vecs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"in_vecs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878250 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "in_vecs2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"in_vecs2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878250 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.sv 1 1 " "Using design file counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589300878293 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589300878293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter QWAC_top:QWAC_inst_for_testing\|counter:cnt " "Elaborating entity \"counter\" for hierarchy \"QWAC_top:QWAC_inst_for_testing\|counter:cnt\"" {  } { { "QWAC_top.sv" "cnt" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC_top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589300878294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.sv(14) " "Verilog HDL assignment warning at counter.sv(14): truncated value with size 32 to match size of target (10)" {  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589300878296 "|QWAC|QWAC_top:QWAC_inst_for_testing|counter:cnt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt counter.sv(11) " "Verilog HDL Always Construct warning at counter.sv(11): inferring latch(es) for variable \"cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589300878296 "|QWAC|QWAC_top:QWAC_inst_for_testing|counter:cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] counter.sv(11) " "Inferred latch for \"cnt\[0\]\" at counter.sv(11)" {  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878296 "|QWAC|QWAC_top:QWAC_inst_for_testing|counter:cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] counter.sv(11) " "Inferred latch for \"cnt\[1\]\" at counter.sv(11)" {  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878296 "|QWAC|QWAC_top:QWAC_inst_for_testing|counter:cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] counter.sv(11) " "Inferred latch for \"cnt\[2\]\" at counter.sv(11)" {  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878296 "|QWAC|QWAC_top:QWAC_inst_for_testing|counter:cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] counter.sv(11) " "Inferred latch for \"cnt\[3\]\" at counter.sv(11)" {  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878296 "|QWAC|QWAC_top:QWAC_inst_for_testing|counter:cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[4\] counter.sv(11) " "Inferred latch for \"cnt\[4\]\" at counter.sv(11)" {  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878296 "|QWAC|QWAC_top:QWAC_inst_for_testing|counter:cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[5\] counter.sv(11) " "Inferred latch for \"cnt\[5\]\" at counter.sv(11)" {  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878296 "|QWAC|QWAC_top:QWAC_inst_for_testing|counter:cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[6\] counter.sv(11) " "Inferred latch for \"cnt\[6\]\" at counter.sv(11)" {  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878296 "|QWAC|QWAC_top:QWAC_inst_for_testing|counter:cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[7\] counter.sv(11) " "Inferred latch for \"cnt\[7\]\" at counter.sv(11)" {  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878296 "|QWAC|QWAC_top:QWAC_inst_for_testing|counter:cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[8\] counter.sv(11) " "Inferred latch for \"cnt\[8\]\" at counter.sv(11)" {  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878296 "|QWAC|QWAC_top:QWAC_inst_for_testing|counter:cnt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[9\] counter.sv(11) " "Inferred latch for \"cnt\[9\]\" at counter.sv(11)" {  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300878296 "|QWAC|QWAC_top:QWAC_inst_for_testing|counter:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matVecMult QWAC_top:QWAC_inst_for_testing\|matVecMult:mVM " "Elaborating entity \"matVecMult\" for hierarchy \"QWAC_top:QWAC_inst_for_testing\|matVecMult:mVM\"" {  } { { "QWAC_top.sv" "mVM" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC_top.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589300878298 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "in_vecs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"in_vecs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878308 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878308 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out_vecs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out_vecs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878308 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "in_vecs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"in_vecs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878308 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878308 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out_vecs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out_vecs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tileEng QWAC_top:QWAC_inst_for_testing\|matVecMult:mVM\|tileEng:final_creation_of_stuff_for_tileEng\[0\].TE " "Elaborating entity \"tileEng\" for hierarchy \"QWAC_top:QWAC_inst_for_testing\|matVecMult:mVM\|tileEng:final_creation_of_stuff_for_tileEng\[0\].TE\"" {  } { { "matVecMult.sv" "final_creation_of_stuff_for_tileEng\[0\].TE" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/matVecMult.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589300878328 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878336 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dotProdEng QWAC_top:QWAC_inst_for_testing\|matVecMult:mVM\|tileEng:final_creation_of_stuff_for_tileEng\[0\].TE\|dotProdEng:making_the_dots\[0\].dotting " "Elaborating entity \"dotProdEng\" for hierarchy \"QWAC_top:QWAC_inst_for_testing\|matVecMult:mVM\|tileEng:final_creation_of_stuff_for_tileEng\[0\].TE\|dotProdEng:making_the_dots\[0\].dotting\"" {  } { { "tileEng.sv" "making_the_dots\[0\].dotting" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/tileEng.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589300878356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dotProdEng.sv(43) " "Verilog HDL assignment warning at dotProdEng.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "dotProdEng.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/dotProdEng.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589300878358 "|QWAC|QWAC_top:QWAC_inst_for_testing|matVecMult:mVM|tileEng:final_creation_of_stuff_for_tileEng[0].TE|dotProdEng:making_the_dots[0].dotting"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_built_in_clk fpga_built_in_clk:inst_pll_for_clk_gen " "Elaborating entity \"fpga_built_in_clk\" for hierarchy \"fpga_built_in_clk:inst_pll_for_clk_gen\"" {  } { { "QWAC.bdf" "inst_pll_for_clk_gen" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 344 592 752 488 "inst_pll_for_clk_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589300878392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_built_in_clk_0002 fpga_built_in_clk:inst_pll_for_clk_gen\|fpga_built_in_clk_0002:fpga_built_in_clk_inst " "Elaborating entity \"fpga_built_in_clk_0002\" for hierarchy \"fpga_built_in_clk:inst_pll_for_clk_gen\|fpga_built_in_clk_0002:fpga_built_in_clk_inst\"" {  } { { "fpga_built_in_clk.v" "fpga_built_in_clk_inst" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/fpga_built_in_clk.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589300878394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll fpga_built_in_clk:inst_pll_for_clk_gen\|fpga_built_in_clk_0002:fpga_built_in_clk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"fpga_built_in_clk:inst_pll_for_clk_gen\|fpga_built_in_clk_0002:fpga_built_in_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "fpga_built_in_clk/fpga_built_in_clk_0002.v" "altera_pll_i" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/fpga_built_in_clk/fpga_built_in_clk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589300878446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589300878449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_built_in_clk:inst_pll_for_clk_gen\|fpga_built_in_clk_0002:fpga_built_in_clk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"fpga_built_in_clk:inst_pll_for_clk_gen\|fpga_built_in_clk_0002:fpga_built_in_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "fpga_built_in_clk/fpga_built_in_clk_0002.v" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/fpga_built_in_clk/fpga_built_in_clk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589300878450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_built_in_clk:inst_pll_for_clk_gen\|fpga_built_in_clk_0002:fpga_built_in_clk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"fpga_built_in_clk:inst_pll_for_clk_gen\|fpga_built_in_clk_0002:fpga_built_in_clk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589300878450 ""}  } { { "fpga_built_in_clk/fpga_built_in_clk_0002.v" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/fpga_built_in_clk/fpga_built_in_clk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589300878450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_wires_to_bus four_wires_to_bus:inst_for_muxxing_wires " "Elaborating entity \"four_wires_to_bus\" for hierarchy \"four_wires_to_bus:inst_for_muxxing_wires\"" {  } { { "QWAC.bdf" "inst_for_muxxing_wires" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 616 800 952 728 "inst_for_muxxing_wires" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589300878455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[9\] " "Latch QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "QWAC.bdf" "" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 448 304 472 464 "reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589300879331 ""}  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589300879331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[8\] " "Latch QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "QWAC.bdf" "" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 448 304 472 464 "reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589300879331 ""}  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589300879331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[7\] " "Latch QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "QWAC.bdf" "" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 448 304 472 464 "reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589300879331 ""}  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589300879331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[6\] " "Latch QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "QWAC.bdf" "" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 448 304 472 464 "reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589300879332 ""}  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589300879332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[5\] " "Latch QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "QWAC.bdf" "" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 448 304 472 464 "reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589300879332 ""}  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589300879332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[4\] " "Latch QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "QWAC.bdf" "" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 448 304 472 464 "reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589300879332 ""}  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589300879332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[3\] " "Latch QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "QWAC.bdf" "" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 448 304 472 464 "reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589300879332 ""}  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589300879332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[2\] " "Latch QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "QWAC.bdf" "" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 448 304 472 464 "reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589300879332 ""}  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589300879332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[1\] " "Latch QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "QWAC.bdf" "" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 448 304 472 464 "reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589300879332 ""}  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589300879332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[0\] " "Latch QWAC_top:QWAC_inst_for_testing\|counter:cnt\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "QWAC.bdf" "" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 448 304 472 464 "reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589300879332 ""}  } { { "counter.sv" "" { Text "C:/Users/ehick/EE 290_2/new_final_qwac/counter.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589300879332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589300879449 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589300879670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589300879935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589300879935 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "QWAC.bdf" "" { Schematic "C:/Users/ehick/EE 290_2/new_final_qwac/QWAC.bdf" { { 640 416 584 656 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589300880119 "|QWAC|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589300880119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589300880120 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589300880120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589300880120 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1589300880120 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1589300880120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589300880120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589300880173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 09:28:00 2020 " "Processing ended: Tue May 12 09:28:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589300880173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589300880173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589300880173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589300880173 ""}
