<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>FDIV (scalar) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">FDIV (scalar)</h2><p>Floating-point divide (scalar)</p>
      <p class="aml">This instruction divides the
floating-point value of the first source SIMD&amp;FP register
by the floating-point value of the second source SIMD&amp;FP register,
and writes the result to the
destination SIMD&amp;FP register.</p>
      <p class="aml">This instruction can generate a floating-point exception.
  Depending on the settings in FPCR,
  the exception results in either a flag being set in FPSR
  or a synchronous exception being generated.
  For more information, see
  <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEIJDDAG">Floating-point exceptions and exception traps</a>.</p>
      <p class="aml">Depending on the settings in the CPACR_EL1,
  CPTR_EL2, and CPTR_EL3 registers,
  and the current Security state and Exception level,
  an attempt to execute the instruction might be trapped.</p>
    
    <p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td colspan="2" class="lr">ftype</td><td class="lr">1</td><td colspan="5" class="lr">Rm</td><td class="l">0</td><td>0</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td class="droppedname">M</td><td/><td class="droppedname">S</td><td colspan="5"/><td colspan="2"/><td/><td colspan="5"/><td colspan="4" class="droppedname">opcode</td><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the Half-precision variant
            <span style="font-size:smaller;"><br/>(FEAT_FP16)
            </span></h4><a id="FDIV_H_floatdp2"/>
        Applies when
        <span class="bitdiff"> (ftype == 11)</span><p class="asm-code">FDIV  <a href="#Hd" title="Is the 16-bit name of the SIMD&amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Hd&gt;</a>, <a href="#Hn" title="For the &quot;Half-precision&quot; variant: is the 16-bit name of the first SIMD&amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Hn&gt;</a>, <a href="#Hm" title="Is the 16-bit name of the second SIMD&amp;FP source register, encoded in the &quot;Rm&quot; field.">&lt;Hm&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Single-precision variant
            <span style="font-size:smaller;"><br/>(FEAT_FP)
            </span></h4><a id="FDIV_S_floatdp2"/>
        Applies when
        <span class="bitdiff"> (ftype == 00)</span><p class="asm-code">FDIV  <a href="#Sd" title="Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Sd&gt;</a>, <a href="#Sn__3" title="For the &quot;Single-precision&quot; variant: is the 32-bit name of the first SIMD&amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Sn&gt;</a>, <a href="#Sm" title="Is the 32-bit name of the second SIMD&amp;FP source register, encoded in the &quot;Rm&quot; field.">&lt;Sm&gt;</a></p></div><div class="encoding"><h4 class="encoding">
              Encoding for the Double-precision variant
            <span style="font-size:smaller;"><br/>(FEAT_FP)
            </span></h4><a id="FDIV_D_floatdp2"/>
        Applies when
        <span class="bitdiff"> (ftype == 01)</span><p class="asm-code">FDIV  <a href="#Dd" title="Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Dd&gt;</a>, <a href="#Dn__2" title="For the &quot;Double-precision&quot; variant: is the 64-bit name of the first SIMD&amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Dn&gt;</a>, <a href="#Dm" title="Is the 64-bit name of the second SIMD&amp;FP source register, encoded in the &quot;Rm&quot; field.">&lt;Dm&gt;</a></p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_FP) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
if ftype == '10' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
if ftype == '11' &amp;&amp; !IsFeatureImplemented(FEAT_FP16) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;

let d : integer{} = UInt(Rd);
let n : integer{} = UInt(Rn);
let m : integer{} = UInt(Rm);

let esize : integer{} = 8 &lt;&lt; UInt(ftype XOR '10');</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hd&gt;</td><td><a id="Hd"/>
        
          <p class="aml">Is the 16-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hn&gt;</td><td><a id="Hn"/>
        
          <p class="aml">Is the 16-bit name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Hm&gt;</td><td><a id="Hm"/>
        
          <p class="aml">Is the 16-bit name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sd&gt;</td><td><a id="Sd"/>
        
          <p class="aml">Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sn&gt;</td><td><a id="Sn__3"/>
        
          <p class="aml">Is the 32-bit name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sm&gt;</td><td><a id="Sm"/>
        
          <p class="aml">Is the 32-bit name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dd&gt;</td><td><a id="Dd"/>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dn&gt;</td><td><a id="Dn__2"/>
        
          <p class="aml">Is the 64-bit name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dm&gt;</td><td><a id="Dm"/>
        
          <p class="aml">Is the 64-bit name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">AArch64_CheckFPEnabled();
let operand1 : bits(esize) = V{}(n);
let operand2 : bits(esize) = V{}(m);

var result : bits(128) = if <a href="shared_pseudocode.html#func_IsMerging_1" title="">IsMerging</a>(FPCR()) then V{128}(n) else Zeros{128};

result[0+:esize] = <a href="shared_pseudocode.html#func_FPDiv_4" title="">FPDiv</a>{esize}(operand1, operand2, FPCR());

V{128}(d) = result;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
