Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: parkingLotSystem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "parkingLotSystem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "parkingLotSystem"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : parkingLotSystem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q1.vhd" in Library work.
Architecture data of Entity half_adder_1_bit is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q2.vhd" in Library work.
Architecture data of Entity full_adder_1_bit is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q3.vhd" in Library work.
Architecture data of Entity full_adder_4_bit is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/add3.vhd" in Library work.
Architecture behavioural of Entity add3 is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/bcd_8_bit.vhd" in Library work.
Architecture behavioural of Entity bcd_8_bit is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/bcd_7segment.vhd" in Library work.
Architecture logic of Entity led_7segment is up to date.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/bcd_shifter.vhd" in Library work.
Entity <bcd_shifter> compiled.
Entity <bcd_shifter> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Parking_Lot_System.vhd" in Library work.
Architecture behavioral of Entity parkinglotsystem is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <parkingLotSystem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bcd_8_bit> in library <work> (architecture <behavioural>).

Analyzing hierarchy for entity <LED_7segment> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <bcd_shifter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <add3> in library <work> (architecture <behavioural>).

Analyzing hierarchy for entity <full_adder_4_bit> in library <work> (architecture <data>).

Analyzing hierarchy for entity <full_adder_1_bit> in library <work> (architecture <data>).

Analyzing hierarchy for entity <half_adder_1_bit> in library <work> (architecture <data>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <parkingLotSystem> in library <work> (Architecture <behavioral>).
Entity <parkingLotSystem> analyzed. Unit <parkingLotSystem> generated.

Analyzing Entity <bcd_8_bit> in library <work> (Architecture <behavioural>).
Entity <bcd_8_bit> analyzed. Unit <bcd_8_bit> generated.

Analyzing Entity <add3> in library <work> (Architecture <behavioural>).
Entity <add3> analyzed. Unit <add3> generated.

Analyzing Entity <full_adder_4_bit> in library <work> (Architecture <data>).
Entity <full_adder_4_bit> analyzed. Unit <full_adder_4_bit> generated.

Analyzing Entity <full_adder_1_bit> in library <work> (Architecture <data>).
Entity <full_adder_1_bit> analyzed. Unit <full_adder_1_bit> generated.

Analyzing Entity <half_adder_1_bit> in library <work> (Architecture <data>).
Entity <half_adder_1_bit> analyzed. Unit <half_adder_1_bit> generated.

Analyzing Entity <LED_7segment> in library <work> (Architecture <logic>).
Entity <LED_7segment> analyzed. Unit <LED_7segment> generated.

Analyzing Entity <bcd_shifter> in library <work> (Architecture <behavioral>).
Entity <bcd_shifter> analyzed. Unit <bcd_shifter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LED_7segment>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/bcd_7segment.vhd".
    Found 16x7-bit ROM for signal <LED_out>.
    Summary:
	inferred   1 ROM(s).
Unit <LED_7segment> synthesized.


Synthesizing Unit <bcd_shifter>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/bcd_shifter.vhd".
    Using one-hot encoding for signal <current_state>.
    Found 7-bit register for signal <bcd_out>.
    Found 4-bit register for signal <An>.
    Found 3-bit register for signal <current_state>.
    Found 3-bit register for signal <next_state>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <bcd_shifter> synthesized.


Synthesizing Unit <half_adder_1_bit>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q1.vhd".
    Found 1-bit xor2 for signal <S>.
Unit <half_adder_1_bit> synthesized.


Synthesizing Unit <full_adder_1_bit>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q2.vhd".
Unit <full_adder_1_bit> synthesized.


Synthesizing Unit <full_adder_4_bit>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Q3.vhd".
Unit <full_adder_4_bit> synthesized.


Synthesizing Unit <add3>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/add3.vhd".
WARNING:Xst:646 - Signal <Cout_s> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Cin_s> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <add3> synthesized.


Synthesizing Unit <bcd_8_bit>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/bcd_8_bit.vhd".
Unit <bcd_8_bit> synthesized.


Synthesizing Unit <parkingLotSystem>.
    Related source file is "C:/Users/cypher/Documents/GitHub/Projects-Cypher/Hardware Engineering/Lab Project/CYPHER module/Parking_Lot_System_FPGA/Parking_Lot_System_FPGA/Parking_Lot_System.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <counter_s>.
    Found 8-bit addsub for signal <counter_s$share0000> created at line 158.
    Found 8-bit comparator less for signal <space_state$cmp_lt0000> created at line 177.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <parkingLotSystem> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 3
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 5
 3-bit register                                        : 2
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 8-bit comparator less                                 : 1
# Xors                                                 : 56
 1-bit xor2                                            : 56

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <current_state/FSM> on signal <current_state[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 display | 01
 full    | 10
---------------------
WARNING:Xst:1290 - Hierarchical block <U1> is unconnected in block <bit3>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U1> is unconnected in block <bit3>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 3
 16x7-bit ROM                                          : 3
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 1
 8-bit comparator less                                 : 1
# Xors                                                 : 56
 1-bit xor2                                            : 56

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <parkingLotSystem> ...

Optimizing unit <bcd_shifter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block parkingLotSystem, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : parkingLotSystem.ngr
Top Level Output File Name         : parkingLotSystem
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 51

Cell Usage :
# BELS                             : 115
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 10
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 13
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 69
#      LUT4_D                      : 11
#      LUT4_L                      : 3
#      MUXF5                       : 1
# FlipFlops/Latches                : 27
#      FD                          : 11
#      FD_1                        : 1
#      FDC                         : 4
#      FDP                         : 1
#      FDS                         : 3
#      FDS_1                       : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 50
#      IBUF                        : 6
#      OBUF                        : 44
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       60  out of   7680     0%  
 Number of Slice Flip Flops:             27  out of  15360     0%  
 Number of 4 input LUTs:                113  out of  15360     0%  
 Number of IOs:                          51
 Number of bonded IOBs:                  51  out of    173    29%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 5     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 25.202ns (Maximum Frequency: 39.679MHz)
   Minimum input arrival time before clock: 10.102ns
   Maximum output required time after clock: 20.828ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 25.202ns (frequency: 39.679MHz)
  Total number of paths / destination ports: 4112 / 37
-------------------------------------------------------------------------
Delay:               12.601ns (Levels of Logic = 9)
  Source:            counter_s_5 (FF)
  Destination:       shifter1/bcd_out_3 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: counter_s_5 to shifter1/bcd_out_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q           12   0.626   1.245  counter_s_5 (counter_s_5)
     LUT3_D:I0->O         13   0.479   1.017  converter1/add30/adder1/c11 (converter1/add30/adder1/bit2/c1)
     LUT4:I3->O            1   0.479   0.704  converter1/add32/condition_SW0 (N75)
     LUT4_D:I3->O          6   0.479   0.876  converter1/add32/condition (converter1/add32/condition)
     LUT4_D:I3->O          7   0.479   0.929  converter1/add33/condition (converter1/add33/condition)
     LUT4_D:I3->O         11   0.479   0.995  converter1/add34/condition (converter1/add34/condition)
     LUT4_D:I3->O          3   0.479   0.830  converter1/add34/adder1/bit1/Cout1 (converter1/add34/adder1/c1)
     LUT4_D:I2->LO         1   0.479   0.123  digit1/Mrom_LED_out6_SW0 (N103)
     LUT4:I3->O            2   0.479   0.768  digit1/Mrom_LED_out3 (digit1/Mrom_LED_out3)
     LUT4:I3->O            1   0.479   0.000  shifter1/bcd_out_mux0001<3>1 (shifter1/bcd_out_mux0001<3>)
     FD:D                      0.176          shifter1/bcd_out_3
    ----------------------------------------
    Total                     12.601ns (5.113ns logic, 7.488ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 294 / 17
-------------------------------------------------------------------------
Offset:              10.102ns (Levels of Logic = 9)
  Source:            input<0> (PAD)
  Destination:       counter_s_7 (FF)
  Destination Clock: clk falling

  Data Path: input<0> to counter_s_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  input_0_IBUF (input_0_IBUF)
     LUT4:I0->O            8   0.479   0.944  current_state_cmp_eq00001 (current_state_cmp_eq0000)
     LUT4_D:I3->O          2   0.479   0.915  Maddsub_counter_s_share0000_lut<3>1 (Maddsub_counter_s_share0000_lut<3>)
     LUT4:I1->O            1   0.479   0.851  Maddsub_counter_s_share0000_cy<3>1_SW0 (N20)
     LUT3:I1->O            3   0.479   0.830  Maddsub_counter_s_share0000_cy<3>1 (Maddsub_counter_s_share0000_cy<3>)
     LUT3:I2->O            1   0.479   0.000  Maddsub_counter_s_share0000_cy<5>11 (Maddsub_counter_s_share0000_cy<5>1)
     MUXF5:I1->O           2   0.314   0.804  Maddsub_counter_s_share0000_cy<5>1_f5 (Maddsub_counter_s_share0000_cy<5>)
     LUT3_L:I2->LO         1   0.479   0.159  counter_s_mux0000<7>_SW0 (N251)
     LUT4:I2->O            1   0.479   0.000  counter_s_mux0000<7> (counter_s_mux0000<7>)
     FD_1:D                    0.176          counter_s_7
    ----------------------------------------
    Total                     10.102ns (4.558ns logic, 5.544ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13815 / 43
-------------------------------------------------------------------------
Offset:              20.828ns (Levels of Logic = 11)
  Source:            counter_s_5 (FF)
  Destination:       digit2port<3> (PAD)
  Source Clock:      clk falling

  Data Path: counter_s_5 to digit2port<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q           12   0.626   1.245  counter_s_5 (counter_s_5)
     LUT3_D:I0->O         13   0.479   1.017  converter1/add30/adder1/c11 (converter1/add30/adder1/bit2/c1)
     LUT4:I3->O            1   0.479   0.704  converter1/add32/condition_SW0 (N75)
     LUT4_D:I3->O          6   0.479   0.876  converter1/add32/condition (converter1/add32/condition)
     LUT4_D:I3->O          7   0.479   1.201  converter1/add33/condition (converter1/add33/condition)
     LUT4:I0->O            2   0.479   0.804  converter1/add33/adder1/bit1/Cout1 (converter1/add33/adder1/c1)
     LUT4:I2->O            9   0.479   1.014  converter1/add33/adder1/bit3/U2/Mxor_S_Result1 (converter1/add3_3<3>)
     LUT4:I2->O            5   0.479   1.078  converter1/add36/adder1/bit1/Cout1 (converter1/add36/adder1/c1)
     LUT2:I0->O            5   0.479   0.842  converter1/add36/adder1/bit2/U2/Mxor_S_Result1 (bcd_full<7>)
     LUT4:I2->O            2   0.479   1.040  digit2/Mrom_LED_out6 (digit2port_6_OBUF)
     LUT2:I0->O            1   0.479   0.681  digit2/Mrom_LED_out31 (digit2port_3_OBUF)
     OBUF:I->O                 4.909          digit2port_3_OBUF (digit2port<3>)
    ----------------------------------------
    Total                     20.828ns (10.325ns logic, 10.503ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.02 secs
 
--> 

Total memory usage is 262324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

