
dsp_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab4c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000136e0  0800acd8  0800acd8  0001acd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e3b8  0801e3b8  0003007c  2**0
                  CONTENTS
  4 .ARM          00000008  0801e3b8  0801e3b8  0002e3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e3c0  0801e3c0  0003007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e3c0  0801e3c0  0002e3c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801e3c4  0801e3c4  0002e3c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0801e3c8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003007c  2**0
                  CONTENTS
 10 .bss          000061b0  2000007c  2000007c  0003007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000622c  2000622c  0003007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ffe4  00000000  00000000  000300ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004503  00000000  00000000  00050090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013e0  00000000  00000000  00054598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011d0  00000000  00000000  00055978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024cac  00000000  00000000  00056b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018cd6  00000000  00000000  0007b7f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cff2e  00000000  00000000  000944ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001643f8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000058f8  00000000  00000000  0016444c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800acbc 	.word	0x0800acbc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	0800acbc 	.word	0x0800acbc

080001c8 <arm_bitreversal_32>:
	ENDP

#else

arm_bitreversal_32 PROC
	ADDS     r3,r1,#1
 80001c8:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 80001ca:	2b01      	cmp	r3, #1
	IT       LS
 80001cc:	bf98      	it	ls
	BXLS     lr
 80001ce:	4770      	bxls	lr
	PUSH     {r4-r9}
 80001d0:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 80001d4:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 80001d6:	089b      	lsrs	r3, r3, #2

080001d8 <arm_bitreversal_32_0>:
arm_bitreversal_32_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 80001d8:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 80001dc:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 80001e0:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 80001e2:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8
 80001e6:	4480      	add	r8, r0
	ADD      r9,r0,r9
 80001e8:	4481      	add	r9, r0
	ADD      r2,r0,r2
 80001ea:	4402      	add	r2, r0
	ADD      r12,r0,r12
 80001ec:	4484      	add	ip, r0
	LDR      r7,[r9,#0]
 80001ee:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 80001f2:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 80001f6:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 80001f8:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 80001fc:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 8000200:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 8000204:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000208:	6014      	str	r4, [r2, #0]
	LDR      r7,[r9,#4]
 800020a:	f8d9 7004 	ldr.w	r7, [r9, #4]
	LDR      r6,[r8,#4]
 800020e:	f8d8 6004 	ldr.w	r6, [r8, #4]
	LDR      r5,[r2,#4]
 8000212:	6855      	ldr	r5, [r2, #4]
	LDR      r4,[r12,#4]
 8000214:	f8dc 4004 	ldr.w	r4, [ip, #4]
	STR      r6,[r9,#4]
 8000218:	f8c9 6004 	str.w	r6, [r9, #4]
	STR      r7,[r8,#4]
 800021c:	f8c8 7004 	str.w	r7, [r8, #4]
	STR      r5,[r12,#4]
 8000220:	f8cc 5004 	str.w	r5, [ip, #4]
	STR      r4,[r2,#4]
 8000224:	6054      	str	r4, [r2, #4]
	ADDS     r1,r1,#8
 8000226:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000228:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_32_0
 800022a:	d1d5      	bne.n	80001d8 <arm_bitreversal_32_0>
	POP      {r4-r9}
 800022c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 8000230:	4770      	bx	lr

08000232 <arm_bitreversal_16>:
	ENDP

arm_bitreversal_16 PROC
	ADDS     r3,r1,#1
 8000232:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 8000234:	2b01      	cmp	r3, #1
	IT       LS
 8000236:	bf98      	it	ls
	BXLS     lr
 8000238:	4770      	bxls	lr
	PUSH     {r4-r9}
 800023a:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 800023e:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 8000240:	089b      	lsrs	r3, r3, #2

08000242 <arm_bitreversal_16_0>:
arm_bitreversal_16_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 8000242:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 8000246:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 800024a:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 800024c:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8,LSR #1
 8000250:	eb00 0858 	add.w	r8, r0, r8, lsr #1
	ADD      r9,r0,r9,LSR #1
 8000254:	eb00 0959 	add.w	r9, r0, r9, lsr #1
	ADD      r2,r0,r2,LSR #1
 8000258:	eb00 0252 	add.w	r2, r0, r2, lsr #1
	ADD      r12,r0,r12,LSR #1
 800025c:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
	LDR      r7,[r9,#0]
 8000260:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 8000264:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 8000268:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 800026a:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 800026e:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 8000272:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 8000276:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 800027a:	6014      	str	r4, [r2, #0]
	ADDS     r1,r1,#8
 800027c:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 800027e:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_16_0
 8000280:	d1df      	bne.n	8000242 <arm_bitreversal_16_0>
	POP      {r4-r9}
 8000282:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	; 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_d2iz>:
 8000b34:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b3c:	d215      	bcs.n	8000b6a <__aeabi_d2iz+0x36>
 8000b3e:	d511      	bpl.n	8000b64 <__aeabi_d2iz+0x30>
 8000b40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b48:	d912      	bls.n	8000b70 <__aeabi_d2iz+0x3c>
 8000b4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b56:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b5a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b5e:	bf18      	it	ne
 8000b60:	4240      	negne	r0, r0
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b6e:	d105      	bne.n	8000b7c <__aeabi_d2iz+0x48>
 8000b70:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b74:	bf08      	it	eq
 8000b76:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b7a:	4770      	bx	lr
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop

08000b84 <__aeabi_d2f>:
 8000b84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b88:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b8c:	bf24      	itt	cs
 8000b8e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b92:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b96:	d90d      	bls.n	8000bb4 <__aeabi_d2f+0x30>
 8000b98:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b9c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ba4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ba8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bac:	bf08      	it	eq
 8000bae:	f020 0001 	biceq.w	r0, r0, #1
 8000bb2:	4770      	bx	lr
 8000bb4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bb8:	d121      	bne.n	8000bfe <__aeabi_d2f+0x7a>
 8000bba:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bbe:	bfbc      	itt	lt
 8000bc0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bc4:	4770      	bxlt	lr
 8000bc6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bca:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bce:	f1c2 0218 	rsb	r2, r2, #24
 8000bd2:	f1c2 0c20 	rsb	ip, r2, #32
 8000bd6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bda:	fa20 f002 	lsr.w	r0, r0, r2
 8000bde:	bf18      	it	ne
 8000be0:	f040 0001 	orrne.w	r0, r0, #1
 8000be4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bec:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf0:	ea40 000c 	orr.w	r0, r0, ip
 8000bf4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bfc:	e7cc      	b.n	8000b98 <__aeabi_d2f+0x14>
 8000bfe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c02:	d107      	bne.n	8000c14 <__aeabi_d2f+0x90>
 8000c04:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c08:	bf1e      	ittt	ne
 8000c0a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c0e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c12:	4770      	bxne	lr
 8000c14:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c1c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop

08000c24 <__aeabi_uldivmod>:
 8000c24:	b953      	cbnz	r3, 8000c3c <__aeabi_uldivmod+0x18>
 8000c26:	b94a      	cbnz	r2, 8000c3c <__aeabi_uldivmod+0x18>
 8000c28:	2900      	cmp	r1, #0
 8000c2a:	bf08      	it	eq
 8000c2c:	2800      	cmpeq	r0, #0
 8000c2e:	bf1c      	itt	ne
 8000c30:	f04f 31ff 	movne.w	r1, #4294967295
 8000c34:	f04f 30ff 	movne.w	r0, #4294967295
 8000c38:	f000 b96e 	b.w	8000f18 <__aeabi_idiv0>
 8000c3c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c40:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c44:	f000 f806 	bl	8000c54 <__udivmoddi4>
 8000c48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c50:	b004      	add	sp, #16
 8000c52:	4770      	bx	lr

08000c54 <__udivmoddi4>:
 8000c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c58:	9d08      	ldr	r5, [sp, #32]
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	468c      	mov	ip, r1
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	f040 8083 	bne.w	8000d6a <__udivmoddi4+0x116>
 8000c64:	428a      	cmp	r2, r1
 8000c66:	4617      	mov	r7, r2
 8000c68:	d947      	bls.n	8000cfa <__udivmoddi4+0xa6>
 8000c6a:	fab2 f282 	clz	r2, r2
 8000c6e:	b142      	cbz	r2, 8000c82 <__udivmoddi4+0x2e>
 8000c70:	f1c2 0020 	rsb	r0, r2, #32
 8000c74:	fa24 f000 	lsr.w	r0, r4, r0
 8000c78:	4091      	lsls	r1, r2
 8000c7a:	4097      	lsls	r7, r2
 8000c7c:	ea40 0c01 	orr.w	ip, r0, r1
 8000c80:	4094      	lsls	r4, r2
 8000c82:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c86:	0c23      	lsrs	r3, r4, #16
 8000c88:	fbbc f6f8 	udiv	r6, ip, r8
 8000c8c:	fa1f fe87 	uxth.w	lr, r7
 8000c90:	fb08 c116 	mls	r1, r8, r6, ip
 8000c94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c98:	fb06 f10e 	mul.w	r1, r6, lr
 8000c9c:	4299      	cmp	r1, r3
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x60>
 8000ca0:	18fb      	adds	r3, r7, r3
 8000ca2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000ca6:	f080 8119 	bcs.w	8000edc <__udivmoddi4+0x288>
 8000caa:	4299      	cmp	r1, r3
 8000cac:	f240 8116 	bls.w	8000edc <__udivmoddi4+0x288>
 8000cb0:	3e02      	subs	r6, #2
 8000cb2:	443b      	add	r3, r7
 8000cb4:	1a5b      	subs	r3, r3, r1
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cbc:	fb08 3310 	mls	r3, r8, r0, r3
 8000cc0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cc4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cc8:	45a6      	cmp	lr, r4
 8000cca:	d909      	bls.n	8000ce0 <__udivmoddi4+0x8c>
 8000ccc:	193c      	adds	r4, r7, r4
 8000cce:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cd2:	f080 8105 	bcs.w	8000ee0 <__udivmoddi4+0x28c>
 8000cd6:	45a6      	cmp	lr, r4
 8000cd8:	f240 8102 	bls.w	8000ee0 <__udivmoddi4+0x28c>
 8000cdc:	3802      	subs	r0, #2
 8000cde:	443c      	add	r4, r7
 8000ce0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ce4:	eba4 040e 	sub.w	r4, r4, lr
 8000ce8:	2600      	movs	r6, #0
 8000cea:	b11d      	cbz	r5, 8000cf4 <__udivmoddi4+0xa0>
 8000cec:	40d4      	lsrs	r4, r2
 8000cee:	2300      	movs	r3, #0
 8000cf0:	e9c5 4300 	strd	r4, r3, [r5]
 8000cf4:	4631      	mov	r1, r6
 8000cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfa:	b902      	cbnz	r2, 8000cfe <__udivmoddi4+0xaa>
 8000cfc:	deff      	udf	#255	; 0xff
 8000cfe:	fab2 f282 	clz	r2, r2
 8000d02:	2a00      	cmp	r2, #0
 8000d04:	d150      	bne.n	8000da8 <__udivmoddi4+0x154>
 8000d06:	1bcb      	subs	r3, r1, r7
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	fa1f f887 	uxth.w	r8, r7
 8000d10:	2601      	movs	r6, #1
 8000d12:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d16:	0c21      	lsrs	r1, r4, #16
 8000d18:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d20:	fb08 f30c 	mul.w	r3, r8, ip
 8000d24:	428b      	cmp	r3, r1
 8000d26:	d907      	bls.n	8000d38 <__udivmoddi4+0xe4>
 8000d28:	1879      	adds	r1, r7, r1
 8000d2a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d2e:	d202      	bcs.n	8000d36 <__udivmoddi4+0xe2>
 8000d30:	428b      	cmp	r3, r1
 8000d32:	f200 80e9 	bhi.w	8000f08 <__udivmoddi4+0x2b4>
 8000d36:	4684      	mov	ip, r0
 8000d38:	1ac9      	subs	r1, r1, r3
 8000d3a:	b2a3      	uxth	r3, r4
 8000d3c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d40:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d44:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d48:	fb08 f800 	mul.w	r8, r8, r0
 8000d4c:	45a0      	cmp	r8, r4
 8000d4e:	d907      	bls.n	8000d60 <__udivmoddi4+0x10c>
 8000d50:	193c      	adds	r4, r7, r4
 8000d52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x10a>
 8000d58:	45a0      	cmp	r8, r4
 8000d5a:	f200 80d9 	bhi.w	8000f10 <__udivmoddi4+0x2bc>
 8000d5e:	4618      	mov	r0, r3
 8000d60:	eba4 0408 	sub.w	r4, r4, r8
 8000d64:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d68:	e7bf      	b.n	8000cea <__udivmoddi4+0x96>
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	d909      	bls.n	8000d82 <__udivmoddi4+0x12e>
 8000d6e:	2d00      	cmp	r5, #0
 8000d70:	f000 80b1 	beq.w	8000ed6 <__udivmoddi4+0x282>
 8000d74:	2600      	movs	r6, #0
 8000d76:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7a:	4630      	mov	r0, r6
 8000d7c:	4631      	mov	r1, r6
 8000d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d82:	fab3 f683 	clz	r6, r3
 8000d86:	2e00      	cmp	r6, #0
 8000d88:	d14a      	bne.n	8000e20 <__udivmoddi4+0x1cc>
 8000d8a:	428b      	cmp	r3, r1
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0x140>
 8000d8e:	4282      	cmp	r2, r0
 8000d90:	f200 80b8 	bhi.w	8000f04 <__udivmoddi4+0x2b0>
 8000d94:	1a84      	subs	r4, r0, r2
 8000d96:	eb61 0103 	sbc.w	r1, r1, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	468c      	mov	ip, r1
 8000d9e:	2d00      	cmp	r5, #0
 8000da0:	d0a8      	beq.n	8000cf4 <__udivmoddi4+0xa0>
 8000da2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000da6:	e7a5      	b.n	8000cf4 <__udivmoddi4+0xa0>
 8000da8:	f1c2 0320 	rsb	r3, r2, #32
 8000dac:	fa20 f603 	lsr.w	r6, r0, r3
 8000db0:	4097      	lsls	r7, r2
 8000db2:	fa01 f002 	lsl.w	r0, r1, r2
 8000db6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dba:	40d9      	lsrs	r1, r3
 8000dbc:	4330      	orrs	r0, r6
 8000dbe:	0c03      	lsrs	r3, r0, #16
 8000dc0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dc4:	fa1f f887 	uxth.w	r8, r7
 8000dc8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000dcc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd0:	fb06 f108 	mul.w	r1, r6, r8
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	fa04 f402 	lsl.w	r4, r4, r2
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x19c>
 8000ddc:	18fb      	adds	r3, r7, r3
 8000dde:	f106 3cff 	add.w	ip, r6, #4294967295
 8000de2:	f080 808d 	bcs.w	8000f00 <__udivmoddi4+0x2ac>
 8000de6:	4299      	cmp	r1, r3
 8000de8:	f240 808a 	bls.w	8000f00 <__udivmoddi4+0x2ac>
 8000dec:	3e02      	subs	r6, #2
 8000dee:	443b      	add	r3, r7
 8000df0:	1a5b      	subs	r3, r3, r1
 8000df2:	b281      	uxth	r1, r0
 8000df4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000df8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dfc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e00:	fb00 f308 	mul.w	r3, r0, r8
 8000e04:	428b      	cmp	r3, r1
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0x1c4>
 8000e08:	1879      	adds	r1, r7, r1
 8000e0a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e0e:	d273      	bcs.n	8000ef8 <__udivmoddi4+0x2a4>
 8000e10:	428b      	cmp	r3, r1
 8000e12:	d971      	bls.n	8000ef8 <__udivmoddi4+0x2a4>
 8000e14:	3802      	subs	r0, #2
 8000e16:	4439      	add	r1, r7
 8000e18:	1acb      	subs	r3, r1, r3
 8000e1a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e1e:	e778      	b.n	8000d12 <__udivmoddi4+0xbe>
 8000e20:	f1c6 0c20 	rsb	ip, r6, #32
 8000e24:	fa03 f406 	lsl.w	r4, r3, r6
 8000e28:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e2c:	431c      	orrs	r4, r3
 8000e2e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e32:	fa01 f306 	lsl.w	r3, r1, r6
 8000e36:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e3a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e3e:	431f      	orrs	r7, r3
 8000e40:	0c3b      	lsrs	r3, r7, #16
 8000e42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e46:	fa1f f884 	uxth.w	r8, r4
 8000e4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e4e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e52:	fb09 fa08 	mul.w	sl, r9, r8
 8000e56:	458a      	cmp	sl, r1
 8000e58:	fa02 f206 	lsl.w	r2, r2, r6
 8000e5c:	fa00 f306 	lsl.w	r3, r0, r6
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x220>
 8000e62:	1861      	adds	r1, r4, r1
 8000e64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e68:	d248      	bcs.n	8000efc <__udivmoddi4+0x2a8>
 8000e6a:	458a      	cmp	sl, r1
 8000e6c:	d946      	bls.n	8000efc <__udivmoddi4+0x2a8>
 8000e6e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e72:	4421      	add	r1, r4
 8000e74:	eba1 010a 	sub.w	r1, r1, sl
 8000e78:	b2bf      	uxth	r7, r7
 8000e7a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e7e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e82:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e86:	fb00 f808 	mul.w	r8, r0, r8
 8000e8a:	45b8      	cmp	r8, r7
 8000e8c:	d907      	bls.n	8000e9e <__udivmoddi4+0x24a>
 8000e8e:	19e7      	adds	r7, r4, r7
 8000e90:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e94:	d22e      	bcs.n	8000ef4 <__udivmoddi4+0x2a0>
 8000e96:	45b8      	cmp	r8, r7
 8000e98:	d92c      	bls.n	8000ef4 <__udivmoddi4+0x2a0>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	4427      	add	r7, r4
 8000e9e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ea2:	eba7 0708 	sub.w	r7, r7, r8
 8000ea6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eaa:	454f      	cmp	r7, r9
 8000eac:	46c6      	mov	lr, r8
 8000eae:	4649      	mov	r1, r9
 8000eb0:	d31a      	bcc.n	8000ee8 <__udivmoddi4+0x294>
 8000eb2:	d017      	beq.n	8000ee4 <__udivmoddi4+0x290>
 8000eb4:	b15d      	cbz	r5, 8000ece <__udivmoddi4+0x27a>
 8000eb6:	ebb3 020e 	subs.w	r2, r3, lr
 8000eba:	eb67 0701 	sbc.w	r7, r7, r1
 8000ebe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ec2:	40f2      	lsrs	r2, r6
 8000ec4:	ea4c 0202 	orr.w	r2, ip, r2
 8000ec8:	40f7      	lsrs	r7, r6
 8000eca:	e9c5 2700 	strd	r2, r7, [r5]
 8000ece:	2600      	movs	r6, #0
 8000ed0:	4631      	mov	r1, r6
 8000ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed6:	462e      	mov	r6, r5
 8000ed8:	4628      	mov	r0, r5
 8000eda:	e70b      	b.n	8000cf4 <__udivmoddi4+0xa0>
 8000edc:	4606      	mov	r6, r0
 8000ede:	e6e9      	b.n	8000cb4 <__udivmoddi4+0x60>
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	e6fd      	b.n	8000ce0 <__udivmoddi4+0x8c>
 8000ee4:	4543      	cmp	r3, r8
 8000ee6:	d2e5      	bcs.n	8000eb4 <__udivmoddi4+0x260>
 8000ee8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eec:	eb69 0104 	sbc.w	r1, r9, r4
 8000ef0:	3801      	subs	r0, #1
 8000ef2:	e7df      	b.n	8000eb4 <__udivmoddi4+0x260>
 8000ef4:	4608      	mov	r0, r1
 8000ef6:	e7d2      	b.n	8000e9e <__udivmoddi4+0x24a>
 8000ef8:	4660      	mov	r0, ip
 8000efa:	e78d      	b.n	8000e18 <__udivmoddi4+0x1c4>
 8000efc:	4681      	mov	r9, r0
 8000efe:	e7b9      	b.n	8000e74 <__udivmoddi4+0x220>
 8000f00:	4666      	mov	r6, ip
 8000f02:	e775      	b.n	8000df0 <__udivmoddi4+0x19c>
 8000f04:	4630      	mov	r0, r6
 8000f06:	e74a      	b.n	8000d9e <__udivmoddi4+0x14a>
 8000f08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f0c:	4439      	add	r1, r7
 8000f0e:	e713      	b.n	8000d38 <__udivmoddi4+0xe4>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	e724      	b.n	8000d60 <__udivmoddi4+0x10c>
 8000f16:	bf00      	nop

08000f18 <__aeabi_idiv0>:
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b08c      	sub	sp, #48	; 0x30
 8000f20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f22:	f107 031c 	add.w	r3, r7, #28
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
 8000f2a:	605a      	str	r2, [r3, #4]
 8000f2c:	609a      	str	r2, [r3, #8]
 8000f2e:	60da      	str	r2, [r3, #12]
 8000f30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	61bb      	str	r3, [r7, #24]
 8000f36:	4b57      	ldr	r3, [pc, #348]	; (8001094 <MX_GPIO_Init+0x178>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3a:	4a56      	ldr	r2, [pc, #344]	; (8001094 <MX_GPIO_Init+0x178>)
 8000f3c:	f043 0310 	orr.w	r3, r3, #16
 8000f40:	6313      	str	r3, [r2, #48]	; 0x30
 8000f42:	4b54      	ldr	r3, [pc, #336]	; (8001094 <MX_GPIO_Init+0x178>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f46:	f003 0310 	and.w	r3, r3, #16
 8000f4a:	61bb      	str	r3, [r7, #24]
 8000f4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	617b      	str	r3, [r7, #20]
 8000f52:	4b50      	ldr	r3, [pc, #320]	; (8001094 <MX_GPIO_Init+0x178>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f56:	4a4f      	ldr	r2, [pc, #316]	; (8001094 <MX_GPIO_Init+0x178>)
 8000f58:	f043 0304 	orr.w	r3, r3, #4
 8000f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f5e:	4b4d      	ldr	r3, [pc, #308]	; (8001094 <MX_GPIO_Init+0x178>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	f003 0304 	and.w	r3, r3, #4
 8000f66:	617b      	str	r3, [r7, #20]
 8000f68:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	613b      	str	r3, [r7, #16]
 8000f6e:	4b49      	ldr	r3, [pc, #292]	; (8001094 <MX_GPIO_Init+0x178>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	4a48      	ldr	r2, [pc, #288]	; (8001094 <MX_GPIO_Init+0x178>)
 8000f74:	f043 0320 	orr.w	r3, r3, #32
 8000f78:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7a:	4b46      	ldr	r3, [pc, #280]	; (8001094 <MX_GPIO_Init+0x178>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	f003 0320 	and.w	r3, r3, #32
 8000f82:	613b      	str	r3, [r7, #16]
 8000f84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
 8000f8a:	4b42      	ldr	r3, [pc, #264]	; (8001094 <MX_GPIO_Init+0x178>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	4a41      	ldr	r2, [pc, #260]	; (8001094 <MX_GPIO_Init+0x178>)
 8000f90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f94:	6313      	str	r3, [r2, #48]	; 0x30
 8000f96:	4b3f      	ldr	r3, [pc, #252]	; (8001094 <MX_GPIO_Init+0x178>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60bb      	str	r3, [r7, #8]
 8000fa6:	4b3b      	ldr	r3, [pc, #236]	; (8001094 <MX_GPIO_Init+0x178>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	4a3a      	ldr	r2, [pc, #232]	; (8001094 <MX_GPIO_Init+0x178>)
 8000fac:	f043 0301 	orr.w	r3, r3, #1
 8000fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb2:	4b38      	ldr	r3, [pc, #224]	; (8001094 <MX_GPIO_Init+0x178>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	4b34      	ldr	r3, [pc, #208]	; (8001094 <MX_GPIO_Init+0x178>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc6:	4a33      	ldr	r2, [pc, #204]	; (8001094 <MX_GPIO_Init+0x178>)
 8000fc8:	f043 0308 	orr.w	r3, r3, #8
 8000fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000fce:	4b31      	ldr	r3, [pc, #196]	; (8001094 <MX_GPIO_Init+0x178>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	f003 0308 	and.w	r3, r3, #8
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000fe0:	482d      	ldr	r0, [pc, #180]	; (8001098 <MX_GPIO_Init+0x17c>)
 8000fe2:	f004 fc87 	bl	80058f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	21bc      	movs	r1, #188	; 0xbc
 8000fea:	482c      	ldr	r0, [pc, #176]	; (800109c <MX_GPIO_Init+0x180>)
 8000fec:	f004 fc82 	bl	80058f4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8000ff0:	231c      	movs	r3, #28
 8000ff2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ff4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000ff8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ffe:	f107 031c 	add.w	r3, r7, #28
 8001002:	4619      	mov	r1, r3
 8001004:	4826      	ldr	r0, [pc, #152]	; (80010a0 <MX_GPIO_Init+0x184>)
 8001006:	f004 fac1 	bl	800558c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF9 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800100a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800100e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001010:	2301      	movs	r3, #1
 8001012:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001014:	2301      	movs	r3, #1
 8001016:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001018:	2302      	movs	r3, #2
 800101a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800101c:	f107 031c 	add.w	r3, r7, #28
 8001020:	4619      	mov	r1, r3
 8001022:	481d      	ldr	r0, [pc, #116]	; (8001098 <MX_GPIO_Init+0x17c>)
 8001024:	f004 fab2 	bl	800558c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD2 PD3 PD4 PD5
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001028:	23bc      	movs	r3, #188	; 0xbc
 800102a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102c:	2301      	movs	r3, #1
 800102e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001030:	2300      	movs	r3, #0
 8001032:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001034:	2302      	movs	r3, #2
 8001036:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001038:	f107 031c 	add.w	r3, r7, #28
 800103c:	4619      	mov	r1, r3
 800103e:	4817      	ldr	r0, [pc, #92]	; (800109c <MX_GPIO_Init+0x180>)
 8001040:	f004 faa4 	bl	800558c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001044:	2340      	movs	r3, #64	; 0x40
 8001046:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001048:	2300      	movs	r3, #0
 800104a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001050:	f107 031c 	add.w	r3, r7, #28
 8001054:	4619      	mov	r1, r3
 8001056:	4811      	ldr	r0, [pc, #68]	; (800109c <MX_GPIO_Init+0x180>)
 8001058:	f004 fa98 	bl	800558c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 2, 1);
 800105c:	2201      	movs	r2, #1
 800105e:	2102      	movs	r1, #2
 8001060:	2008      	movs	r0, #8
 8001062:	f004 f9ae 	bl	80053c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001066:	2008      	movs	r0, #8
 8001068:	f004 f9c7 	bl	80053fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 1);
 800106c:	2201      	movs	r2, #1
 800106e:	2102      	movs	r1, #2
 8001070:	2009      	movs	r0, #9
 8001072:	f004 f9a6 	bl	80053c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001076:	2009      	movs	r0, #9
 8001078:	f004 f9bf 	bl	80053fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 2, 1);
 800107c:	2201      	movs	r2, #1
 800107e:	2102      	movs	r1, #2
 8001080:	200a      	movs	r0, #10
 8001082:	f004 f99e 	bl	80053c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001086:	200a      	movs	r0, #10
 8001088:	f004 f9b7 	bl	80053fa <HAL_NVIC_EnableIRQ>

}
 800108c:	bf00      	nop
 800108e:	3730      	adds	r7, #48	; 0x30
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	40023800 	.word	0x40023800
 8001098:	40021400 	.word	0x40021400
 800109c:	40020c00 	.word	0x40020c00
 80010a0:	40021000 	.word	0x40021000
 80010a4:	00000000 	.word	0x00000000

080010a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a8:	b5b0      	push	{r4, r5, r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ac:	f004 f818 	bl	80050e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010b0:	f000 f944 	bl	800133c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b4:	f7ff ff32 	bl	8000f1c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80010b8:	f000 fe20 	bl	8001cfc <MX_USART1_UART_Init>
  MX_TIM5_Init();
 80010bc:	f000 fc7a 	bl	80019b4 <MX_TIM5_Init>
  MX_TIM14_Init();
 80010c0:	f000 fce8 	bl	8001a94 <MX_TIM14_Init>
  MX_USART2_UART_Init();
 80010c4:	f000 fe44 	bl	8001d50 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 80010c8:	f000 fc26 	bl	8001918 <MX_TIM4_Init>
  MX_TIM3_Init();
 80010cc:	f000 fbd6 	bl	800187c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  delay_init(168);
 80010d0:	20a8      	movs	r0, #168	; 0xa8
 80010d2:	f008 f845 	bl	8009160 <delay_init>
  ADS8688_Init_Single();
 80010d6:	f001 f89b 	bl	8002210 <ADS8688_Init_Single>
  HAL_TIM_Base_Start_IT(&htim3);
 80010da:	4881      	ldr	r0, [pc, #516]	; (80012e0 <main+0x238>)
 80010dc:	f005 f9aa 	bl	8006434 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 80010e0:	2100      	movs	r1, #0
 80010e2:	4880      	ldr	r0, [pc, #512]	; (80012e4 <main+0x23c>)
 80010e4:	f005 fb92 	bl	800680c <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start(&htim14);
 80010e8:	487f      	ldr	r0, [pc, #508]	; (80012e8 <main+0x240>)
 80010ea:	f005 f913 	bl	8006314 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 80010ee:	2100      	movs	r1, #0
 80010f0:	487d      	ldr	r0, [pc, #500]	; (80012e8 <main+0x240>)
 80010f2:	f005 fa69 	bl	80065c8 <HAL_TIM_PWM_Start>
  TFT_Init();
 80010f6:	f007 ffc5 	bl	8009084 <TFT_Init>
  arm_biquad_cascade_df1_init_f32(&S,2,(float *)iir_params,IIR_State);
 80010fa:	4b7c      	ldr	r3, [pc, #496]	; (80012ec <main+0x244>)
 80010fc:	4a7c      	ldr	r2, [pc, #496]	; (80012f0 <main+0x248>)
 80010fe:	2102      	movs	r1, #2
 8001100:	487c      	ldr	r0, [pc, #496]	; (80012f4 <main+0x24c>)
 8001102:	f001 fbc5 	bl	8002890 <arm_biquad_cascade_df1_init_f32>
  arm_rfft_fast_init_f32(&FFT,FFT_SIZE);
 8001106:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800110a:	487b      	ldr	r0, [pc, #492]	; (80012f8 <main+0x250>)
 800110c:	f003 ff06 	bl	8004f1c <arm_rfft_fast_init_f32>
  for(i=0;i<1024;i++)
 8001110:	4b7a      	ldr	r3, [pc, #488]	; (80012fc <main+0x254>)
 8001112:	2200      	movs	r2, #0
 8001114:	801a      	strh	r2, [r3, #0]
 8001116:	e08e      	b.n	8001236 <main+0x18e>
  {
	  fx[i] = 1500*sin(2*PI*i*350.0/6400)+1000+1500*sin(2*PI*i*600.0/6400);
 8001118:	4b78      	ldr	r3, [pc, #480]	; (80012fc <main+0x254>)
 800111a:	881b      	ldrh	r3, [r3, #0]
 800111c:	ee07 3a90 	vmov	s15, r3
 8001120:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001124:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001300 <main+0x258>
 8001128:	ee67 7a87 	vmul.f32	s15, s15, s14
 800112c:	ee17 0a90 	vmov	r0, s15
 8001130:	f7ff fa0e 	bl	8000550 <__aeabi_f2d>
 8001134:	a366      	add	r3, pc, #408	; (adr r3, 80012d0 <main+0x228>)
 8001136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113a:	f7ff fa61 	bl	8000600 <__aeabi_dmul>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	4610      	mov	r0, r2
 8001144:	4619      	mov	r1, r3
 8001146:	f04f 0200 	mov.w	r2, #0
 800114a:	4b6e      	ldr	r3, [pc, #440]	; (8001304 <main+0x25c>)
 800114c:	f7ff fb82 	bl	8000854 <__aeabi_ddiv>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	ec43 2b17 	vmov	d7, r2, r3
 8001158:	eeb0 0a47 	vmov.f32	s0, s14
 800115c:	eef0 0a67 	vmov.f32	s1, s15
 8001160:	f008 fd4a 	bl	8009bf8 <sin>
 8001164:	ec51 0b10 	vmov	r0, r1, d0
 8001168:	a35b      	add	r3, pc, #364	; (adr r3, 80012d8 <main+0x230>)
 800116a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116e:	f7ff fa47 	bl	8000600 <__aeabi_dmul>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	4610      	mov	r0, r2
 8001178:	4619      	mov	r1, r3
 800117a:	f04f 0200 	mov.w	r2, #0
 800117e:	4b62      	ldr	r3, [pc, #392]	; (8001308 <main+0x260>)
 8001180:	f7ff f888 	bl	8000294 <__adddf3>
 8001184:	4602      	mov	r2, r0
 8001186:	460b      	mov	r3, r1
 8001188:	4614      	mov	r4, r2
 800118a:	461d      	mov	r5, r3
 800118c:	4b5b      	ldr	r3, [pc, #364]	; (80012fc <main+0x254>)
 800118e:	881b      	ldrh	r3, [r3, #0]
 8001190:	ee07 3a90 	vmov	s15, r3
 8001194:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001198:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8001300 <main+0x258>
 800119c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011a0:	ee17 0a90 	vmov	r0, s15
 80011a4:	f7ff f9d4 	bl	8000550 <__aeabi_f2d>
 80011a8:	f04f 0200 	mov.w	r2, #0
 80011ac:	4b57      	ldr	r3, [pc, #348]	; (800130c <main+0x264>)
 80011ae:	f7ff fa27 	bl	8000600 <__aeabi_dmul>
 80011b2:	4602      	mov	r2, r0
 80011b4:	460b      	mov	r3, r1
 80011b6:	4610      	mov	r0, r2
 80011b8:	4619      	mov	r1, r3
 80011ba:	f04f 0200 	mov.w	r2, #0
 80011be:	4b51      	ldr	r3, [pc, #324]	; (8001304 <main+0x25c>)
 80011c0:	f7ff fb48 	bl	8000854 <__aeabi_ddiv>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	ec43 2b17 	vmov	d7, r2, r3
 80011cc:	eeb0 0a47 	vmov.f32	s0, s14
 80011d0:	eef0 0a67 	vmov.f32	s1, s15
 80011d4:	f008 fd10 	bl	8009bf8 <sin>
 80011d8:	ec51 0b10 	vmov	r0, r1, d0
 80011dc:	a33e      	add	r3, pc, #248	; (adr r3, 80012d8 <main+0x230>)
 80011de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e2:	f7ff fa0d 	bl	8000600 <__aeabi_dmul>
 80011e6:	4602      	mov	r2, r0
 80011e8:	460b      	mov	r3, r1
 80011ea:	4620      	mov	r0, r4
 80011ec:	4629      	mov	r1, r5
 80011ee:	f7ff f851 	bl	8000294 <__adddf3>
 80011f2:	4602      	mov	r2, r0
 80011f4:	460b      	mov	r3, r1
 80011f6:	4941      	ldr	r1, [pc, #260]	; (80012fc <main+0x254>)
 80011f8:	8809      	ldrh	r1, [r1, #0]
 80011fa:	460c      	mov	r4, r1
 80011fc:	4610      	mov	r0, r2
 80011fe:	4619      	mov	r1, r3
 8001200:	f7ff fcc0 	bl	8000b84 <__aeabi_d2f>
 8001204:	4602      	mov	r2, r0
 8001206:	4942      	ldr	r1, [pc, #264]	; (8001310 <main+0x268>)
 8001208:	00a3      	lsls	r3, r4, #2
 800120a:	440b      	add	r3, r1
 800120c:	601a      	str	r2, [r3, #0]
	  input[i]=fx[i];
 800120e:	4b3b      	ldr	r3, [pc, #236]	; (80012fc <main+0x254>)
 8001210:	881b      	ldrh	r3, [r3, #0]
 8001212:	4619      	mov	r1, r3
 8001214:	4b39      	ldr	r3, [pc, #228]	; (80012fc <main+0x254>)
 8001216:	881b      	ldrh	r3, [r3, #0]
 8001218:	4618      	mov	r0, r3
 800121a:	4a3d      	ldr	r2, [pc, #244]	; (8001310 <main+0x268>)
 800121c:	008b      	lsls	r3, r1, #2
 800121e:	4413      	add	r3, r2
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	493c      	ldr	r1, [pc, #240]	; (8001314 <main+0x26c>)
 8001224:	0083      	lsls	r3, r0, #2
 8001226:	440b      	add	r3, r1
 8001228:	601a      	str	r2, [r3, #0]
  for(i=0;i<1024;i++)
 800122a:	4b34      	ldr	r3, [pc, #208]	; (80012fc <main+0x254>)
 800122c:	881b      	ldrh	r3, [r3, #0]
 800122e:	3301      	adds	r3, #1
 8001230:	b29a      	uxth	r2, r3
 8001232:	4b32      	ldr	r3, [pc, #200]	; (80012fc <main+0x254>)
 8001234:	801a      	strh	r2, [r3, #0]
 8001236:	4b31      	ldr	r3, [pc, #196]	; (80012fc <main+0x254>)
 8001238:	881b      	ldrh	r3, [r3, #0]
 800123a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800123e:	f4ff af6b 	bcc.w	8001118 <main+0x70>
  }
  arm_biquad_cascade_df1_f32(&S, fx, output, 1024);
 8001242:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001246:	4a34      	ldr	r2, [pc, #208]	; (8001318 <main+0x270>)
 8001248:	4931      	ldr	r1, [pc, #196]	; (8001310 <main+0x268>)
 800124a:	482a      	ldr	r0, [pc, #168]	; (80012f4 <main+0x24c>)
 800124c:	f001 f9a5 	bl	800259a <arm_biquad_cascade_df1_f32>
  arm_scale_f32(output, ScaleValues,output, 1024);
 8001250:	4b32      	ldr	r3, [pc, #200]	; (800131c <main+0x274>)
 8001252:	edd3 7a00 	vldr	s15, [r3]
 8001256:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800125a:	492f      	ldr	r1, [pc, #188]	; (8001318 <main+0x270>)
 800125c:	eeb0 0a67 	vmov.f32	s0, s15
 8001260:	482d      	ldr	r0, [pc, #180]	; (8001318 <main+0x270>)
 8001262:	f001 f816 	bl	8002292 <arm_scale_f32>
  arm_rfft_fast_f32(&FFT, output, Output, 0);
 8001266:	2300      	movs	r3, #0
 8001268:	4a2d      	ldr	r2, [pc, #180]	; (8001320 <main+0x278>)
 800126a:	492b      	ldr	r1, [pc, #172]	; (8001318 <main+0x270>)
 800126c:	4822      	ldr	r0, [pc, #136]	; (80012f8 <main+0x250>)
 800126e:	f003 fe27 	bl	8004ec0 <arm_rfft_fast_f32>
  arm_cmplx_mag_f32(Output, Real_Output, FFT_SIZE);
 8001272:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001276:	492b      	ldr	r1, [pc, #172]	; (8001324 <main+0x27c>)
 8001278:	4829      	ldr	r0, [pc, #164]	; (8001320 <main+0x278>)
 800127a:	f001 f87d 	bl	8002378 <arm_cmplx_mag_f32>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(caltime)
 800127e:	4b2a      	ldr	r3, [pc, #168]	; (8001328 <main+0x280>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d0fb      	beq.n	800127e <main+0x1d6>
	  {
		  arm_mean_f32((float *)&adcx, 500, &mean );
 8001286:	4a29      	ldr	r2, [pc, #164]	; (800132c <main+0x284>)
 8001288:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800128c:	4828      	ldr	r0, [pc, #160]	; (8001330 <main+0x288>)
 800128e:	f001 fb1b 	bl	80028c8 <arm_mean_f32>
		  caltime=0;
 8001292:	4b25      	ldr	r3, [pc, #148]	; (8001328 <main+0x280>)
 8001294:	2200      	movs	r2, #0
 8001296:	701a      	strb	r2, [r3, #0]
		  HAL_TIM_Base_Start(&htim3);
 8001298:	4811      	ldr	r0, [pc, #68]	; (80012e0 <main+0x238>)
 800129a:	f005 f83b 	bl	8006314 <HAL_TIM_Base_Start>
		  LED1=!LED1;
 800129e:	4b25      	ldr	r3, [pc, #148]	; (8001334 <main+0x28c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	bf0c      	ite	eq
 80012a6:	2301      	moveq	r3, #1
 80012a8:	2300      	movne	r3, #0
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	4b21      	ldr	r3, [pc, #132]	; (8001334 <main+0x28c>)
 80012ae:	601a      	str	r2, [r3, #0]
		  SetTextFloat(0, 16, mean,3, 0);
 80012b0:	4b1e      	ldr	r3, [pc, #120]	; (800132c <main+0x284>)
 80012b2:	edd3 7a00 	vldr	s15, [r3]
 80012b6:	2300      	movs	r3, #0
 80012b8:	2203      	movs	r2, #3
 80012ba:	eeb0 0a67 	vmov.f32	s0, s15
 80012be:	2110      	movs	r1, #16
 80012c0:	2000      	movs	r0, #0
 80012c2:	f007 fe71 	bl	8008fa8 <SetTextFloat>
		  printf("123\r\n");
 80012c6:	481c      	ldr	r0, [pc, #112]	; (8001338 <main+0x290>)
 80012c8:	f008 f83c 	bl	8009344 <puts>
	  if(caltime)
 80012cc:	e7d7      	b.n	800127e <main+0x1d6>
 80012ce:	bf00      	nop
 80012d0:	00000000 	.word	0x00000000
 80012d4:	4075e000 	.word	0x4075e000
 80012d8:	00000000 	.word	0x00000000
 80012dc:	40977000 	.word	0x40977000
 80012e0:	200060e4 	.word	0x200060e4
 80012e4:	2000609c 	.word	0x2000609c
 80012e8:	2000612c 	.word	0x2000612c
 80012ec:	200002bc 	.word	0x200002bc
 80012f0:	0800ace0 	.word	0x0800ace0
 80012f4:	200026e0 	.word	0x200026e0
 80012f8:	200026c8 	.word	0x200026c8
 80012fc:	200000a2 	.word	0x200000a2
 8001300:	40c90fdb 	.word	0x40c90fdb
 8001304:	40b90000 	.word	0x40b90000
 8001308:	408f4000 	.word	0x408f4000
 800130c:	4082c000 	.word	0x4082c000
 8001310:	20005880 	.word	0x20005880
 8001314:	200012e0 	.word	0x200012e0
 8001318:	200002dc 	.word	0x200002dc
 800131c:	20000004 	.word	0x20000004
 8001320:	200026f0 	.word	0x200026f0
 8001324:	20003880 	.word	0x20003880
 8001328:	200000a0 	.word	0x200000a0
 800132c:	200026ec 	.word	0x200026ec
 8001330:	200022e0 	.word	0x200022e0
 8001334:	424282a8 	.word	0x424282a8
 8001338:	0800acd8 	.word	0x0800acd8

0800133c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b094      	sub	sp, #80	; 0x50
 8001340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001342:	f107 0320 	add.w	r3, r7, #32
 8001346:	2230      	movs	r2, #48	; 0x30
 8001348:	2100      	movs	r1, #0
 800134a:	4618      	mov	r0, r3
 800134c:	f007 ff84 	bl	8009258 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001350:	f107 030c 	add.w	r3, r7, #12
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001360:	2300      	movs	r3, #0
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	4b28      	ldr	r3, [pc, #160]	; (8001408 <SystemClock_Config+0xcc>)
 8001366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001368:	4a27      	ldr	r2, [pc, #156]	; (8001408 <SystemClock_Config+0xcc>)
 800136a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800136e:	6413      	str	r3, [r2, #64]	; 0x40
 8001370:	4b25      	ldr	r3, [pc, #148]	; (8001408 <SystemClock_Config+0xcc>)
 8001372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001374:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001378:	60bb      	str	r3, [r7, #8]
 800137a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800137c:	2300      	movs	r3, #0
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	4b22      	ldr	r3, [pc, #136]	; (800140c <SystemClock_Config+0xd0>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a21      	ldr	r2, [pc, #132]	; (800140c <SystemClock_Config+0xd0>)
 8001386:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800138a:	6013      	str	r3, [r2, #0]
 800138c:	4b1f      	ldr	r3, [pc, #124]	; (800140c <SystemClock_Config+0xd0>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001394:	607b      	str	r3, [r7, #4]
 8001396:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001398:	2301      	movs	r3, #1
 800139a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800139c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013a2:	2302      	movs	r3, #2
 80013a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80013aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80013ac:	2304      	movs	r3, #4
 80013ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80013b0:	23a8      	movs	r3, #168	; 0xa8
 80013b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013b4:	2302      	movs	r3, #2
 80013b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013b8:	2304      	movs	r3, #4
 80013ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013bc:	f107 0320 	add.w	r3, r7, #32
 80013c0:	4618      	mov	r0, r3
 80013c2:	f004 fae3 	bl	800598c <HAL_RCC_OscConfig>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80013cc:	f000 f914 	bl	80015f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d0:	230f      	movs	r3, #15
 80013d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013d4:	2302      	movs	r3, #2
 80013d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013dc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013e8:	f107 030c 	add.w	r3, r7, #12
 80013ec:	2105      	movs	r1, #5
 80013ee:	4618      	mov	r0, r3
 80013f0:	f004 fd44 	bl	8005e7c <HAL_RCC_ClockConfig>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80013fa:	f000 f8fd 	bl	80015f8 <Error_Handler>
  }
}
 80013fe:	bf00      	nop
 8001400:	3750      	adds	r7, #80	; 0x50
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40023800 	.word	0x40023800
 800140c:	40007000 	.word	0x40007000

08001410 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM5)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a27      	ldr	r2, [pc, #156]	; (80014bc <HAL_TIM_IC_CaptureCallback+0xac>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d147      	bne.n	80014b2 <HAL_TIM_IC_CaptureCallback+0xa2>
	{
		if(htim->Channel==HAL_TIM_ACTIVE_CHANNEL_1)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	7f1b      	ldrb	r3, [r3, #28]
 8001426:	2b01      	cmp	r3, #1
 8001428:	d143      	bne.n	80014b2 <HAL_TIM_IC_CaptureCallback+0xa2>
		{
			if(!capture_sta)
 800142a:	4b25      	ldr	r3, [pc, #148]	; (80014c0 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d121      	bne.n	8001476 <HAL_TIM_IC_CaptureCallback+0x66>
			{
				delay_out(0,t);
 8001432:	4b24      	ldr	r3, [pc, #144]	; (80014c4 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	4619      	mov	r1, r3
 8001438:	2000      	movs	r0, #0
 800143a:	f000 f8bd 	bl	80015b8 <delay_out>
				HAL_TIM_Base_Stop(htim);
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f004 ffd0 	bl	80063e4 <HAL_TIM_Base_Stop>
				__HAL_TIM_SET_COUNTER(&htim5,0);
 8001444:	4b20      	ldr	r3, [pc, #128]	; (80014c8 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2200      	movs	r2, #0
 800144a:	625a      	str	r2, [r3, #36]	; 0x24
				__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_RISING);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	6a1a      	ldr	r2, [r3, #32]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f022 020a 	bic.w	r2, r2, #10
 800145a:	621a      	str	r2, [r3, #32]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	6a12      	ldr	r2, [r2, #32]
 8001466:	621a      	str	r2, [r3, #32]
				HAL_TIM_Base_Start(htim);
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f004 ff53 	bl	8006314 <HAL_TIM_Base_Start>
				capture_sta=1;
 800146e:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8001470:	2201      	movs	r2, #1
 8001472:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_FALLING);
				capture_sta=0;
			}
		}
	}
}
 8001474:	e01d      	b.n	80014b2 <HAL_TIM_IC_CaptureCallback+0xa2>
				delay_out(1,t);
 8001476:	4b13      	ldr	r3, [pc, #76]	; (80014c4 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8001478:	881b      	ldrh	r3, [r3, #0]
 800147a:	4619      	mov	r1, r3
 800147c:	2001      	movs	r0, #1
 800147e:	f000 f89b 	bl	80015b8 <delay_out>
				period=__HAL_TIM_GET_COMPARE(htim,TIM_CHANNEL_1);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001488:	4a10      	ldr	r2, [pc, #64]	; (80014cc <HAL_TIM_IC_CaptureCallback+0xbc>)
 800148a:	6013      	str	r3, [r2, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_FALLING);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	6a1a      	ldr	r2, [r3, #32]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f022 020a 	bic.w	r2, r2, #10
 800149a:	621a      	str	r2, [r3, #32]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	6a1a      	ldr	r2, [r3, #32]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f042 0202 	orr.w	r2, r2, #2
 80014aa:	621a      	str	r2, [r3, #32]
				capture_sta=0;
 80014ac:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <HAL_TIM_IC_CaptureCallback+0xb0>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
}
 80014b2:	bf00      	nop
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40000c00 	.word	0x40000c00
 80014c0:	20000098 	.word	0x20000098
 80014c4:	20000000 	.word	0x20000000
 80014c8:	2000609c 	.word	0x2000609c
 80014cc:	2000009c 	.word	0x2000009c

080014d0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
	if(htim == &htim3)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4a1c      	ldr	r2, [pc, #112]	; (800154c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d130      	bne.n	8001542 <HAL_TIM_PeriodElapsedCallback+0x72>
	{
		adcx[i]=(float)(get_ADS_ch1()-32767)*4096/13128;
 80014e0:	f000 fed0 	bl	8002284 <get_ADS_ch1>
 80014e4:	4603      	mov	r3, r0
 80014e6:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 80014ea:	3b7f      	subs	r3, #127	; 0x7f
 80014ec:	ee07 3a90 	vmov	s15, r3
 80014f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014f4:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001550 <HAL_TIM_PeriodElapsedCallback+0x80>
 80014f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014fc:	eddf 6a15 	vldr	s13, [pc, #84]	; 8001554 <HAL_TIM_PeriodElapsedCallback+0x84>
 8001500:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001504:	4b14      	ldr	r3, [pc, #80]	; (8001558 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001506:	881b      	ldrh	r3, [r3, #0]
 8001508:	461a      	mov	r2, r3
 800150a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800150e:	ee17 3a90 	vmov	r3, s15
 8001512:	b299      	uxth	r1, r3
 8001514:	4b11      	ldr	r3, [pc, #68]	; (800155c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001516:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		i++;
 800151a:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800151c:	881b      	ldrh	r3, [r3, #0]
 800151e:	3301      	adds	r3, #1
 8001520:	b29a      	uxth	r2, r3
 8001522:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001524:	801a      	strh	r2, [r3, #0]
		if(i>=500)
 8001526:	4b0c      	ldr	r3, [pc, #48]	; (8001558 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800152e:	d308      	bcc.n	8001542 <HAL_TIM_PeriodElapsedCallback+0x72>
		{
			i=0;
 8001530:	4b09      	ldr	r3, [pc, #36]	; (8001558 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001532:	2200      	movs	r2, #0
 8001534:	801a      	strh	r2, [r3, #0]
			caltime=1;
 8001536:	4b0a      	ldr	r3, [pc, #40]	; (8001560 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001538:	2201      	movs	r2, #1
 800153a:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop(htim);
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f004 ff51 	bl	80063e4 <HAL_TIM_Base_Stop>
		}
	}
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	200060e4 	.word	0x200060e4
 8001550:	45800000 	.word	0x45800000
 8001554:	464d2000 	.word	0x464d2000
 8001558:	200000a2 	.word	0x200000a2
 800155c:	200022e0 	.word	0x200022e0
 8001560:	200000a0 	.word	0x200000a0

08001564 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_2)
 800156e:	88fb      	ldrh	r3, [r7, #6]
 8001570:	2b04      	cmp	r3, #4
 8001572:	d106      	bne.n	8001582 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		t+=28;
 8001574:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001576:	881b      	ldrh	r3, [r3, #0]
 8001578:	331c      	adds	r3, #28
 800157a:	b29a      	uxth	r2, r3
 800157c:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <HAL_GPIO_EXTI_Callback+0x4c>)
 800157e:	801a      	strh	r2, [r3, #0]
	}
	else if(GPIO_Pin==GPIO_PIN_4)
	{
		HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_RESET);
	}
}
 8001580:	e011      	b.n	80015a6 <HAL_GPIO_EXTI_Callback+0x42>
	else if(GPIO_Pin==GPIO_PIN_3)
 8001582:	88fb      	ldrh	r3, [r7, #6]
 8001584:	2b08      	cmp	r3, #8
 8001586:	d105      	bne.n	8001594 <HAL_GPIO_EXTI_Callback+0x30>
		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_9);
 8001588:	f44f 7100 	mov.w	r1, #512	; 0x200
 800158c:	4809      	ldr	r0, [pc, #36]	; (80015b4 <HAL_GPIO_EXTI_Callback+0x50>)
 800158e:	f004 f9ca 	bl	8005926 <HAL_GPIO_TogglePin>
}
 8001592:	e008      	b.n	80015a6 <HAL_GPIO_EXTI_Callback+0x42>
	else if(GPIO_Pin==GPIO_PIN_4)
 8001594:	88fb      	ldrh	r3, [r7, #6]
 8001596:	2b10      	cmp	r3, #16
 8001598:	d105      	bne.n	80015a6 <HAL_GPIO_EXTI_Callback+0x42>
		HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_RESET);
 800159a:	2200      	movs	r2, #0
 800159c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015a0:	4804      	ldr	r0, [pc, #16]	; (80015b4 <HAL_GPIO_EXTI_Callback+0x50>)
 80015a2:	f004 f9a7 	bl	80058f4 <HAL_GPIO_WritePin>
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000000 	.word	0x20000000
 80015b4:	40021400 	.word	0x40021400

080015b8 <delay_out>:

void delay_out(u8 flag,u16 t)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	460a      	mov	r2, r1
 80015c2:	71fb      	strb	r3, [r7, #7]
 80015c4:	4613      	mov	r3, r2
 80015c6:	80bb      	strh	r3, [r7, #4]
	if(flag)
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d007      	beq.n	80015de <delay_out+0x26>
	{
		delay_us(t);
 80015ce:	88bb      	ldrh	r3, [r7, #4]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f007 fdd7 	bl	8009184 <delay_us>
		LED0=1;
 80015d6:	4b07      	ldr	r3, [pc, #28]	; (80015f4 <delay_out+0x3c>)
 80015d8:	2201      	movs	r2, #1
 80015da:	601a      	str	r2, [r3, #0]
	else
	{
		delay_us(t);
		LED0=0;
	}
}
 80015dc:	e006      	b.n	80015ec <delay_out+0x34>
		delay_us(t);
 80015de:	88bb      	ldrh	r3, [r7, #4]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f007 fdcf 	bl	8009184 <delay_us>
		LED0=0;
 80015e6:	4b03      	ldr	r3, [pc, #12]	; (80015f4 <delay_out+0x3c>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
}
 80015ec:	bf00      	nop
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	424282a4 	.word	0x424282a4

080015f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015fc:	b672      	cpsid	i
}
 80015fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001600:	e7fe      	b.n	8001600 <Error_Handler+0x8>
	...

08001604 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	607b      	str	r3, [r7, #4]
 800160e:	4b10      	ldr	r3, [pc, #64]	; (8001650 <HAL_MspInit+0x4c>)
 8001610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001612:	4a0f      	ldr	r2, [pc, #60]	; (8001650 <HAL_MspInit+0x4c>)
 8001614:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001618:	6453      	str	r3, [r2, #68]	; 0x44
 800161a:	4b0d      	ldr	r3, [pc, #52]	; (8001650 <HAL_MspInit+0x4c>)
 800161c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001622:	607b      	str	r3, [r7, #4]
 8001624:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	603b      	str	r3, [r7, #0]
 800162a:	4b09      	ldr	r3, [pc, #36]	; (8001650 <HAL_MspInit+0x4c>)
 800162c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162e:	4a08      	ldr	r2, [pc, #32]	; (8001650 <HAL_MspInit+0x4c>)
 8001630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001634:	6413      	str	r3, [r2, #64]	; 0x40
 8001636:	4b06      	ldr	r3, [pc, #24]	; (8001650 <HAL_MspInit+0x4c>)
 8001638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800163e:	603b      	str	r3, [r7, #0]
 8001640:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001642:	2005      	movs	r0, #5
 8001644:	f003 feb2 	bl	80053ac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40023800 	.word	0x40023800

08001654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001658:	e7fe      	b.n	8001658 <NMI_Handler+0x4>

0800165a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800165e:	e7fe      	b.n	800165e <HardFault_Handler+0x4>

08001660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001664:	e7fe      	b.n	8001664 <MemManage_Handler+0x4>

08001666 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001666:	b480      	push	{r7}
 8001668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800166a:	e7fe      	b.n	800166a <BusFault_Handler+0x4>

0800166c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001670:	e7fe      	b.n	8001670 <UsageFault_Handler+0x4>

08001672 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001672:	b480      	push	{r7}
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016a0:	f003 fd70 	bl	8005184 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80016ac:	2004      	movs	r0, #4
 80016ae:	f004 f955 	bl	800595c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80016ba:	2008      	movs	r0, #8
 80016bc:	f004 f94e 	bl	800595c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80016c0:	bf00      	nop
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80016c8:	2010      	movs	r0, #16
 80016ca:	f004 f947 	bl	800595c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80016ce:	bf00      	nop
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80016d8:	4802      	ldr	r0, [pc, #8]	; (80016e4 <TIM3_IRQHandler+0x10>)
 80016da:	f005 f9bf 	bl	8006a5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200060e4 	.word	0x200060e4

080016e8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016ec:	4802      	ldr	r0, [pc, #8]	; (80016f8 <USART2_IRQHandler+0x10>)
 80016ee:	f006 fadb 	bl	8007ca8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016f2:	bf00      	nop
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	200061b8 	.word	0x200061b8

080016fc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001700:	4802      	ldr	r0, [pc, #8]	; (800170c <TIM5_IRQHandler+0x10>)
 8001702:	f005 f9ab 	bl	8006a5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001706:	bf00      	nop
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	2000609c 	.word	0x2000609c

08001710 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b086      	sub	sp, #24
 8001714:	af00      	add	r7, sp, #0
 8001716:	60f8      	str	r0, [r7, #12]
 8001718:	60b9      	str	r1, [r7, #8]
 800171a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]
 8001720:	e00a      	b.n	8001738 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001722:	f3af 8000 	nop.w
 8001726:	4601      	mov	r1, r0
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	1c5a      	adds	r2, r3, #1
 800172c:	60ba      	str	r2, [r7, #8]
 800172e:	b2ca      	uxtb	r2, r1
 8001730:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	3301      	adds	r3, #1
 8001736:	617b      	str	r3, [r7, #20]
 8001738:	697a      	ldr	r2, [r7, #20]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	429a      	cmp	r2, r3
 800173e:	dbf0      	blt.n	8001722 <_read+0x12>
	}

return len;
 8001740:	687b      	ldr	r3, [r7, #4]
}
 8001742:	4618      	mov	r0, r3
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b086      	sub	sp, #24
 800174e:	af00      	add	r7, sp, #0
 8001750:	60f8      	str	r0, [r7, #12]
 8001752:	60b9      	str	r1, [r7, #8]
 8001754:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001756:	2300      	movs	r3, #0
 8001758:	617b      	str	r3, [r7, #20]
 800175a:	e009      	b.n	8001770 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	1c5a      	adds	r2, r3, #1
 8001760:	60ba      	str	r2, [r7, #8]
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	4618      	mov	r0, r3
 8001766:	f000 fab7 	bl	8001cd8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	3301      	adds	r3, #1
 800176e:	617b      	str	r3, [r7, #20]
 8001770:	697a      	ldr	r2, [r7, #20]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	429a      	cmp	r2, r3
 8001776:	dbf1      	blt.n	800175c <_write+0x12>
	}
	return len;
 8001778:	687b      	ldr	r3, [r7, #4]
}
 800177a:	4618      	mov	r0, r3
 800177c:	3718      	adds	r7, #24
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <_close>:

int _close(int file)
{
 8001782:	b480      	push	{r7}
 8001784:	b083      	sub	sp, #12
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
	return -1;
 800178a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800178e:	4618      	mov	r0, r3
 8001790:	370c      	adds	r7, #12
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800179a:	b480      	push	{r7}
 800179c:	b083      	sub	sp, #12
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
 80017a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017aa:	605a      	str	r2, [r3, #4]
	return 0;
 80017ac:	2300      	movs	r3, #0
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <_isatty>:

int _isatty(int file)
{
 80017ba:	b480      	push	{r7}
 80017bc:	b083      	sub	sp, #12
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
	return 1;
 80017c2:	2301      	movs	r3, #1
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b085      	sub	sp, #20
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	60b9      	str	r1, [r7, #8]
 80017da:	607a      	str	r2, [r7, #4]
	return 0;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
	...

080017ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017f4:	4a14      	ldr	r2, [pc, #80]	; (8001848 <_sbrk+0x5c>)
 80017f6:	4b15      	ldr	r3, [pc, #84]	; (800184c <_sbrk+0x60>)
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001800:	4b13      	ldr	r3, [pc, #76]	; (8001850 <_sbrk+0x64>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d102      	bne.n	800180e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001808:	4b11      	ldr	r3, [pc, #68]	; (8001850 <_sbrk+0x64>)
 800180a:	4a12      	ldr	r2, [pc, #72]	; (8001854 <_sbrk+0x68>)
 800180c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800180e:	4b10      	ldr	r3, [pc, #64]	; (8001850 <_sbrk+0x64>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4413      	add	r3, r2
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	429a      	cmp	r2, r3
 800181a:	d207      	bcs.n	800182c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800181c:	f007 fcf2 	bl	8009204 <__errno>
 8001820:	4603      	mov	r3, r0
 8001822:	220c      	movs	r2, #12
 8001824:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001826:	f04f 33ff 	mov.w	r3, #4294967295
 800182a:	e009      	b.n	8001840 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800182c:	4b08      	ldr	r3, [pc, #32]	; (8001850 <_sbrk+0x64>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001832:	4b07      	ldr	r3, [pc, #28]	; (8001850 <_sbrk+0x64>)
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4413      	add	r3, r2
 800183a:	4a05      	ldr	r2, [pc, #20]	; (8001850 <_sbrk+0x64>)
 800183c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800183e:	68fb      	ldr	r3, [r7, #12]
}
 8001840:	4618      	mov	r0, r3
 8001842:	3718      	adds	r7, #24
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20020000 	.word	0x20020000
 800184c:	00000400 	.word	0x00000400
 8001850:	200000a4 	.word	0x200000a4
 8001854:	20006230 	.word	0x20006230

08001858 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800185c:	4b06      	ldr	r3, [pc, #24]	; (8001878 <SystemInit+0x20>)
 800185e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001862:	4a05      	ldr	r2, [pc, #20]	; (8001878 <SystemInit+0x20>)
 8001864:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001868:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <MX_TIM3_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim14;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001882:	f107 0308 	add.w	r3, r7, #8
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	605a      	str	r2, [r3, #4]
 800188c:	609a      	str	r2, [r3, #8]
 800188e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001890:	463b      	mov	r3, r7
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001898:	4b1d      	ldr	r3, [pc, #116]	; (8001910 <MX_TIM3_Init+0x94>)
 800189a:	4a1e      	ldr	r2, [pc, #120]	; (8001914 <MX_TIM3_Init+0x98>)
 800189c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800189e:	4b1c      	ldr	r3, [pc, #112]	; (8001910 <MX_TIM3_Init+0x94>)
 80018a0:	2253      	movs	r2, #83	; 0x53
 80018a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018a4:	4b1a      	ldr	r3, [pc, #104]	; (8001910 <MX_TIM3_Init+0x94>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80018aa:	4b19      	ldr	r3, [pc, #100]	; (8001910 <MX_TIM3_Init+0x94>)
 80018ac:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018b0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018b2:	4b17      	ldr	r3, [pc, #92]	; (8001910 <MX_TIM3_Init+0x94>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018b8:	4b15      	ldr	r3, [pc, #84]	; (8001910 <MX_TIM3_Init+0x94>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80018be:	4814      	ldr	r0, [pc, #80]	; (8001910 <MX_TIM3_Init+0x94>)
 80018c0:	f004 fcd8 	bl	8006274 <HAL_TIM_Base_Init>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80018ca:	f7ff fe95 	bl	80015f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018d4:	f107 0308 	add.w	r3, r7, #8
 80018d8:	4619      	mov	r1, r3
 80018da:	480d      	ldr	r0, [pc, #52]	; (8001910 <MX_TIM3_Init+0x94>)
 80018dc:	f005 fb24 	bl	8006f28 <HAL_TIM_ConfigClockSource>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80018e6:	f7ff fe87 	bl	80015f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80018ea:	2320      	movs	r3, #32
 80018ec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018ee:	2300      	movs	r3, #0
 80018f0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018f2:	463b      	mov	r3, r7
 80018f4:	4619      	mov	r1, r3
 80018f6:	4806      	ldr	r0, [pc, #24]	; (8001910 <MX_TIM3_Init+0x94>)
 80018f8:	f006 f836 	bl	8007968 <HAL_TIMEx_MasterConfigSynchronization>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001902:	f7ff fe79 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001906:	bf00      	nop
 8001908:	3718      	adds	r7, #24
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	200060e4 	.word	0x200060e4
 8001914:	40000400 	.word	0x40000400

08001918 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800191e:	f107 0308 	add.w	r3, r7, #8
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	605a      	str	r2, [r3, #4]
 8001928:	609a      	str	r2, [r3, #8]
 800192a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800192c:	463b      	mov	r3, r7
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001934:	4b1d      	ldr	r3, [pc, #116]	; (80019ac <MX_TIM4_Init+0x94>)
 8001936:	4a1e      	ldr	r2, [pc, #120]	; (80019b0 <MX_TIM4_Init+0x98>)
 8001938:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 800193a:	4b1c      	ldr	r3, [pc, #112]	; (80019ac <MX_TIM4_Init+0x94>)
 800193c:	2253      	movs	r2, #83	; 0x53
 800193e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001940:	4b1a      	ldr	r3, [pc, #104]	; (80019ac <MX_TIM4_Init+0x94>)
 8001942:	2200      	movs	r2, #0
 8001944:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8001946:	4b19      	ldr	r3, [pc, #100]	; (80019ac <MX_TIM4_Init+0x94>)
 8001948:	f242 720f 	movw	r2, #9999	; 0x270f
 800194c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800194e:	4b17      	ldr	r3, [pc, #92]	; (80019ac <MX_TIM4_Init+0x94>)
 8001950:	2200      	movs	r2, #0
 8001952:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001954:	4b15      	ldr	r3, [pc, #84]	; (80019ac <MX_TIM4_Init+0x94>)
 8001956:	2200      	movs	r2, #0
 8001958:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800195a:	4814      	ldr	r0, [pc, #80]	; (80019ac <MX_TIM4_Init+0x94>)
 800195c:	f004 fc8a 	bl	8006274 <HAL_TIM_Base_Init>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001966:	f7ff fe47 	bl	80015f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800196a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800196e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001970:	f107 0308 	add.w	r3, r7, #8
 8001974:	4619      	mov	r1, r3
 8001976:	480d      	ldr	r0, [pc, #52]	; (80019ac <MX_TIM4_Init+0x94>)
 8001978:	f005 fad6 	bl	8006f28 <HAL_TIM_ConfigClockSource>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001982:	f7ff fe39 	bl	80015f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001986:	2300      	movs	r3, #0
 8001988:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800198a:	2300      	movs	r3, #0
 800198c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800198e:	463b      	mov	r3, r7
 8001990:	4619      	mov	r1, r3
 8001992:	4806      	ldr	r0, [pc, #24]	; (80019ac <MX_TIM4_Init+0x94>)
 8001994:	f005 ffe8 	bl	8007968 <HAL_TIMEx_MasterConfigSynchronization>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800199e:	f7ff fe2b 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80019a2:	bf00      	nop
 80019a4:	3718      	adds	r7, #24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	20006054 	.word	0x20006054
 80019b0:	40000800 	.word	0x40000800

080019b4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08a      	sub	sp, #40	; 0x28
 80019b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ba:	f107 0318 	add.w	r3, r7, #24
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
 80019c2:	605a      	str	r2, [r3, #4]
 80019c4:	609a      	str	r2, [r3, #8]
 80019c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019c8:	f107 0310 	add.w	r3, r7, #16
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80019d2:	463b      	mov	r3, r7
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80019de:	4b2b      	ldr	r3, [pc, #172]	; (8001a8c <MX_TIM5_Init+0xd8>)
 80019e0:	4a2b      	ldr	r2, [pc, #172]	; (8001a90 <MX_TIM5_Init+0xdc>)
 80019e2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 80019e4:	4b29      	ldr	r3, [pc, #164]	; (8001a8c <MX_TIM5_Init+0xd8>)
 80019e6:	2253      	movs	r2, #83	; 0x53
 80019e8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ea:	4b28      	ldr	r3, [pc, #160]	; (8001a8c <MX_TIM5_Init+0xd8>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 80019f0:	4b26      	ldr	r3, [pc, #152]	; (8001a8c <MX_TIM5_Init+0xd8>)
 80019f2:	f242 720f 	movw	r2, #9999	; 0x270f
 80019f6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f8:	4b24      	ldr	r3, [pc, #144]	; (8001a8c <MX_TIM5_Init+0xd8>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019fe:	4b23      	ldr	r3, [pc, #140]	; (8001a8c <MX_TIM5_Init+0xd8>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001a04:	4821      	ldr	r0, [pc, #132]	; (8001a8c <MX_TIM5_Init+0xd8>)
 8001a06:	f004 fc35 	bl	8006274 <HAL_TIM_Base_Init>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_TIM5_Init+0x60>
  {
    Error_Handler();
 8001a10:	f7ff fdf2 	bl	80015f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a18:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001a1a:	f107 0318 	add.w	r3, r7, #24
 8001a1e:	4619      	mov	r1, r3
 8001a20:	481a      	ldr	r0, [pc, #104]	; (8001a8c <MX_TIM5_Init+0xd8>)
 8001a22:	f005 fa81 	bl	8006f28 <HAL_TIM_ConfigClockSource>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001a2c:	f7ff fde4 	bl	80015f8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8001a30:	4816      	ldr	r0, [pc, #88]	; (8001a8c <MX_TIM5_Init+0xd8>)
 8001a32:	f004 fe91 	bl	8006758 <HAL_TIM_IC_Init>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001a3c:	f7ff fddc 	bl	80015f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a40:	2300      	movs	r3, #0
 8001a42:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a44:	2300      	movs	r3, #0
 8001a46:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001a48:	f107 0310 	add.w	r3, r7, #16
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	480f      	ldr	r0, [pc, #60]	; (8001a8c <MX_TIM5_Init+0xd8>)
 8001a50:	f005 ff8a 	bl	8007968 <HAL_TIMEx_MasterConfigSynchronization>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <MX_TIM5_Init+0xaa>
  {
    Error_Handler();
 8001a5a:	f7ff fdcd 	bl	80015f8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001a62:	2301      	movs	r3, #1
 8001a64:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001a66:	2300      	movs	r3, #0
 8001a68:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001a6e:	463b      	mov	r3, r7
 8001a70:	2200      	movs	r2, #0
 8001a72:	4619      	mov	r1, r3
 8001a74:	4805      	ldr	r0, [pc, #20]	; (8001a8c <MX_TIM5_Init+0xd8>)
 8001a76:	f005 f8f9 	bl	8006c6c <HAL_TIM_IC_ConfigChannel>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 8001a80:	f7ff fdba 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001a84:	bf00      	nop
 8001a86:	3728      	adds	r7, #40	; 0x28
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	2000609c 	.word	0x2000609c
 8001a90:	40000c00 	.word	0x40000c00

08001a94 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b088      	sub	sp, #32
 8001a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
 8001aa8:	615a      	str	r2, [r3, #20]
 8001aaa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001aac:	4b1e      	ldr	r3, [pc, #120]	; (8001b28 <MX_TIM14_Init+0x94>)
 8001aae:	4a1f      	ldr	r2, [pc, #124]	; (8001b2c <MX_TIM14_Init+0x98>)
 8001ab0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 84-1;
 8001ab2:	4b1d      	ldr	r3, [pc, #116]	; (8001b28 <MX_TIM14_Init+0x94>)
 8001ab4:	2253      	movs	r2, #83	; 0x53
 8001ab6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab8:	4b1b      	ldr	r3, [pc, #108]	; (8001b28 <MX_TIM14_Init+0x94>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000-1;
 8001abe:	4b1a      	ldr	r3, [pc, #104]	; (8001b28 <MX_TIM14_Init+0x94>)
 8001ac0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ac4:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac6:	4b18      	ldr	r3, [pc, #96]	; (8001b28 <MX_TIM14_Init+0x94>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001acc:	4b16      	ldr	r3, [pc, #88]	; (8001b28 <MX_TIM14_Init+0x94>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001ad2:	4815      	ldr	r0, [pc, #84]	; (8001b28 <MX_TIM14_Init+0x94>)
 8001ad4:	f004 fbce 	bl	8006274 <HAL_TIM_Base_Init>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8001ade:	f7ff fd8b 	bl	80015f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8001ae2:	4811      	ldr	r0, [pc, #68]	; (8001b28 <MX_TIM14_Init+0x94>)
 8001ae4:	f004 fd16 	bl	8006514 <HAL_TIM_PWM_Init>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8001aee:	f7ff fd83 	bl	80015f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001af2:	2360      	movs	r3, #96	; 0x60
 8001af4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001af6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001afa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001afc:	2300      	movs	r3, #0
 8001afe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b04:	1d3b      	adds	r3, r7, #4
 8001b06:	2200      	movs	r2, #0
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4807      	ldr	r0, [pc, #28]	; (8001b28 <MX_TIM14_Init+0x94>)
 8001b0c:	f005 f94a 	bl	8006da4 <HAL_TIM_PWM_ConfigChannel>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8001b16:	f7ff fd6f 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8001b1a:	4803      	ldr	r0, [pc, #12]	; (8001b28 <MX_TIM14_Init+0x94>)
 8001b1c:	f000 f8a2 	bl	8001c64 <HAL_TIM_MspPostInit>

}
 8001b20:	bf00      	nop
 8001b22:	3720      	adds	r7, #32
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	2000612c 	.word	0x2000612c
 8001b2c:	40002000 	.word	0x40002000

08001b30 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b08c      	sub	sp, #48	; 0x30
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b38:	f107 031c 	add.w	r3, r7, #28
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	609a      	str	r2, [r3, #8]
 8001b44:	60da      	str	r2, [r3, #12]
 8001b46:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a3f      	ldr	r2, [pc, #252]	; (8001c4c <HAL_TIM_Base_MspInit+0x11c>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d116      	bne.n	8001b80 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	61bb      	str	r3, [r7, #24]
 8001b56:	4b3e      	ldr	r3, [pc, #248]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5a:	4a3d      	ldr	r2, [pc, #244]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001b5c:	f043 0302 	orr.w	r3, r3, #2
 8001b60:	6413      	str	r3, [r2, #64]	; 0x40
 8001b62:	4b3b      	ldr	r3, [pc, #236]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b66:	f003 0302 	and.w	r3, r3, #2
 8001b6a:	61bb      	str	r3, [r7, #24]
 8001b6c:	69bb      	ldr	r3, [r7, #24]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 1);
 8001b6e:	2201      	movs	r2, #1
 8001b70:	2101      	movs	r1, #1
 8001b72:	201d      	movs	r0, #29
 8001b74:	f003 fc25 	bl	80053c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b78:	201d      	movs	r0, #29
 8001b7a:	f003 fc3e 	bl	80053fa <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8001b7e:	e060      	b.n	8001c42 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM4)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a33      	ldr	r2, [pc, #204]	; (8001c54 <HAL_TIM_Base_MspInit+0x124>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d10e      	bne.n	8001ba8 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]
 8001b8e:	4b30      	ldr	r3, [pc, #192]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b92:	4a2f      	ldr	r2, [pc, #188]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001b94:	f043 0304 	orr.w	r3, r3, #4
 8001b98:	6413      	str	r3, [r2, #64]	; 0x40
 8001b9a:	4b2d      	ldr	r3, [pc, #180]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9e:	f003 0304 	and.w	r3, r3, #4
 8001ba2:	617b      	str	r3, [r7, #20]
 8001ba4:	697b      	ldr	r3, [r7, #20]
}
 8001ba6:	e04c      	b.n	8001c42 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM5)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a2a      	ldr	r2, [pc, #168]	; (8001c58 <HAL_TIM_Base_MspInit+0x128>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d134      	bne.n	8001c1c <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	613b      	str	r3, [r7, #16]
 8001bb6:	4b26      	ldr	r3, [pc, #152]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bba:	4a25      	ldr	r2, [pc, #148]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001bbc:	f043 0308 	orr.w	r3, r3, #8
 8001bc0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc2:	4b23      	ldr	r3, [pc, #140]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	f003 0308 	and.w	r3, r3, #8
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	4b1f      	ldr	r3, [pc, #124]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	4a1e      	ldr	r2, [pc, #120]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001bd8:	f043 0301 	orr.w	r3, r3, #1
 8001bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bde:	4b1c      	ldr	r3, [pc, #112]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bea:	2301      	movs	r3, #1
 8001bec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bee:	2302      	movs	r3, #2
 8001bf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bfe:	f107 031c 	add.w	r3, r7, #28
 8001c02:	4619      	mov	r1, r3
 8001c04:	4815      	ldr	r0, [pc, #84]	; (8001c5c <HAL_TIM_Base_MspInit+0x12c>)
 8001c06:	f003 fcc1 	bl	800558c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 1, 0);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	2101      	movs	r1, #1
 8001c0e:	2032      	movs	r0, #50	; 0x32
 8001c10:	f003 fbd7 	bl	80053c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001c14:	2032      	movs	r0, #50	; 0x32
 8001c16:	f003 fbf0 	bl	80053fa <HAL_NVIC_EnableIRQ>
}
 8001c1a:	e012      	b.n	8001c42 <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM14)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a0f      	ldr	r2, [pc, #60]	; (8001c60 <HAL_TIM_Base_MspInit+0x130>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d10d      	bne.n	8001c42 <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	60bb      	str	r3, [r7, #8]
 8001c2a:	4b09      	ldr	r3, [pc, #36]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2e:	4a08      	ldr	r2, [pc, #32]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001c30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c34:	6413      	str	r3, [r2, #64]	; 0x40
 8001c36:	4b06      	ldr	r3, [pc, #24]	; (8001c50 <HAL_TIM_Base_MspInit+0x120>)
 8001c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c3e:	60bb      	str	r3, [r7, #8]
 8001c40:	68bb      	ldr	r3, [r7, #8]
}
 8001c42:	bf00      	nop
 8001c44:	3730      	adds	r7, #48	; 0x30
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40000400 	.word	0x40000400
 8001c50:	40023800 	.word	0x40023800
 8001c54:	40000800 	.word	0x40000800
 8001c58:	40000c00 	.word	0x40000c00
 8001c5c:	40020000 	.word	0x40020000
 8001c60:	40002000 	.word	0x40002000

08001c64 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b088      	sub	sp, #32
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 030c 	add.w	r3, r7, #12
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM14)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a12      	ldr	r2, [pc, #72]	; (8001ccc <HAL_TIM_MspPostInit+0x68>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d11d      	bne.n	8001cc2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM14_MspPostInit 0 */

  /* USER CODE END TIM14_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	60bb      	str	r3, [r7, #8]
 8001c8a:	4b11      	ldr	r3, [pc, #68]	; (8001cd0 <HAL_TIM_MspPostInit+0x6c>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	4a10      	ldr	r2, [pc, #64]	; (8001cd0 <HAL_TIM_MspPostInit+0x6c>)
 8001c90:	f043 0301 	orr.w	r3, r3, #1
 8001c94:	6313      	str	r3, [r2, #48]	; 0x30
 8001c96:	4b0e      	ldr	r3, [pc, #56]	; (8001cd0 <HAL_TIM_MspPostInit+0x6c>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	60bb      	str	r3, [r7, #8]
 8001ca0:	68bb      	ldr	r3, [r7, #8]
    /**TIM14 GPIO Configuration
    PA7     ------> TIM14_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ca2:	2380      	movs	r3, #128	; 0x80
 8001ca4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8001cb2:	2309      	movs	r3, #9
 8001cb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb6:	f107 030c 	add.w	r3, r7, #12
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4805      	ldr	r0, [pc, #20]	; (8001cd4 <HAL_TIM_MspPostInit+0x70>)
 8001cbe:	f003 fc65 	bl	800558c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001cc2:	bf00      	nop
 8001cc4:	3720      	adds	r7, #32
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40002000 	.word	0x40002000
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	40020000 	.word	0x40020000

08001cd8 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch,1,HAL_MAX_DELAY);
 8001ce0:	1d39      	adds	r1, r7, #4
 8001ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	4803      	ldr	r0, [pc, #12]	; (8001cf8 <__io_putchar+0x20>)
 8001cea:	f005 ff1a 	bl	8007b22 <HAL_UART_Transmit>
    return ch;
 8001cee:	687b      	ldr	r3, [r7, #4]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	200061b8 	.word	0x200061b8

08001cfc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d00:	4b11      	ldr	r3, [pc, #68]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d02:	4a12      	ldr	r2, [pc, #72]	; (8001d4c <MX_USART1_UART_Init+0x50>)
 8001d04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d06:	4b10      	ldr	r3, [pc, #64]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d0e:	4b0e      	ldr	r3, [pc, #56]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d14:	4b0c      	ldr	r3, [pc, #48]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d1a:	4b0b      	ldr	r3, [pc, #44]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d20:	4b09      	ldr	r3, [pc, #36]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d22:	220c      	movs	r2, #12
 8001d24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d26:	4b08      	ldr	r3, [pc, #32]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d2c:	4b06      	ldr	r3, [pc, #24]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d32:	4805      	ldr	r0, [pc, #20]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d34:	f005 fea8 	bl	8007a88 <HAL_UART_Init>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d3e:	f7ff fc5b 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20006174 	.word	0x20006174
 8001d4c:	40011000 	.word	0x40011000

08001d50 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d54:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <MX_USART2_UART_Init+0x4c>)
 8001d56:	4a12      	ldr	r2, [pc, #72]	; (8001da0 <MX_USART2_UART_Init+0x50>)
 8001d58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d5a:	4b10      	ldr	r3, [pc, #64]	; (8001d9c <MX_USART2_UART_Init+0x4c>)
 8001d5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d62:	4b0e      	ldr	r3, [pc, #56]	; (8001d9c <MX_USART2_UART_Init+0x4c>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d68:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <MX_USART2_UART_Init+0x4c>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d6e:	4b0b      	ldr	r3, [pc, #44]	; (8001d9c <MX_USART2_UART_Init+0x4c>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d74:	4b09      	ldr	r3, [pc, #36]	; (8001d9c <MX_USART2_UART_Init+0x4c>)
 8001d76:	220c      	movs	r2, #12
 8001d78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d7a:	4b08      	ldr	r3, [pc, #32]	; (8001d9c <MX_USART2_UART_Init+0x4c>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d80:	4b06      	ldr	r3, [pc, #24]	; (8001d9c <MX_USART2_UART_Init+0x4c>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d86:	4805      	ldr	r0, [pc, #20]	; (8001d9c <MX_USART2_UART_Init+0x4c>)
 8001d88:	f005 fe7e 	bl	8007a88 <HAL_UART_Init>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d92:	f7ff fc31 	bl	80015f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	200061b8 	.word	0x200061b8
 8001da0:	40004400 	.word	0x40004400

08001da4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08c      	sub	sp, #48	; 0x30
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 031c 	add.w	r3, r7, #28
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a3a      	ldr	r2, [pc, #232]	; (8001eac <HAL_UART_MspInit+0x108>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d135      	bne.n	8001e32 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	61bb      	str	r3, [r7, #24]
 8001dca:	4b39      	ldr	r3, [pc, #228]	; (8001eb0 <HAL_UART_MspInit+0x10c>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dce:	4a38      	ldr	r2, [pc, #224]	; (8001eb0 <HAL_UART_MspInit+0x10c>)
 8001dd0:	f043 0310 	orr.w	r3, r3, #16
 8001dd4:	6453      	str	r3, [r2, #68]	; 0x44
 8001dd6:	4b36      	ldr	r3, [pc, #216]	; (8001eb0 <HAL_UART_MspInit+0x10c>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dda:	f003 0310 	and.w	r3, r3, #16
 8001dde:	61bb      	str	r3, [r7, #24]
 8001de0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	617b      	str	r3, [r7, #20]
 8001de6:	4b32      	ldr	r3, [pc, #200]	; (8001eb0 <HAL_UART_MspInit+0x10c>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	4a31      	ldr	r2, [pc, #196]	; (8001eb0 <HAL_UART_MspInit+0x10c>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	6313      	str	r3, [r2, #48]	; 0x30
 8001df2:	4b2f      	ldr	r3, [pc, #188]	; (8001eb0 <HAL_UART_MspInit+0x10c>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	617b      	str	r3, [r7, #20]
 8001dfc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001dfe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e04:	2302      	movs	r3, #2
 8001e06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e10:	2307      	movs	r3, #7
 8001e12:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e14:	f107 031c 	add.w	r3, r7, #28
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4826      	ldr	r0, [pc, #152]	; (8001eb4 <HAL_UART_MspInit+0x110>)
 8001e1c:	f003 fbb6 	bl	800558c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 2);
 8001e20:	2202      	movs	r2, #2
 8001e22:	2101      	movs	r1, #1
 8001e24:	2025      	movs	r0, #37	; 0x25
 8001e26:	f003 facc 	bl	80053c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e2a:	2025      	movs	r0, #37	; 0x25
 8001e2c:	f003 fae5 	bl	80053fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e30:	e038      	b.n	8001ea4 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a20      	ldr	r2, [pc, #128]	; (8001eb8 <HAL_UART_MspInit+0x114>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d133      	bne.n	8001ea4 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	613b      	str	r3, [r7, #16]
 8001e40:	4b1b      	ldr	r3, [pc, #108]	; (8001eb0 <HAL_UART_MspInit+0x10c>)
 8001e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e44:	4a1a      	ldr	r2, [pc, #104]	; (8001eb0 <HAL_UART_MspInit+0x10c>)
 8001e46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e4a:	6413      	str	r3, [r2, #64]	; 0x40
 8001e4c:	4b18      	ldr	r3, [pc, #96]	; (8001eb0 <HAL_UART_MspInit+0x10c>)
 8001e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e54:	613b      	str	r3, [r7, #16]
 8001e56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e58:	2300      	movs	r3, #0
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	4b14      	ldr	r3, [pc, #80]	; (8001eb0 <HAL_UART_MspInit+0x10c>)
 8001e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e60:	4a13      	ldr	r2, [pc, #76]	; (8001eb0 <HAL_UART_MspInit+0x10c>)
 8001e62:	f043 0301 	orr.w	r3, r3, #1
 8001e66:	6313      	str	r3, [r2, #48]	; 0x30
 8001e68:	4b11      	ldr	r3, [pc, #68]	; (8001eb0 <HAL_UART_MspInit+0x10c>)
 8001e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6c:	f003 0301 	and.w	r3, r3, #1
 8001e70:	60fb      	str	r3, [r7, #12]
 8001e72:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e74:	230c      	movs	r3, #12
 8001e76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e78:	2302      	movs	r3, #2
 8001e7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e80:	2303      	movs	r3, #3
 8001e82:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e84:	2307      	movs	r3, #7
 8001e86:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e88:	f107 031c 	add.w	r3, r7, #28
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4809      	ldr	r0, [pc, #36]	; (8001eb4 <HAL_UART_MspInit+0x110>)
 8001e90:	f003 fb7c 	bl	800558c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 1);
 8001e94:	2201      	movs	r2, #1
 8001e96:	2101      	movs	r1, #1
 8001e98:	2026      	movs	r0, #38	; 0x26
 8001e9a:	f003 fa92 	bl	80053c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e9e:	2026      	movs	r0, #38	; 0x26
 8001ea0:	f003 faab 	bl	80053fa <HAL_NVIC_EnableIRQ>
}
 8001ea4:	bf00      	nop
 8001ea6:	3730      	adds	r7, #48	; 0x30
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40011000 	.word	0x40011000
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40020000 	.word	0x40020000
 8001eb8:	40004400 	.word	0x40004400

08001ebc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ebc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ef4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ec0:	480d      	ldr	r0, [pc, #52]	; (8001ef8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ec2:	490e      	ldr	r1, [pc, #56]	; (8001efc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ec4:	4a0e      	ldr	r2, [pc, #56]	; (8001f00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ec8:	e002      	b.n	8001ed0 <LoopCopyDataInit>

08001eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ece:	3304      	adds	r3, #4

08001ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ed4:	d3f9      	bcc.n	8001eca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ed6:	4a0b      	ldr	r2, [pc, #44]	; (8001f04 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ed8:	4c0b      	ldr	r4, [pc, #44]	; (8001f08 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001edc:	e001      	b.n	8001ee2 <LoopFillZerobss>

08001ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ee0:	3204      	adds	r2, #4

08001ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ee4:	d3fb      	bcc.n	8001ede <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001ee6:	f7ff fcb7 	bl	8001858 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001eea:	f007 f991 	bl	8009210 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eee:	f7ff f8db 	bl	80010a8 <main>
  bx  lr    
 8001ef2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ef4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001efc:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001f00:	0801e3c8 	.word	0x0801e3c8
  ldr r2, =_sbss
 8001f04:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001f08:	2000622c 	.word	0x2000622c

08001f0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f0c:	e7fe      	b.n	8001f0c <ADC_IRQHandler>
	...

08001f10 <ADS8688_SPI_WB>:
#include "ADS8688.H" 
#include "base.h"
//#include "head_define.h" 
//#include "Algorithm.h" 
void ADS8688_SPI_WB(uint8_t com) 
{ 
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	71fb      	strb	r3, [r7, #7]
	uint8_t com_temp=com; ADS_8688_nCS_L; 
 8001f1a:	79fb      	ldrb	r3, [r7, #7]
 8001f1c:	73fb      	strb	r3, [r7, #15]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	2180      	movs	r1, #128	; 0x80
 8001f22:	4816      	ldr	r0, [pc, #88]	; (8001f7c <ADS8688_SPI_WB+0x6c>)
 8001f24:	f003 fce6 	bl	80058f4 <HAL_GPIO_WritePin>
	for(uint8_t s=0;s<8;s++) 
 8001f28:	2300      	movs	r3, #0
 8001f2a:	73bb      	strb	r3, [r7, #14]
 8001f2c:	e01e      	b.n	8001f6c <ADS8688_SPI_WB+0x5c>
	{ 
		if(com_temp&0x80) 
 8001f2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	da05      	bge.n	8001f42 <ADS8688_SPI_WB+0x32>
		{
			ADS_8688_SDI_H; 
 8001f36:	2201      	movs	r2, #1
 8001f38:	2108      	movs	r1, #8
 8001f3a:	4810      	ldr	r0, [pc, #64]	; (8001f7c <ADS8688_SPI_WB+0x6c>)
 8001f3c:	f003 fcda 	bl	80058f4 <HAL_GPIO_WritePin>
 8001f40:	e004      	b.n	8001f4c <ADS8688_SPI_WB+0x3c>
		}
		else 
		{		 
			ADS_8688_SDI_L; 
 8001f42:	2200      	movs	r2, #0
 8001f44:	2108      	movs	r1, #8
 8001f46:	480d      	ldr	r0, [pc, #52]	; (8001f7c <ADS8688_SPI_WB+0x6c>)
 8001f48:	f003 fcd4 	bl	80058f4 <HAL_GPIO_WritePin>
		}
		ADS_8688_SCLK_H; 
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	2110      	movs	r1, #16
 8001f50:	480a      	ldr	r0, [pc, #40]	; (8001f7c <ADS8688_SPI_WB+0x6c>)
 8001f52:	f003 fccf 	bl	80058f4 <HAL_GPIO_WritePin>
		com_temp<<=1; 
 8001f56:	7bfb      	ldrb	r3, [r7, #15]
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	73fb      	strb	r3, [r7, #15]
		ADS_8688_SCLK_L; 
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2110      	movs	r1, #16
 8001f60:	4806      	ldr	r0, [pc, #24]	; (8001f7c <ADS8688_SPI_WB+0x6c>)
 8001f62:	f003 fcc7 	bl	80058f4 <HAL_GPIO_WritePin>
	for(uint8_t s=0;s<8;s++) 
 8001f66:	7bbb      	ldrb	r3, [r7, #14]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	73bb      	strb	r3, [r7, #14]
 8001f6c:	7bbb      	ldrb	r3, [r7, #14]
 8001f6e:	2b07      	cmp	r3, #7
 8001f70:	d9dd      	bls.n	8001f2e <ADS8688_SPI_WB+0x1e>
	} 
}
 8001f72:	bf00      	nop
 8001f74:	bf00      	nop
 8001f76:	3710      	adds	r7, #16
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	40020c00 	.word	0x40020c00

08001f80 <ADS8688_SPI_RB>:

uint8_t ADS8688_SPI_RB(void) 
{ 
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
	uint8_t Rdata=0; 
 8001f86:	2300      	movs	r3, #0
 8001f88:	71fb      	strb	r3, [r7, #7]
	ADS_8688_nCS_L; 
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2180      	movs	r1, #128	; 0x80
 8001f8e:	4817      	ldr	r0, [pc, #92]	; (8001fec <ADS8688_SPI_RB+0x6c>)
 8001f90:	f003 fcb0 	bl	80058f4 <HAL_GPIO_WritePin>
	for(uint8_t s=0;s<8;s++) 
 8001f94:	2300      	movs	r3, #0
 8001f96:	71bb      	strb	r3, [r7, #6]
 8001f98:	e01f      	b.n	8001fda <ADS8688_SPI_RB+0x5a>
	{ 
		Rdata<<=1; 
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	71fb      	strb	r3, [r7, #7]
		ADS_8688_SCLK_H; 
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	2110      	movs	r1, #16
 8001fa4:	4811      	ldr	r0, [pc, #68]	; (8001fec <ADS8688_SPI_RB+0x6c>)
 8001fa6:	f003 fca5 	bl	80058f4 <HAL_GPIO_WritePin>
		if(ADS_8688_SDO) 
 8001faa:	2140      	movs	r1, #64	; 0x40
 8001fac:	480f      	ldr	r0, [pc, #60]	; (8001fec <ADS8688_SPI_RB+0x6c>)
 8001fae:	f003 fc89 	bl	80058c4 <HAL_GPIO_ReadPin>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d004      	beq.n	8001fc2 <ADS8688_SPI_RB+0x42>
		{ 
			Rdata|=0x01; 
 8001fb8:	79fb      	ldrb	r3, [r7, #7]
 8001fba:	f043 0301 	orr.w	r3, r3, #1
 8001fbe:	71fb      	strb	r3, [r7, #7]
 8001fc0:	e003      	b.n	8001fca <ADS8688_SPI_RB+0x4a>
		}
		else 
		{ 
			Rdata&=0xFE; 
 8001fc2:	79fb      	ldrb	r3, [r7, #7]
 8001fc4:	f023 0301 	bic.w	r3, r3, #1
 8001fc8:	71fb      	strb	r3, [r7, #7]
		}
		ADS_8688_SCLK_L; 
 8001fca:	2200      	movs	r2, #0
 8001fcc:	2110      	movs	r1, #16
 8001fce:	4807      	ldr	r0, [pc, #28]	; (8001fec <ADS8688_SPI_RB+0x6c>)
 8001fd0:	f003 fc90 	bl	80058f4 <HAL_GPIO_WritePin>
	for(uint8_t s=0;s<8;s++) 
 8001fd4:	79bb      	ldrb	r3, [r7, #6]
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	71bb      	strb	r3, [r7, #6]
 8001fda:	79bb      	ldrb	r3, [r7, #6]
 8001fdc:	2b07      	cmp	r3, #7
 8001fde:	d9dc      	bls.n	8001f9a <ADS8688_SPI_RB+0x1a>
	}
	return Rdata; 
 8001fe0:	79fb      	ldrb	r3, [r7, #7]
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40020c00 	.word	0x40020c00

08001ff0 <ADS8688_WriteCommandReg>:

void ADS8688_WriteCommandReg(uint16_t command)//ADS8688 
{ 
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	80fb      	strh	r3, [r7, #6]
	ADS_8688_nCS_L; 
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	2180      	movs	r1, #128	; 0x80
 8001ffe:	480c      	ldr	r0, [pc, #48]	; (8002030 <ADS8688_WriteCommandReg+0x40>)
 8002000:	f003 fc78 	bl	80058f4 <HAL_GPIO_WritePin>
	ADS8688_SPI_WB(command>>8 & 0XFF); 
 8002004:	88fb      	ldrh	r3, [r7, #6]
 8002006:	0a1b      	lsrs	r3, r3, #8
 8002008:	b29b      	uxth	r3, r3
 800200a:	b2db      	uxtb	r3, r3
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff ff7f 	bl	8001f10 <ADS8688_SPI_WB>
	ADS8688_SPI_WB(command & 0XFF); 
 8002012:	88fb      	ldrh	r3, [r7, #6]
 8002014:	b2db      	uxtb	r3, r3
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff ff7a 	bl	8001f10 <ADS8688_SPI_WB>
	ADS_8688_nCS_H; 
 800201c:	2201      	movs	r2, #1
 800201e:	2180      	movs	r1, #128	; 0x80
 8002020:	4803      	ldr	r0, [pc, #12]	; (8002030 <ADS8688_WriteCommandReg+0x40>)
 8002022:	f003 fc67 	bl	80058f4 <HAL_GPIO_WritePin>
}
 8002026:	bf00      	nop
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40020c00 	.word	0x40020c00

08002034 <ADS8688_Write_Program_Register>:

void ADS8688_Write_Program_Register(uint8_t Addr,uint8_t data) 
{ 
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	460a      	mov	r2, r1
 800203e:	71fb      	strb	r3, [r7, #7]
 8002040:	4613      	mov	r3, r2
 8002042:	71bb      	strb	r3, [r7, #6]
	ADS_8688_nCS_L; 
 8002044:	2200      	movs	r2, #0
 8002046:	2180      	movs	r1, #128	; 0x80
 8002048:	480c      	ldr	r0, [pc, #48]	; (800207c <ADS8688_Write_Program_Register+0x48>)
 800204a:	f003 fc53 	bl	80058f4 <HAL_GPIO_WritePin>
	ADS8688_SPI_WB(Addr<<1| 0X01); 
 800204e:	79fb      	ldrb	r3, [r7, #7]
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	b25b      	sxtb	r3, r3
 8002054:	f043 0301 	orr.w	r3, r3, #1
 8002058:	b25b      	sxtb	r3, r3
 800205a:	b2db      	uxtb	r3, r3
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff ff57 	bl	8001f10 <ADS8688_SPI_WB>
	ADS8688_SPI_WB(data); 
 8002062:	79bb      	ldrb	r3, [r7, #6]
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff ff53 	bl	8001f10 <ADS8688_SPI_WB>
	ADS_8688_nCS_H; 
 800206a:	2201      	movs	r2, #1
 800206c:	2180      	movs	r1, #128	; 0x80
 800206e:	4803      	ldr	r0, [pc, #12]	; (800207c <ADS8688_Write_Program_Register+0x48>)
 8002070:	f003 fc40 	bl	80058f4 <HAL_GPIO_WritePin>
}
 8002074:	bf00      	nop
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	40020c00 	.word	0x40020c00

08002080 <ADS8688_READ_Program_Register>:

u8 ADS8688_READ_Program_Register(uint8_t Addr) 
{ 	
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	4603      	mov	r3, r0
 8002088:	71fb      	strb	r3, [r7, #7]
	u8 data = 0; 
 800208a:	2300      	movs	r3, #0
 800208c:	73fb      	strb	r3, [r7, #15]
	ADS_8688_nCS_L; 
 800208e:	2200      	movs	r2, #0
 8002090:	2180      	movs	r1, #128	; 0x80
 8002092:	480d      	ldr	r0, [pc, #52]	; (80020c8 <ADS8688_READ_Program_Register+0x48>)
 8002094:	f003 fc2e 	bl	80058f4 <HAL_GPIO_WritePin>
	ADS8688_SPI_WB(Addr<<1); 
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	b2db      	uxtb	r3, r3
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff ff36 	bl	8001f10 <ADS8688_SPI_WB>
	data = ADS8688_SPI_RB(); 
 80020a4:	f7ff ff6c 	bl	8001f80 <ADS8688_SPI_RB>
 80020a8:	4603      	mov	r3, r0
 80020aa:	73fb      	strb	r3, [r7, #15]
	data = ADS8688_SPI_RB(); 
 80020ac:	f7ff ff68 	bl	8001f80 <ADS8688_SPI_RB>
 80020b0:	4603      	mov	r3, r0
 80020b2:	73fb      	strb	r3, [r7, #15]
	ADS_8688_nCS_H; 
 80020b4:	2201      	movs	r2, #1
 80020b6:	2180      	movs	r1, #128	; 0x80
 80020b8:	4803      	ldr	r0, [pc, #12]	; (80020c8 <ADS8688_READ_Program_Register+0x48>)
 80020ba:	f003 fc1b 	bl	80058f4 <HAL_GPIO_WritePin>
	return data; 
 80020be:	7bfb      	ldrb	r3, [r7, #15]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3710      	adds	r7, #16
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40020c00 	.word	0x40020c00

080020cc <Enter_RESET_MODE>:

void Enter_RESET_MODE(void)// program registers
{ 
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
	ADS8688_WriteCommandReg(RST); 
 80020d0:	f44f 4005 	mov.w	r0, #34048	; 0x8500
 80020d4:	f7ff ff8c 	bl	8001ff0 <ADS8688_WriteCommandReg>
}
 80020d8:	bf00      	nop
 80020da:	bd80      	pop	{r7, pc}

080020dc <MAN_Ch_n_Mode>:
void AUTO_RST_Mode(void)//?? 
{ 
	ADS8688_WriteCommandReg(AUTO_RST); 
}
void MAN_Ch_n_Mode(uint16_t ch)//? 
{ 	
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	80fb      	strh	r3, [r7, #6]
	ADS8688_WriteCommandReg(ch); 
 80020e6:	88fb      	ldrh	r3, [r7, #6]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7ff ff81 	bl	8001ff0 <ADS8688_WriteCommandReg>
}
 80020ee:	bf00      	nop
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <Set_CH_Range_Select>:
void Set_CH_Range_Select(uint8_t ch,uint8_t range) // 
{ 
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b082      	sub	sp, #8
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	4603      	mov	r3, r0
 80020fe:	460a      	mov	r2, r1
 8002100:	71fb      	strb	r3, [r7, #7]
 8002102:	4613      	mov	r3, r2
 8002104:	71bb      	strb	r3, [r7, #6]
	ADS8688_Write_Program_Register(ch,range); 
 8002106:	79ba      	ldrb	r2, [r7, #6]
 8002108:	79fb      	ldrb	r3, [r7, #7]
 800210a:	4611      	mov	r1, r2
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff ff91 	bl	8002034 <ADS8688_Write_Program_Register>
}
 8002112:	bf00      	nop
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
	...

0800211c <Get_MAN_Ch_n_Mode_Data>:
		*(outputdata+i) = data; 
	} 
}

uint16_t Get_MAN_Ch_n_Mode_Data(void) 
{ 
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
	u8 datah=0,datal=0; 
 8002122:	2300      	movs	r3, #0
 8002124:	71fb      	strb	r3, [r7, #7]
 8002126:	2300      	movs	r3, #0
 8002128:	71bb      	strb	r3, [r7, #6]
	ADS_8688_nCS_L; 
 800212a:	2200      	movs	r2, #0
 800212c:	2180      	movs	r1, #128	; 0x80
 800212e:	4811      	ldr	r0, [pc, #68]	; (8002174 <Get_MAN_Ch_n_Mode_Data+0x58>)
 8002130:	f003 fbe0 	bl	80058f4 <HAL_GPIO_WritePin>
	ADS8688_SPI_WB(0X00); 
 8002134:	2000      	movs	r0, #0
 8002136:	f7ff feeb 	bl	8001f10 <ADS8688_SPI_WB>
	ADS8688_SPI_WB(0X00); 
 800213a:	2000      	movs	r0, #0
 800213c:	f7ff fee8 	bl	8001f10 <ADS8688_SPI_WB>
	datah = ADS8688_SPI_RB(); 
 8002140:	f7ff ff1e 	bl	8001f80 <ADS8688_SPI_RB>
 8002144:	4603      	mov	r3, r0
 8002146:	71fb      	strb	r3, [r7, #7]
	datal = ADS8688_SPI_RB(); 
 8002148:	f7ff ff1a 	bl	8001f80 <ADS8688_SPI_RB>
 800214c:	4603      	mov	r3, r0
 800214e:	71bb      	strb	r3, [r7, #6]
	ADS_8688_nCS_H; 
 8002150:	2201      	movs	r2, #1
 8002152:	2180      	movs	r1, #128	; 0x80
 8002154:	4807      	ldr	r0, [pc, #28]	; (8002174 <Get_MAN_Ch_n_Mode_Data+0x58>)
 8002156:	f003 fbcd 	bl	80058f4 <HAL_GPIO_WritePin>
	return (datah<<8 | datal); 
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	021b      	lsls	r3, r3, #8
 800215e:	b21a      	sxth	r2, r3
 8002160:	79bb      	ldrb	r3, [r7, #6]
 8002162:	b21b      	sxth	r3, r3
 8002164:	4313      	orrs	r3, r2
 8002166:	b21b      	sxth	r3, r3
 8002168:	b29b      	uxth	r3, r3
}
 800216a:	4618      	mov	r0, r3
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	40020c00 	.word	0x40020c00

08002178 <ADS8688_GPIO_Init>:
void ADS8688_GPIO_Init(void) 
{ 
 8002178:	b580      	push	{r7, lr}
 800217a:	b086      	sub	sp, #24
 800217c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_Initure; 
	__HAL_RCC_GPIOD_CLK_ENABLE();  
 800217e:	2300      	movs	r3, #0
 8002180:	603b      	str	r3, [r7, #0]
 8002182:	4b21      	ldr	r3, [pc, #132]	; (8002208 <ADS8688_GPIO_Init+0x90>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	4a20      	ldr	r2, [pc, #128]	; (8002208 <ADS8688_GPIO_Init+0x90>)
 8002188:	f043 0308 	orr.w	r3, r3, #8
 800218c:	6313      	str	r3, [r2, #48]	; 0x30
 800218e:	4b1e      	ldr	r3, [pc, #120]	; (8002208 <ADS8688_GPIO_Init+0x90>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	f003 0308 	and.w	r3, r3, #8
 8002196:	603b      	str	r3, [r7, #0]
 8002198:	683b      	ldr	r3, [r7, #0]
	GPIO_Initure.Pin=GPIO_PIN_7; 
 800219a:	2380      	movs	r3, #128	; 0x80
 800219c:	607b      	str	r3, [r7, #4]
	GPIO_Initure.Mode=GPIO_MODE_OUTPUT_PP; // 
 800219e:	2301      	movs	r3, #1
 80021a0:	60bb      	str	r3, [r7, #8]
	GPIO_Initure.Pull=GPIO_NOPULL; 
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
	GPIO_Initure.Speed=GPIO_SPEED_HIGH; //?
 80021a6:	2303      	movs	r3, #3
 80021a8:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOD,&GPIO_Initure); 
 80021aa:	1d3b      	adds	r3, r7, #4
 80021ac:	4619      	mov	r1, r3
 80021ae:	4817      	ldr	r0, [pc, #92]	; (800220c <ADS8688_GPIO_Init+0x94>)
 80021b0:	f003 f9ec 	bl	800558c <HAL_GPIO_Init>
	GPIO_Initure.Pin=GPIO_PIN_2; 
 80021b4:	2304      	movs	r3, #4
 80021b6:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIOD,&GPIO_Initure); 
 80021b8:	1d3b      	adds	r3, r7, #4
 80021ba:	4619      	mov	r1, r3
 80021bc:	4813      	ldr	r0, [pc, #76]	; (800220c <ADS8688_GPIO_Init+0x94>)
 80021be:	f003 f9e5 	bl	800558c <HAL_GPIO_Init>
	GPIO_Initure.Pin=GPIO_PIN_3; 
 80021c2:	2308      	movs	r3, #8
 80021c4:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIOD,&GPIO_Initure); 
 80021c6:	1d3b      	adds	r3, r7, #4
 80021c8:	4619      	mov	r1, r3
 80021ca:	4810      	ldr	r0, [pc, #64]	; (800220c <ADS8688_GPIO_Init+0x94>)
 80021cc:	f003 f9de 	bl	800558c <HAL_GPIO_Init>
	GPIO_Initure.Pin=GPIO_PIN_4; 
 80021d0:	2310      	movs	r3, #16
 80021d2:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIOD,&GPIO_Initure); 
 80021d4:	1d3b      	adds	r3, r7, #4
 80021d6:	4619      	mov	r1, r3
 80021d8:	480c      	ldr	r0, [pc, #48]	; (800220c <ADS8688_GPIO_Init+0x94>)
 80021da:	f003 f9d7 	bl	800558c <HAL_GPIO_Init>
	GPIO_Initure.Pin=GPIO_PIN_5; 
 80021de:	2320      	movs	r3, #32
 80021e0:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIOD,&GPIO_Initure);
 80021e2:	1d3b      	adds	r3, r7, #4
 80021e4:	4619      	mov	r1, r3
 80021e6:	4809      	ldr	r0, [pc, #36]	; (800220c <ADS8688_GPIO_Init+0x94>)
 80021e8:	f003 f9d0 	bl	800558c <HAL_GPIO_Init>
	GPIO_Initure.Pin=GPIO_PIN_6; 
 80021ec:	2340      	movs	r3, #64	; 0x40
 80021ee:	607b      	str	r3, [r7, #4]
	GPIO_Initure.Mode=GPIO_MODE_INPUT; //? 
 80021f0:	2300      	movs	r3, #0
 80021f2:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(GPIOD,&GPIO_Initure); 
 80021f4:	1d3b      	adds	r3, r7, #4
 80021f6:	4619      	mov	r1, r3
 80021f8:	4804      	ldr	r0, [pc, #16]	; (800220c <ADS8688_GPIO_Init+0x94>)
 80021fa:	f003 f9c7 	bl	800558c <HAL_GPIO_Init>
}
 80021fe:	bf00      	nop
 8002200:	3718      	adds	r7, #24
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40023800 	.word	0x40023800
 800220c:	40020c00 	.word	0x40020c00

08002210 <ADS8688_Init_Single>:
//110V
void ADS8688_Init_Single() 
{ 
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
	ADS8688_GPIO_Init(); 
 8002214:	f7ff ffb0 	bl	8002178 <ADS8688_GPIO_Init>
	ADS_8688_RST_PD_L; 
 8002218:	2200      	movs	r2, #0
 800221a:	2104      	movs	r1, #4
 800221c:	4818      	ldr	r0, [pc, #96]	; (8002280 <ADS8688_Init_Single+0x70>)
 800221e:	f003 fb69 	bl	80058f4 <HAL_GPIO_WritePin>
	delay_us(2); 
 8002222:	2002      	movs	r0, #2
 8002224:	f006 ffae 	bl	8009184 <delay_us>
	ADS_8688_RST_PD_H; 
 8002228:	2201      	movs	r2, #1
 800222a:	2104      	movs	r1, #4
 800222c:	4814      	ldr	r0, [pc, #80]	; (8002280 <ADS8688_Init_Single+0x70>)
 800222e:	f003 fb61 	bl	80058f4 <HAL_GPIO_WritePin>
	ADS_8688_DAISY_IN_L; 
 8002232:	2200      	movs	r2, #0
 8002234:	2120      	movs	r1, #32
 8002236:	4812      	ldr	r0, [pc, #72]	; (8002280 <ADS8688_Init_Single+0x70>)
 8002238:	f003 fb5c 	bl	80058f4 <HAL_GPIO_WritePin>
	Enter_RESET_MODE(); 
 800223c:	f7ff ff46 	bl	80020cc <Enter_RESET_MODE>
	ADS8688_Write_Program_Register(0X01,0XFF); 
 8002240:	21ff      	movs	r1, #255	; 0xff
 8002242:	2001      	movs	r0, #1
 8002244:	f7ff fef6 	bl	8002034 <ADS8688_Write_Program_Register>
	ADS8688_READ_Program_Register(0X01); 
 8002248:	2001      	movs	r0, #1
 800224a:	f7ff ff19 	bl	8002080 <ADS8688_READ_Program_Register>
	delay_us(2); 
 800224e:	2002      	movs	r0, #2
 8002250:	f006 ff98 	bl	8009184 <delay_us>
	ADS8688_Write_Program_Register(0x02,0x00);// 
 8002254:	2100      	movs	r1, #0
 8002256:	2002      	movs	r0, #2
 8002258:	f7ff feec 	bl	8002034 <ADS8688_Write_Program_Register>
	ADS8688_Write_Program_Register(0x01,0xff);// 
 800225c:	21ff      	movs	r1, #255	; 0xff
 800225e:	2001      	movs	r0, #1
 8002260:	f7ff fee8 	bl	8002034 <ADS8688_Write_Program_Register>
	Set_CH_Range_Select(CH1,0x00);//1?+-2.5*Vref // //0x00 -> +-2.5*ref // //0x01 -> +-1.25*ref // //0x02 -> +-0.625*ref // //0x03 -> +2.5*ref // //0x04 -> +1.25*ref 
 8002264:	2100      	movs	r1, #0
 8002266:	2005      	movs	r0, #5
 8002268:	f7ff ff45 	bl	80020f6 <Set_CH_Range_Select>
	MAN_Ch_n_Mode(MAN_Ch_1); 
 800226c:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8002270:	f7ff ff34 	bl	80020dc <MAN_Ch_n_Mode>
	HAL_Delay(300); 
 8002274:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002278:	f002 ffa4 	bl	80051c4 <HAL_Delay>
}
 800227c:	bf00      	nop
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40020c00 	.word	0x40020c00

08002284 <get_ADS_ch1>:
u16 get_ADS_ch1(void) 
{ 
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
	return Get_MAN_Ch_n_Mode_Data();//1, MAN_Ch_n_Mode() 
 8002288:	f7ff ff48 	bl	800211c <Get_MAN_Ch_n_Mode_Data>
 800228c:	4603      	mov	r3, r0
}
 800228e:	4618      	mov	r0, r3
 8002290:	bd80      	pop	{r7, pc}

08002292 <arm_scale_f32>:
void arm_scale_f32(
  float32_t * pSrc,
  float32_t scale,
  float32_t * pDst,
  uint32_t blockSize)
{
 8002292:	b480      	push	{r7}
 8002294:	b08b      	sub	sp, #44	; 0x2c
 8002296:	af00      	add	r7, sp, #0
 8002298:	60f8      	str	r0, [r7, #12]
 800229a:	ed87 0a02 	vstr	s0, [r7, #8]
 800229e:	6079      	str	r1, [r7, #4]
 80022a0:	603a      	str	r2, [r7, #0]

/* Run the below code for Cortex-M4 and Cortex-M3 */
  float32_t in1, in2, in3, in4;                  /* temporary variabels */

  /*loop Unrolling */
  blkCnt = blockSize >> 2U;
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	089b      	lsrs	r3, r3, #2
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
   ** a second loop below computes the remaining 1 to 3 samples. */
  while (blkCnt > 0U)
 80022a8:	e043      	b.n	8002332 <arm_scale_f32+0xa0>
  {
    /* C = A * scale */
    /* Scale the input and then store the results in the destination buffer. */
    /* read input samples from source */
    in1 = *pSrc;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	623b      	str	r3, [r7, #32]
    in2 = *(pSrc + 1);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	61fb      	str	r3, [r7, #28]

    /* multiply with scaling factor */
    in1 = in1 * scale;
 80022b6:	ed97 7a08 	vldr	s14, [r7, #32]
 80022ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80022be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022c2:	edc7 7a08 	vstr	s15, [r7, #32]

    /* read input sample from source */
    in3 = *(pSrc + 2);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	61bb      	str	r3, [r7, #24]

    /* multiply with scaling factor */
    in2 = in2 * scale;
 80022cc:	ed97 7a07 	vldr	s14, [r7, #28]
 80022d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80022d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022d8:	edc7 7a07 	vstr	s15, [r7, #28]

    /* read input sample from source */
    in4 = *(pSrc + 3);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	617b      	str	r3, [r7, #20]

    /* multiply with scaling factor */
    in3 = in3 * scale;
 80022e2:	ed97 7a06 	vldr	s14, [r7, #24]
 80022e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80022ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022ee:	edc7 7a06 	vstr	s15, [r7, #24]
    in4 = in4 * scale;
 80022f2:	ed97 7a05 	vldr	s14, [r7, #20]
 80022f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80022fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022fe:	edc7 7a05 	vstr	s15, [r7, #20]
    /* store the result to destination */
    *pDst = in1;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a3a      	ldr	r2, [r7, #32]
 8002306:	601a      	str	r2, [r3, #0]
    *(pDst + 1) = in2;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	3304      	adds	r3, #4
 800230c:	69fa      	ldr	r2, [r7, #28]
 800230e:	601a      	str	r2, [r3, #0]
    *(pDst + 2) = in3;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	3308      	adds	r3, #8
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	601a      	str	r2, [r3, #0]
    *(pDst + 3) = in4;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	330c      	adds	r3, #12
 800231c:	697a      	ldr	r2, [r7, #20]
 800231e:	601a      	str	r2, [r3, #0]

    /* update pointers to process next samples */
    pSrc += 4U;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	3310      	adds	r3, #16
 8002324:	60fb      	str	r3, [r7, #12]
    pDst += 4U;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	3310      	adds	r3, #16
 800232a:	607b      	str	r3, [r7, #4]

    /* Decrement the loop counter */
    blkCnt--;
 800232c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232e:	3b01      	subs	r3, #1
 8002330:	627b      	str	r3, [r7, #36]	; 0x24
  while (blkCnt > 0U)
 8002332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002334:	2b00      	cmp	r3, #0
 8002336:	d1b8      	bne.n	80022aa <arm_scale_f32+0x18>
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4U;
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	f003 0303 	and.w	r3, r3, #3
 800233e:	627b      	str	r3, [r7, #36]	; 0x24
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_DSP) */

  while (blkCnt > 0U)
 8002340:	e010      	b.n	8002364 <arm_scale_f32+0xd2>
  {
    /* C = A * scale */
    /* Scale the input and then store the result in the destination buffer. */
    *pDst++ = (*pSrc++) * scale;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	1d1a      	adds	r2, r3, #4
 8002346:	60fa      	str	r2, [r7, #12]
 8002348:	ed93 7a00 	vldr	s14, [r3]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	1d1a      	adds	r2, r3, #4
 8002350:	607a      	str	r2, [r7, #4]
 8002352:	edd7 7a02 	vldr	s15, [r7, #8]
 8002356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800235a:	edc3 7a00 	vstr	s15, [r3]

    /* Decrement the loop counter */
    blkCnt--;
 800235e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002360:	3b01      	subs	r3, #1
 8002362:	627b      	str	r3, [r7, #36]	; 0x24
  while (blkCnt > 0U)
 8002364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1eb      	bne.n	8002342 <arm_scale_f32+0xb0>
  }
}
 800236a:	bf00      	nop
 800236c:	bf00      	nop
 800236e:	372c      	adds	r7, #44	; 0x2c
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <arm_cmplx_mag_f32>:

void arm_cmplx_mag_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t numSamples)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b092      	sub	sp, #72	; 0x48
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  uint32_t blkCnt;                               /* loop counter */

  /*loop Unrolling */
  blkCnt = numSamples >> 2U;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	089b      	lsrs	r3, r3, #2
 8002388:	647b      	str	r3, [r7, #68]	; 0x44

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
   ** a second loop below computes the remaining 1 to 3 samples. */
  while (blkCnt > 0U)
 800238a:	e0c2      	b.n	8002512 <arm_cmplx_mag_f32+0x19a>
  {

    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	1d1a      	adds	r2, r3, #4
 8002390:	60fa      	str	r2, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	643b      	str	r3, [r7, #64]	; 0x40
    imagIn = *pSrc++;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	1d1a      	adds	r2, r3, #4
 800239a:	60fa      	str	r2, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	63fb      	str	r3, [r7, #60]	; 0x3c
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 80023a0:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80023a4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80023a8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80023ac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80023b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	1d1a      	adds	r2, r3, #4
 80023b8:	60ba      	str	r2, [r7, #8]
 80023ba:	edc7 7a08 	vstr	s15, [r7, #32]
 80023be:	61fb      	str	r3, [r7, #28]
   */
  CMSIS_INLINE __STATIC_INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 80023c0:	edd7 7a08 	vldr	s15, [r7, #32]
 80023c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023cc:	db09      	blt.n	80023e2 <arm_cmplx_mag_f32+0x6a>
#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
 80023ce:	ed97 0a08 	vldr	s0, [r7, #32]
 80023d2:	f007 fc65 	bl	8009ca0 <sqrtf>
 80023d6:	eef0 7a40 	vmov.f32	s15, s0
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	edc3 7a00 	vstr	s15, [r3]
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 80023e0:	e004      	b.n	80023ec <arm_cmplx_mag_f32+0x74>
    }
    else
    {
      *pOut = 0.0f;
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	f04f 0200 	mov.w	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 80023ea:	bf00      	nop

    realIn = *pSrc++;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	1d1a      	adds	r2, r3, #4
 80023f0:	60fa      	str	r2, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	643b      	str	r3, [r7, #64]	; 0x40
    imagIn = *pSrc++;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	1d1a      	adds	r2, r3, #4
 80023fa:	60fa      	str	r2, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	63fb      	str	r3, [r7, #60]	; 0x3c
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8002400:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002404:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002408:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800240c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002410:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	1d1a      	adds	r2, r3, #4
 8002418:	60ba      	str	r2, [r7, #8]
 800241a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 800241e:	627b      	str	r3, [r7, #36]	; 0x24
    if (in >= 0.0f)
 8002420:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002424:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800242c:	db09      	blt.n	8002442 <arm_cmplx_mag_f32+0xca>
      *pOut = __builtin_sqrtf(in);
 800242e:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8002432:	f007 fc35 	bl	8009ca0 <sqrtf>
 8002436:	eef0 7a40 	vmov.f32	s15, s0
 800243a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243c:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 8002440:	e004      	b.n	800244c <arm_cmplx_mag_f32+0xd4>
      *pOut = 0.0f;
 8002442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002444:	f04f 0200 	mov.w	r2, #0
 8002448:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 800244a:	bf00      	nop

    realIn = *pSrc++;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	1d1a      	adds	r2, r3, #4
 8002450:	60fa      	str	r2, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	643b      	str	r3, [r7, #64]	; 0x40
    imagIn = *pSrc++;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	1d1a      	adds	r2, r3, #4
 800245a:	60fa      	str	r2, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	63fb      	str	r3, [r7, #60]	; 0x3c
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8002460:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002464:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002468:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800246c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002470:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	1d1a      	adds	r2, r3, #4
 8002478:	60ba      	str	r2, [r7, #8]
 800247a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
 800247e:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (in >= 0.0f)
 8002480:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002484:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800248c:	db09      	blt.n	80024a2 <arm_cmplx_mag_f32+0x12a>
      *pOut = __builtin_sqrtf(in);
 800248e:	ed97 0a0c 	vldr	s0, [r7, #48]	; 0x30
 8002492:	f007 fc05 	bl	8009ca0 <sqrtf>
 8002496:	eef0 7a40 	vmov.f32	s15, s0
 800249a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800249c:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 80024a0:	e004      	b.n	80024ac <arm_cmplx_mag_f32+0x134>
      *pOut = 0.0f;
 80024a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024a4:	f04f 0200 	mov.w	r2, #0
 80024a8:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 80024aa:	bf00      	nop

    realIn = *pSrc++;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	1d1a      	adds	r2, r3, #4
 80024b0:	60fa      	str	r2, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	643b      	str	r3, [r7, #64]	; 0x40
    imagIn = *pSrc++;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	1d1a      	adds	r2, r3, #4
 80024ba:	60fa      	str	r2, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	63fb      	str	r3, [r7, #60]	; 0x3c
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 80024c0:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80024c4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80024c8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80024cc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80024d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	1d1a      	adds	r2, r3, #4
 80024d8:	60ba      	str	r2, [r7, #8]
 80024da:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
 80024de:	637b      	str	r3, [r7, #52]	; 0x34
    if (in >= 0.0f)
 80024e0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80024e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ec:	db09      	blt.n	8002502 <arm_cmplx_mag_f32+0x18a>
      *pOut = __builtin_sqrtf(in);
 80024ee:	ed97 0a0e 	vldr	s0, [r7, #56]	; 0x38
 80024f2:	f007 fbd5 	bl	8009ca0 <sqrtf>
 80024f6:	eef0 7a40 	vmov.f32	s15, s0
 80024fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024fc:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 8002500:	e004      	b.n	800250c <arm_cmplx_mag_f32+0x194>
      *pOut = 0.0f;
 8002502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002504:	f04f 0200 	mov.w	r2, #0
 8002508:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 800250a:	bf00      	nop


    /* Decrement the loop counter */
    blkCnt--;
 800250c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800250e:	3b01      	subs	r3, #1
 8002510:	647b      	str	r3, [r7, #68]	; 0x44
  while (blkCnt > 0U)
 8002512:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002514:	2b00      	cmp	r3, #0
 8002516:	f47f af39 	bne.w	800238c <arm_cmplx_mag_f32+0x14>
  }

  /* If the numSamples is not a multiple of 4, compute any remaining output samples here.
   ** No loop unrolling is used. */
  blkCnt = numSamples % 0x4U;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f003 0303 	and.w	r3, r3, #3
 8002520:	647b      	str	r3, [r7, #68]	; 0x44

  while (blkCnt > 0U)
 8002522:	e032      	b.n	800258a <arm_cmplx_mag_f32+0x212>
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	1d1a      	adds	r2, r3, #4
 8002528:	60fa      	str	r2, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	643b      	str	r3, [r7, #64]	; 0x40
    imagIn = *pSrc++;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	1d1a      	adds	r2, r3, #4
 8002532:	60fa      	str	r2, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	63fb      	str	r3, [r7, #60]	; 0x3c
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8002538:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800253c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002540:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002544:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002548:	ee77 7a27 	vadd.f32	s15, s14, s15
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	1d1a      	adds	r2, r3, #4
 8002550:	60ba      	str	r2, [r7, #8]
 8002552:	edc7 7a06 	vstr	s15, [r7, #24]
 8002556:	617b      	str	r3, [r7, #20]
    if (in >= 0.0f)
 8002558:	edd7 7a06 	vldr	s15, [r7, #24]
 800255c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002564:	db09      	blt.n	800257a <arm_cmplx_mag_f32+0x202>
      *pOut = __builtin_sqrtf(in);
 8002566:	ed97 0a06 	vldr	s0, [r7, #24]
 800256a:	f007 fb99 	bl	8009ca0 <sqrtf>
 800256e:	eef0 7a40 	vmov.f32	s15, s0
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 8002578:	e004      	b.n	8002584 <arm_cmplx_mag_f32+0x20c>
      *pOut = 0.0f;
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	f04f 0200 	mov.w	r2, #0
 8002580:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8002582:	bf00      	nop

    /* Decrement the loop counter */
    blkCnt--;
 8002584:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002586:	3b01      	subs	r3, #1
 8002588:	647b      	str	r3, [r7, #68]	; 0x44
  while (blkCnt > 0U)
 800258a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1c9      	bne.n	8002524 <arm_cmplx_mag_f32+0x1ac>
    numSamples--;
  }

#endif /* #if defined (ARM_MATH_DSP) */

}
 8002590:	bf00      	nop
 8002592:	bf00      	nop
 8002594:	3748      	adds	r7, #72	; 0x48
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <arm_biquad_cascade_df1_f32>:
void arm_biquad_cascade_df1_f32(
  const arm_biquad_casd_df1_inst_f32 * S,
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize)
{
 800259a:	b480      	push	{r7}
 800259c:	b097      	sub	sp, #92	; 0x5c
 800259e:	af00      	add	r7, sp, #0
 80025a0:	60f8      	str	r0, [r7, #12]
 80025a2:	60b9      	str	r1, [r7, #8]
 80025a4:	607a      	str	r2, [r7, #4]
 80025a6:	603b      	str	r3, [r7, #0]
  float32_t *pIn = pSrc;                         /*  source pointer            */
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	657b      	str	r3, [r7, #84]	; 0x54
  float32_t *pOut = pDst;                        /*  destination pointer       */
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	653b      	str	r3, [r7, #80]	; 0x50
  float32_t *pState = S->pState;                 /*  pState pointer            */
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  float32_t *pCoeffs = S->pCoeffs;               /*  coefficient pointer       */
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	64bb      	str	r3, [r7, #72]	; 0x48
  float32_t acc;                                 /*  Simulates the accumulator */
  float32_t b0, b1, b2, a1, a2;                  /*  Filter coefficients       */
  float32_t Xn1, Xn2, Yn1, Yn2;                  /*  Filter pState variables   */
  float32_t Xn;                                  /*  temporary input           */
  uint32_t sample, stage = S->numStages;         /*  loop counters             */
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	633b      	str	r3, [r7, #48]	; 0x30
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  do
  {
    /* Reading the coefficients */
    b0 = *pCoeffs++;
 80025c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025c4:	1d1a      	adds	r2, r3, #4
 80025c6:	64ba      	str	r2, [r7, #72]	; 0x48
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    b1 = *pCoeffs++;
 80025cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025ce:	1d1a      	adds	r2, r3, #4
 80025d0:	64ba      	str	r2, [r7, #72]	; 0x48
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	62bb      	str	r3, [r7, #40]	; 0x28
    b2 = *pCoeffs++;
 80025d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025d8:	1d1a      	adds	r2, r3, #4
 80025da:	64ba      	str	r2, [r7, #72]	; 0x48
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	627b      	str	r3, [r7, #36]	; 0x24
    a1 = *pCoeffs++;
 80025e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025e2:	1d1a      	adds	r2, r3, #4
 80025e4:	64ba      	str	r2, [r7, #72]	; 0x48
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	623b      	str	r3, [r7, #32]
    a2 = *pCoeffs++;
 80025ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025ec:	1d1a      	adds	r2, r3, #4
 80025ee:	64ba      	str	r2, [r7, #72]	; 0x48
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	61fb      	str	r3, [r7, #28]

    /* Reading the pState values */
    Xn1 = pState[0];
 80025f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	647b      	str	r3, [r7, #68]	; 0x44
    Xn2 = pState[1];
 80025fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	643b      	str	r3, [r7, #64]	; 0x40
    Yn1 = pState[2];
 8002600:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	63fb      	str	r3, [r7, #60]	; 0x3c
    Yn2 = pState[3];
 8002606:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	63bb      	str	r3, [r7, #56]	; 0x38
     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1]   + a2 * y[n-2]
     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1]   + a2 * y[n-2]
     *    acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1]   + a2 * y[n-2]
     */

    sample = blockSize >> 2U;
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	089b      	lsrs	r3, r3, #2
 8002610:	637b      	str	r3, [r7, #52]	; 0x34

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
     ** a second loop below computes the remaining 1 to 3 samples. */
    while (sample > 0U)
 8002612:	e0ce      	b.n	80027b2 <arm_biquad_cascade_df1_f32+0x218>
    {
      /* Read the first input */
      Xn = *pIn++;
 8002614:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002616:	1d1a      	adds	r2, r3, #4
 8002618:	657a      	str	r2, [r7, #84]	; 0x54
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	61bb      	str	r3, [r7, #24]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      Yn2 = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn1) + (a2 * Yn2);
 800261e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002622:	edd7 7a06 	vldr	s15, [r7, #24]
 8002626:	ee27 7a27 	vmul.f32	s14, s14, s15
 800262a:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800262e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002632:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002636:	ee37 7a27 	vadd.f32	s14, s14, s15
 800263a:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800263e:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002642:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002646:	ee37 7a27 	vadd.f32	s14, s14, s15
 800264a:	edd7 6a08 	vldr	s13, [r7, #32]
 800264e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002652:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002656:	ee37 7a27 	vadd.f32	s14, s14, s15
 800265a:	edd7 6a07 	vldr	s13, [r7, #28]
 800265e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002662:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002666:	ee77 7a27 	vadd.f32	s15, s14, s15
 800266a:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = Yn2;
 800266e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002670:	1d1a      	adds	r2, r3, #4
 8002672:	653a      	str	r2, [r7, #80]	; 0x50
 8002674:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002676:	601a      	str	r2, [r3, #0]
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */

      /* Read the second input */
      Xn2 = *pIn++;
 8002678:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800267a:	1d1a      	adds	r2, r3, #4
 800267c:	657a      	str	r2, [r7, #84]	; 0x54
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	643b      	str	r3, [r7, #64]	; 0x40

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      Yn1 = (b0 * Xn2) + (b1 * Xn) + (b2 * Xn1) + (a1 * Yn2) + (a2 * Yn1);
 8002682:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002686:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800268a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800268e:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8002692:	edd7 7a06 	vldr	s15, [r7, #24]
 8002696:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800269a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800269e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80026a2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80026a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026ae:	edd7 6a08 	vldr	s13, [r7, #32]
 80026b2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80026b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026be:	edd7 6a07 	vldr	s13, [r7, #28]
 80026c2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80026c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026ce:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = Yn1;
 80026d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026d4:	1d1a      	adds	r2, r3, #4
 80026d6:	653a      	str	r2, [r7, #80]	; 0x50
 80026d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80026da:	601a      	str	r2, [r3, #0]
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */

      /* Read the third input */
      Xn1 = *pIn++;
 80026dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026de:	1d1a      	adds	r2, r3, #4
 80026e0:	657a      	str	r2, [r7, #84]	; 0x54
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	647b      	str	r3, [r7, #68]	; 0x44

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      Yn2 = (b0 * Xn1) + (b1 * Xn2) + (b2 * Xn) + (a1 * Yn1) + (a2 * Yn2);
 80026e6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80026ea:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80026ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026f2:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80026f6:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80026fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002702:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002706:	edd7 7a06 	vldr	s15, [r7, #24]
 800270a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800270e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002712:	edd7 6a08 	vldr	s13, [r7, #32]
 8002716:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800271a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800271e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002722:	edd7 6a07 	vldr	s13, [r7, #28]
 8002726:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800272a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800272e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002732:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = Yn2;
 8002736:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002738:	1d1a      	adds	r2, r3, #4
 800273a:	653a      	str	r2, [r7, #80]	; 0x50
 800273c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800273e:	601a      	str	r2, [r3, #0]
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */

      /* Read the forth input */
      Xn = *pIn++;
 8002740:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002742:	1d1a      	adds	r2, r3, #4
 8002744:	657a      	str	r2, [r7, #84]	; 0x54
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	61bb      	str	r3, [r7, #24]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      Yn1 = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn2) + (a2 * Yn1);
 800274a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800274e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002752:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002756:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800275a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800275e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002762:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002766:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800276a:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800276e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002772:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002776:	edd7 6a08 	vldr	s13, [r7, #32]
 800277a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800277e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002782:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002786:	edd7 6a07 	vldr	s13, [r7, #28]
 800278a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800278e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002792:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002796:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = Yn1;
 800279a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800279c:	1d1a      	adds	r2, r3, #4
 800279e:	653a      	str	r2, [r7, #80]	; 0x50
 80027a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80027a2:	601a      	str	r2, [r3, #0]
      /* The states should be updated as:  */
      /* Xn2 = Xn1    */
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */
      Xn2 = Xn1;
 80027a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80027a6:	643b      	str	r3, [r7, #64]	; 0x40
      Xn1 = Xn;
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	647b      	str	r3, [r7, #68]	; 0x44

      /* decrement the loop counter */
      sample--;
 80027ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027ae:	3b01      	subs	r3, #1
 80027b0:	637b      	str	r3, [r7, #52]	; 0x34
    while (sample > 0U)
 80027b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f47f af2d 	bne.w	8002614 <arm_biquad_cascade_df1_f32+0x7a>

    }

    /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
     ** No loop unrolling is used. */
    sample = blockSize & 0x3U;
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	f003 0303 	and.w	r3, r3, #3
 80027c0:	637b      	str	r3, [r7, #52]	; 0x34

    while (sample > 0U)
 80027c2:	e03c      	b.n	800283e <arm_biquad_cascade_df1_f32+0x2a4>
    {
      /* Read the input */
      Xn = *pIn++;
 80027c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027c6:	1d1a      	adds	r2, r3, #4
 80027c8:	657a      	str	r2, [r7, #84]	; 0x54
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	61bb      	str	r3, [r7, #24]

      /* acc =  b0 * x[n] + b1 * x[n-1] + b2 * x[n-2] + a1 * y[n-1] + a2 * y[n-2] */
      acc = (b0 * Xn) + (b1 * Xn1) + (b2 * Xn2) + (a1 * Yn1) + (a2 * Yn2);
 80027ce:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80027d2:	edd7 7a06 	vldr	s15, [r7, #24]
 80027d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027da:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80027de:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80027e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027ea:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80027ee:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80027f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027fa:	edd7 6a08 	vldr	s13, [r7, #32]
 80027fe:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002802:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002806:	ee37 7a27 	vadd.f32	s14, s14, s15
 800280a:	edd7 6a07 	vldr	s13, [r7, #28]
 800280e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002812:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002816:	ee77 7a27 	vadd.f32	s15, s14, s15
 800281a:	edc7 7a05 	vstr	s15, [r7, #20]

      /* Store the result in the accumulator in the destination buffer. */
      *pOut++ = acc;
 800281e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002820:	1d1a      	adds	r2, r3, #4
 8002822:	653a      	str	r2, [r7, #80]	; 0x50
 8002824:	697a      	ldr	r2, [r7, #20]
 8002826:	601a      	str	r2, [r3, #0]
      /* The states should be updated as:    */
      /* Xn2 = Xn1    */
      /* Xn1 = Xn     */
      /* Yn2 = Yn1    */
      /* Yn1 = acc   */
      Xn2 = Xn1;
 8002828:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800282a:	643b      	str	r3, [r7, #64]	; 0x40
      Xn1 = Xn;
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	647b      	str	r3, [r7, #68]	; 0x44
      Yn2 = Yn1;
 8002830:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002832:	63bb      	str	r3, [r7, #56]	; 0x38
      Yn1 = acc;
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	63fb      	str	r3, [r7, #60]	; 0x3c

      /* decrement the loop counter */
      sample--;
 8002838:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800283a:	3b01      	subs	r3, #1
 800283c:	637b      	str	r3, [r7, #52]	; 0x34
    while (sample > 0U)
 800283e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002840:	2b00      	cmp	r3, #0
 8002842:	d1bf      	bne.n	80027c4 <arm_biquad_cascade_df1_f32+0x22a>

    }

    /*  Store the updated state variables back into the pState array */
    *pState++ = Xn1;
 8002844:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002846:	1d1a      	adds	r2, r3, #4
 8002848:	64fa      	str	r2, [r7, #76]	; 0x4c
 800284a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800284c:	601a      	str	r2, [r3, #0]
    *pState++ = Xn2;
 800284e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002850:	1d1a      	adds	r2, r3, #4
 8002852:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002854:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002856:	601a      	str	r2, [r3, #0]
    *pState++ = Yn1;
 8002858:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800285a:	1d1a      	adds	r2, r3, #4
 800285c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800285e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002860:	601a      	str	r2, [r3, #0]
    *pState++ = Yn2;
 8002862:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002864:	1d1a      	adds	r2, r3, #4
 8002866:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002868:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800286a:	601a      	str	r2, [r3, #0]

    /*  The first stage goes from the input buffer to the output buffer. */
    /*  Subsequent numStages  occur in-place in the output buffer */
    pIn = pDst;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	657b      	str	r3, [r7, #84]	; 0x54

    /* Reset the output pointer */
    pOut = pDst;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	653b      	str	r3, [r7, #80]	; 0x50

    /* decrement the loop counter */
    stage--;
 8002874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002876:	3b01      	subs	r3, #1
 8002878:	633b      	str	r3, [r7, #48]	; 0x30

  } while (stage > 0U);
 800287a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800287c:	2b00      	cmp	r3, #0
 800287e:	f47f aea0 	bne.w	80025c2 <arm_biquad_cascade_df1_f32+0x28>

  } while (stage > 0U);

#endif /* #if defined (ARM_MATH_DSP) */

}
 8002882:	bf00      	nop
 8002884:	bf00      	nop
 8002886:	375c      	adds	r7, #92	; 0x5c
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <arm_biquad_cascade_df1_init_f32>:
void arm_biquad_cascade_df1_init_f32(
  arm_biquad_casd_df1_inst_f32 * S,
  uint8_t numStages,
  float32_t * pCoeffs,
  float32_t * pState)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	607a      	str	r2, [r7, #4]
 800289a:	603b      	str	r3, [r7, #0]
 800289c:	460b      	mov	r3, r1
 800289e:	72fb      	strb	r3, [r7, #11]
  /* Assign filter stages */
  S->numStages = numStages;
 80028a0:	7afa      	ldrb	r2, [r7, #11]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	601a      	str	r2, [r3, #0]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	609a      	str	r2, [r3, #8]

  /* Clear state buffer and size is always 4 * numStages */
  memset(pState, 0, (4U * (uint32_t) numStages) * sizeof(float32_t));
 80028ac:	7afb      	ldrb	r3, [r7, #11]
 80028ae:	011b      	lsls	r3, r3, #4
 80028b0:	461a      	mov	r2, r3
 80028b2:	2100      	movs	r1, #0
 80028b4:	6838      	ldr	r0, [r7, #0]
 80028b6:	f006 fccf 	bl	8009258 <memset>

  /* Assign state pointer */
  S->pState = pState;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	683a      	ldr	r2, [r7, #0]
 80028be:	605a      	str	r2, [r3, #4]
}
 80028c0:	bf00      	nop
 80028c2:	3710      	adds	r7, #16
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <arm_mean_f32>:

void arm_mean_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b08b      	sub	sp, #44	; 0x2c
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	60b9      	str	r1, [r7, #8]
 80028d2:	607a      	str	r2, [r7, #4]
  float32_t sum = 0.0f;                          /* Temporary result storage */
 80028d4:	f04f 0300 	mov.w	r3, #0
 80028d8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  float32_t in1, in2, in3, in4;

  /*loop Unrolling */
  blkCnt = blockSize >> 2U;
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	089b      	lsrs	r3, r3, #2
 80028de:	623b      	str	r3, [r7, #32]

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
   ** a second loop below computes the remaining 1 to 3 samples. */
  while (blkCnt > 0U)
 80028e0:	e036      	b.n	8002950 <arm_mean_f32+0x88>
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	1d1a      	adds	r2, r3, #4
 80028e6:	60fa      	str	r2, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	61fb      	str	r3, [r7, #28]
    in2 = *pSrc++;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	1d1a      	adds	r2, r3, #4
 80028f0:	60fa      	str	r2, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	61bb      	str	r3, [r7, #24]
    in3 = *pSrc++;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	1d1a      	adds	r2, r3, #4
 80028fa:	60fa      	str	r2, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	617b      	str	r3, [r7, #20]
    in4 = *pSrc++;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	1d1a      	adds	r2, r3, #4
 8002904:	60fa      	str	r2, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	613b      	str	r3, [r7, #16]

    sum += in1;
 800290a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800290e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002912:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002916:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    sum += in2;
 800291a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800291e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002922:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002926:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    sum += in3;
 800292a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800292e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002932:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002936:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    sum += in4;
 800293a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800293e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002942:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002946:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    /* Decrement the loop counter */
    blkCnt--;
 800294a:	6a3b      	ldr	r3, [r7, #32]
 800294c:	3b01      	subs	r3, #1
 800294e:	623b      	str	r3, [r7, #32]
  while (blkCnt > 0U)
 8002950:	6a3b      	ldr	r3, [r7, #32]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1c5      	bne.n	80028e2 <arm_mean_f32+0x1a>
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4U;
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	f003 0303 	and.w	r3, r3, #3
 800295c:	623b      	str	r3, [r7, #32]
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_DSP) */

  while (blkCnt > 0U)
 800295e:	e00d      	b.n	800297c <arm_mean_f32+0xb4>
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    sum += *pSrc++;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	1d1a      	adds	r2, r3, #4
 8002964:	60fa      	str	r2, [r7, #12]
 8002966:	edd3 7a00 	vldr	s15, [r3]
 800296a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800296e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002972:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    /* Decrement the loop counter */
    blkCnt--;
 8002976:	6a3b      	ldr	r3, [r7, #32]
 8002978:	3b01      	subs	r3, #1
 800297a:	623b      	str	r3, [r7, #32]
  while (blkCnt > 0U)
 800297c:	6a3b      	ldr	r3, [r7, #32]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1ee      	bne.n	8002960 <arm_mean_f32+0x98>
  }

  /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) / blockSize  */
  /* Store the result to the destination */
  *pResult = sum / (float32_t) blockSize;
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	ee07 3a90 	vmov	s15, r3
 8002988:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800298c:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002990:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	edc3 7a00 	vstr	s15, [r3]
}
 800299a:	bf00      	nop
 800299c:	372c      	adds	r7, #44	; 0x2c
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr

080029a6 <arm_cfft_radix8by2_f32>:
* \endcode
*
*/

void arm_cfft_radix8by2_f32( arm_cfft_instance_f32 * S, float32_t * p1)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b0a0      	sub	sp, #128	; 0x80
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
 80029ae:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	881b      	ldrh	r3, [r3, #0]
 80029b4:	66bb      	str	r3, [r7, #104]	; 0x68
    float32_t * pCol1, * pCol2, * pMid1, * pMid2;
    float32_t * p2 = p1 + L;
 80029b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	683a      	ldr	r2, [r7, #0]
 80029bc:	4413      	add	r3, r2
 80029be:	677b      	str	r3, [r7, #116]	; 0x74
    const float32_t * tw = (float32_t *) S->pTwiddle;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	673b      	str	r3, [r7, #112]	; 0x70
    float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
    float32_t m0, m1, m2, m3;
    uint32_t l;

    pCol1 = p1;
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	667b      	str	r3, [r7, #100]	; 0x64
    pCol2 = p2;
 80029ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029cc:	663b      	str	r3, [r7, #96]	; 0x60

    //    Define new length
    L >>= 1;
 80029ce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80029d0:	085b      	lsrs	r3, r3, #1
 80029d2:	66bb      	str	r3, [r7, #104]	; 0x68
    //    Initialize mid pointers
    pMid1 = p1 + L;
 80029d4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	683a      	ldr	r2, [r7, #0]
 80029da:	4413      	add	r3, r2
 80029dc:	67fb      	str	r3, [r7, #124]	; 0x7c
    pMid2 = p2 + L;
 80029de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80029e4:	4413      	add	r3, r2
 80029e6:	67bb      	str	r3, [r7, #120]	; 0x78

    // do two dot Fourier transform
    for ( l = L >> 2; l > 0; l-- )
 80029e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80029ea:	089b      	lsrs	r3, r3, #2
 80029ec:	66fb      	str	r3, [r7, #108]	; 0x6c
 80029ee:	e1b6      	b.n	8002d5e <arm_cfft_radix8by2_f32+0x3b8>
    {
        t1[0] = p1[0];
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	63bb      	str	r3, [r7, #56]	; 0x38
        t1[1] = p1[1];
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        t1[2] = p1[2];
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	643b      	str	r3, [r7, #64]	; 0x40
        t1[3] = p1[3];
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	647b      	str	r3, [r7, #68]	; 0x44

        t2[0] = p2[0];
 8002a08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	62bb      	str	r3, [r7, #40]	; 0x28
        t2[1] = p2[1];
 8002a0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	62fb      	str	r3, [r7, #44]	; 0x2c
        t2[2] = p2[2];
 8002a14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	633b      	str	r3, [r7, #48]	; 0x30
        t2[3] = p2[3];
 8002a1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	637b      	str	r3, [r7, #52]	; 0x34

        t3[0] = pMid1[0];
 8002a20:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	61bb      	str	r3, [r7, #24]
        t3[1] = pMid1[1];
 8002a26:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	61fb      	str	r3, [r7, #28]
        t3[2] = pMid1[2];
 8002a2c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	623b      	str	r3, [r7, #32]
        t3[3] = pMid1[3];
 8002a32:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	627b      	str	r3, [r7, #36]	; 0x24

        t4[0] = pMid2[0];
 8002a38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	60bb      	str	r3, [r7, #8]
        t4[1] = pMid2[1];
 8002a3e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	60fb      	str	r3, [r7, #12]
        t4[2] = pMid2[2];
 8002a44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	613b      	str	r3, [r7, #16]
        t4[3] = pMid2[3];
 8002a4a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	617b      	str	r3, [r7, #20]

        *p1++ = t1[0] + t2[0];
 8002a50:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002a54:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	1d1a      	adds	r2, r3, #4
 8002a5c:	603a      	str	r2, [r7, #0]
 8002a5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a62:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[1] + t2[1];
 8002a66:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002a6a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	1d1a      	adds	r2, r3, #4
 8002a72:	603a      	str	r2, [r7, #0]
 8002a74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a78:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[2] + t2[2];
 8002a7c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002a80:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	1d1a      	adds	r2, r3, #4
 8002a88:	603a      	str	r2, [r7, #0]
 8002a8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a8e:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[3] + t2[3];    // col 1
 8002a92:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002a96:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	1d1a      	adds	r2, r3, #4
 8002a9e:	603a      	str	r2, [r7, #0]
 8002aa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aa4:	edc3 7a00 	vstr	s15, [r3]

        t2[0] = t1[0] - t2[0];
 8002aa8:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002aac:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002ab0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ab4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        t2[1] = t1[1] - t2[1];
 8002ab8:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002abc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002ac0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ac4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        t2[2] = t1[2] - t2[2];
 8002ac8:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002acc:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002ad0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ad4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        t2[3] = t1[3] - t2[3];    // for col 2
 8002ad8:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002adc:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002ae0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ae4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

        *pMid1++ = t3[0] + t4[0];
 8002ae8:	ed97 7a06 	vldr	s14, [r7, #24]
 8002aec:	edd7 7a02 	vldr	s15, [r7, #8]
 8002af0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002af2:	1d1a      	adds	r2, r3, #4
 8002af4:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002af6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002afa:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[1] + t4[1];
 8002afe:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b02:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b06:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b08:	1d1a      	adds	r2, r3, #4
 8002b0a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002b0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b10:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[2] + t4[2];
 8002b14:	ed97 7a08 	vldr	s14, [r7, #32]
 8002b18:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b1c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b1e:	1d1a      	adds	r2, r3, #4
 8002b20:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002b22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b26:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[3] + t4[3]; // col 1
 8002b2a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002b2e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b32:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b34:	1d1a      	adds	r2, r3, #4
 8002b36:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002b38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b3c:	edc3 7a00 	vstr	s15, [r3]

        t4[0] = t4[0] - t3[0];
 8002b40:	ed97 7a02 	vldr	s14, [r7, #8]
 8002b44:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b4c:	edc7 7a02 	vstr	s15, [r7, #8]
        t4[1] = t4[1] - t3[1];
 8002b50:	ed97 7a03 	vldr	s14, [r7, #12]
 8002b54:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b5c:	edc7 7a03 	vstr	s15, [r7, #12]
        t4[2] = t4[2] - t3[2];
 8002b60:	ed97 7a04 	vldr	s14, [r7, #16]
 8002b64:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b6c:	edc7 7a04 	vstr	s15, [r7, #16]
        t4[3] = t4[3] - t3[3];    // for col 2
 8002b70:	ed97 7a05 	vldr	s14, [r7, #20]
 8002b74:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002b78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b7c:	edc7 7a05 	vstr	s15, [r7, #20]

        twR = *tw++;
 8002b80:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b82:	1d1a      	adds	r2, r3, #4
 8002b84:	673a      	str	r2, [r7, #112]	; 0x70
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	65fb      	str	r3, [r7, #92]	; 0x5c
        twI = *tw++;
 8002b8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b8c:	1d1a      	adds	r2, r3, #4
 8002b8e:	673a      	str	r2, [r7, #112]	; 0x70
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	65bb      	str	r3, [r7, #88]	; 0x58

        // multiply by twiddle factors
        m0 = t2[0] * twR;
 8002b94:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002b98:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002b9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ba0:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t2[1] * twI;
 8002ba4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002ba8:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8002bac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bb0:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t2[1] * twR;
 8002bb4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002bb8:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002bbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bc0:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t2[0] * twI;
 8002bc4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002bc8:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8002bcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bd0:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

        // R  =  R  *  Tr - I * Ti
        *p2++ = m0 + m1;
 8002bd4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bd6:	1d1a      	adds	r2, r3, #4
 8002bd8:	677a      	str	r2, [r7, #116]	; 0x74
 8002bda:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002bde:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002be2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002be6:	edc3 7a00 	vstr	s15, [r3]
        // I  =  I  *  Tr + R * Ti
        *p2++ = m2 - m3;
 8002bea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bec:	1d1a      	adds	r2, r3, #4
 8002bee:	677a      	str	r2, [r7, #116]	; 0x74
 8002bf0:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002bf4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002bf8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bfc:	edc3 7a00 	vstr	s15, [r3]

        // use vertical symmetry
        //  0.9988 - 0.0491i <==> -0.0491 - 0.9988i
        m0 = t4[0] * twI;
 8002c00:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c04:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8002c08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c0c:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t4[1] * twR;
 8002c10:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c14:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002c18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c1c:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t4[1] * twI;
 8002c20:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c24:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8002c28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c2c:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t4[0] * twR;
 8002c30:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c34:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002c38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c3c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

        *pMid2++ = m0 - m1;
 8002c40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c42:	1d1a      	adds	r2, r3, #4
 8002c44:	67ba      	str	r2, [r7, #120]	; 0x78
 8002c46:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002c4a:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002c4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c52:	edc3 7a00 	vstr	s15, [r3]
        *pMid2++ = m2 + m3;
 8002c56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c58:	1d1a      	adds	r2, r3, #4
 8002c5a:	67ba      	str	r2, [r7, #120]	; 0x78
 8002c5c:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002c60:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002c64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c68:	edc3 7a00 	vstr	s15, [r3]

        twR = *tw++;
 8002c6c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002c6e:	1d1a      	adds	r2, r3, #4
 8002c70:	673a      	str	r2, [r7, #112]	; 0x70
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	65fb      	str	r3, [r7, #92]	; 0x5c
        twI = *tw++;
 8002c76:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002c78:	1d1a      	adds	r2, r3, #4
 8002c7a:	673a      	str	r2, [r7, #112]	; 0x70
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	65bb      	str	r3, [r7, #88]	; 0x58

        m0 = t2[2] * twR;
 8002c80:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002c84:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002c88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c8c:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t2[3] * twI;
 8002c90:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002c94:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8002c98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c9c:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t2[3] * twR;
 8002ca0:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002ca4:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002ca8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cac:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t2[2] * twI;
 8002cb0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002cb4:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8002cb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cbc:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

        *p2++ = m0 + m1;
 8002cc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cc2:	1d1a      	adds	r2, r3, #4
 8002cc4:	677a      	str	r2, [r7, #116]	; 0x74
 8002cc6:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002cca:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002cce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cd2:	edc3 7a00 	vstr	s15, [r3]
        *p2++ = m2 - m3;
 8002cd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cd8:	1d1a      	adds	r2, r3, #4
 8002cda:	677a      	str	r2, [r7, #116]	; 0x74
 8002cdc:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002ce0:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002ce4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ce8:	edc3 7a00 	vstr	s15, [r3]

        m0 = t4[2] * twI;
 8002cec:	edd7 7a04 	vldr	s15, [r7, #16]
 8002cf0:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8002cf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cf8:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t4[3] * twR;
 8002cfc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d00:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002d04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d08:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t4[3] * twI;
 8002d0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002d10:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8002d14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d18:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t4[2] * twR;
 8002d1c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d20:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002d24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d28:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48

        *pMid2++ = m0 - m1;
 8002d2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d2e:	1d1a      	adds	r2, r3, #4
 8002d30:	67ba      	str	r2, [r7, #120]	; 0x78
 8002d32:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002d36:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002d3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d3e:	edc3 7a00 	vstr	s15, [r3]
        *pMid2++ = m2 + m3;
 8002d42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d44:	1d1a      	adds	r2, r3, #4
 8002d46:	67ba      	str	r2, [r7, #120]	; 0x78
 8002d48:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002d4c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002d50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d54:	edc3 7a00 	vstr	s15, [r3]
    for ( l = L >> 2; l > 0; l-- )
 8002d58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002d5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f47f ae45 	bne.w	80029f0 <arm_cfft_radix8by2_f32+0x4a>
    }

    // first col
    arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 2U);
 8002d66:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d68:	b299      	uxth	r1, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685a      	ldr	r2, [r3, #4]
 8002d6e:	2302      	movs	r3, #2
 8002d70:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8002d72:	f000 fef1 	bl	8003b58 <arm_radix8_butterfly_f32>
    // second col
    arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 2U);
 8002d76:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d78:	b299      	uxth	r1, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	685a      	ldr	r2, [r3, #4]
 8002d7e:	2302      	movs	r3, #2
 8002d80:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8002d82:	f000 fee9 	bl	8003b58 <arm_radix8_butterfly_f32>
}
 8002d86:	bf00      	nop
 8002d88:	3780      	adds	r7, #128	; 0x80
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32( arm_cfft_instance_f32 * S, float32_t * p1)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b0ac      	sub	sp, #176	; 0xb0
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
 8002d96:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen >> 1;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	881b      	ldrh	r3, [r3, #0]
 8002d9c:	085b      	lsrs	r3, r3, #1
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
    const float32_t *tw2, *tw3, *tw4;
    float32_t * p2 = p1 + L;
 8002da4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	4413      	add	r3, r2
 8002dae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    float32_t * p3 = p2 + L;
 8002db2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002dbc:	4413      	add	r3, r2
 8002dbe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    float32_t * p4 = p3 + L;
 8002dc2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8002dcc:	4413      	add	r3, r2
 8002dce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    float32_t t2[4], t3[4], t4[4], twR, twI;
    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
    float32_t m0, m1, m2, m3;
    uint32_t l, twMod2, twMod3, twMod4;

    pCol1 = p1;         // points to real values by default
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	67fb      	str	r3, [r7, #124]	; 0x7c
    pCol2 = p2;
 8002dd6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002dda:	67bb      	str	r3, [r7, #120]	; 0x78
    pCol3 = p3;
 8002ddc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002de0:	677b      	str	r3, [r7, #116]	; 0x74
    pCol4 = p4;
 8002de2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002de6:	673b      	str	r3, [r7, #112]	; 0x70
    pEnd1 = p2 - 1;     // points to imaginary values by default
 8002de8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002dec:	3b04      	subs	r3, #4
 8002dee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    pEnd2 = p3 - 1;
 8002df2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002df6:	3b04      	subs	r3, #4
 8002df8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    pEnd3 = p4 - 1;
 8002dfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002e00:	3b04      	subs	r3, #4
 8002e02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    pEnd4 = pEnd3 + L;
 8002e06:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8002e10:	4413      	add	r3, r2
 8002e12:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002e1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002e22:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002e26:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

    L >>= 1;
 8002e2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002e32:	085b      	lsrs	r3, r3, #1
 8002e34:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

    // do four dot Fourier transform

    twMod2 = 2;
 8002e38:	2302      	movs	r3, #2
 8002e3a:	66fb      	str	r3, [r7, #108]	; 0x6c
    twMod3 = 4;
 8002e3c:	2304      	movs	r3, #4
 8002e3e:	66bb      	str	r3, [r7, #104]	; 0x68
    twMod4 = 6;
 8002e40:	2306      	movs	r3, #6
 8002e42:	667b      	str	r3, [r7, #100]	; 0x64

    // TOP
    p1ap3_0 = p1[0] + p3[0];
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	ed93 7a00 	vldr	s14, [r3]
 8002e4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e4e:	edd3 7a00 	vldr	s15, [r3]
 8002e52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e56:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	ed93 7a00 	vldr	s14, [r3]
 8002e60:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e64:	edd3 7a00 	vldr	s15, [r3]
 8002e68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e6c:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	3304      	adds	r3, #4
 8002e74:	ed93 7a00 	vldr	s14, [r3]
 8002e78:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e7c:	3304      	adds	r3, #4
 8002e7e:	edd3 7a00 	vldr	s15, [r3]
 8002e82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e86:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	3304      	adds	r3, #4
 8002e8e:	ed93 7a00 	vldr	s14, [r3]
 8002e92:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e96:	3304      	adds	r3, #4
 8002e98:	edd3 7a00 	vldr	s15, [r3]
 8002e9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ea0:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // col 2
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8002ea4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ea8:	3304      	adds	r3, #4
 8002eaa:	ed93 7a00 	vldr	s14, [r3]
 8002eae:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002eb2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002eba:	3304      	adds	r3, #4
 8002ebc:	edd3 7a00 	vldr	s15, [r3]
 8002ec0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ec4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8002ec8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ecc:	edd3 7a00 	vldr	s15, [r3]
 8002ed0:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002ed4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ed8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002edc:	edd3 7a00 	vldr	s15, [r3]
 8002ee0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ee4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    // col 3
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8002ee8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002eec:	edd3 7a00 	vldr	s15, [r3]
 8002ef0:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8002ef4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ef8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002efc:	edd3 7a00 	vldr	s15, [r3]
 8002f00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f04:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8002f08:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002f0c:	3304      	adds	r3, #4
 8002f0e:	edd3 7a00 	vldr	s15, [r3]
 8002f12:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8002f16:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002f1e:	3304      	adds	r3, #4
 8002f20:	edd3 7a00 	vldr	s15, [r3]
 8002f24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f28:	edc7 7a08 	vstr	s15, [r7, #32]
    // col 4
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8002f2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002f30:	3304      	adds	r3, #4
 8002f32:	edd3 7a00 	vldr	s15, [r3]
 8002f36:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8002f3a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002f42:	3304      	adds	r3, #4
 8002f44:	edd3 7a00 	vldr	s15, [r3]
 8002f48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f4c:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8002f50:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002f54:	ed93 7a00 	vldr	s14, [r3]
 8002f58:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8002f5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f60:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002f64:	edd3 7a00 	vldr	s15, [r3]
 8002f68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f6c:	edc7 7a04 	vstr	s15, [r7, #16]
    // col 1
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8002f70:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002f74:	ed93 7a00 	vldr	s14, [r3]
 8002f78:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002f7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f80:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002f84:	edd3 7a00 	vldr	s15, [r3]
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	1d1a      	adds	r2, r3, #4
 8002f8c:	603a      	str	r2, [r7, #0]
 8002f8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f92:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8002f96:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002f9a:	3304      	adds	r3, #4
 8002f9c:	ed93 7a00 	vldr	s14, [r3]
 8002fa0:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002fa4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fa8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002fac:	3304      	adds	r3, #4
 8002fae:	edd3 7a00 	vldr	s15, [r3]
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	1d1a      	adds	r2, r3, #4
 8002fb6:	603a      	str	r2, [r7, #0]
 8002fb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fbc:	edc3 7a00 	vstr	s15, [r3]

    // Twiddle factors are ones
    *p2++ = t2[0];
 8002fc0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002fc4:	1d1a      	adds	r2, r3, #4
 8002fc6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8002fca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002fcc:	601a      	str	r2, [r3, #0]
    *p2++ = t2[1];
 8002fce:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002fd2:	1d1a      	adds	r2, r3, #4
 8002fd4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8002fd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fda:	601a      	str	r2, [r3, #0]
    *p3++ = t3[0];
 8002fdc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002fe0:	1d1a      	adds	r2, r3, #4
 8002fe2:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002fe6:	69fa      	ldr	r2, [r7, #28]
 8002fe8:	601a      	str	r2, [r3, #0]
    *p3++ = t3[1];
 8002fea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002fee:	1d1a      	adds	r2, r3, #4
 8002ff0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002ff4:	6a3a      	ldr	r2, [r7, #32]
 8002ff6:	601a      	str	r2, [r3, #0]
    *p4++ = t4[0];
 8002ff8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002ffc:	1d1a      	adds	r2, r3, #4
 8002ffe:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	601a      	str	r2, [r3, #0]
    *p4++ = t4[1];
 8003006:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800300a:	1d1a      	adds	r2, r3, #4
 800300c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	601a      	str	r2, [r3, #0]

    tw2 += twMod2;
 8003014:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800301c:	4413      	add	r3, r2
 800301e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    tw3 += twMod3;
 8003022:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800302a:	4413      	add	r3, r2
 800302c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    tw4 += twMod4;
 8003030:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003038:	4413      	add	r3, r2
 800303a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    for (l = (L - 2) >> 1; l > 0; l-- )
 800303e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003042:	3b02      	subs	r3, #2
 8003044:	085b      	lsrs	r3, r3, #1
 8003046:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800304a:	e31a      	b.n	8003682 <arm_cfft_radix8by4_f32+0x8f4>
    {
        // TOP
        p1ap3_0 = p1[0] + p3[0];
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	ed93 7a00 	vldr	s14, [r3]
 8003052:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003056:	edd3 7a00 	vldr	s15, [r3]
 800305a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800305e:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
        p1sp3_0 = p1[0] - p3[0];
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	ed93 7a00 	vldr	s14, [r3]
 8003068:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800306c:	edd3 7a00 	vldr	s15, [r3]
 8003070:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003074:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
        p1ap3_1 = p1[1] + p3[1];
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	3304      	adds	r3, #4
 800307c:	ed93 7a00 	vldr	s14, [r3]
 8003080:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003084:	3304      	adds	r3, #4
 8003086:	edd3 7a00 	vldr	s15, [r3]
 800308a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800308e:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
        p1sp3_1 = p1[1] - p3[1];
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	3304      	adds	r3, #4
 8003096:	ed93 7a00 	vldr	s14, [r3]
 800309a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800309e:	3304      	adds	r3, #4
 80030a0:	edd3 7a00 	vldr	s15, [r3]
 80030a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030a8:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        // col 2
        t2[0] = p1sp3_0 + p2[1] - p4[1];
 80030ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80030b0:	3304      	adds	r3, #4
 80030b2:	ed93 7a00 	vldr	s14, [r3]
 80030b6:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80030ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030be:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80030c2:	3304      	adds	r3, #4
 80030c4:	edd3 7a00 	vldr	s15, [r3]
 80030c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030cc:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        t2[1] = p1sp3_1 - p2[0] + p4[0];
 80030d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80030d4:	edd3 7a00 	vldr	s15, [r3]
 80030d8:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80030dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80030e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80030e4:	edd3 7a00 	vldr	s15, [r3]
 80030e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030ec:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        // col 3
        t3[0] = p1ap3_0 - p2[0] - p4[0];
 80030f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80030f4:	edd3 7a00 	vldr	s15, [r3]
 80030f8:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80030fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003100:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003104:	edd3 7a00 	vldr	s15, [r3]
 8003108:	ee77 7a67 	vsub.f32	s15, s14, s15
 800310c:	edc7 7a07 	vstr	s15, [r7, #28]
        t3[1] = p1ap3_1 - p2[1] - p4[1];
 8003110:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003114:	3304      	adds	r3, #4
 8003116:	edd3 7a00 	vldr	s15, [r3]
 800311a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800311e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003122:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003126:	3304      	adds	r3, #4
 8003128:	edd3 7a00 	vldr	s15, [r3]
 800312c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003130:	edc7 7a08 	vstr	s15, [r7, #32]
        // col 4
        t4[0] = p1sp3_0 - p2[1] + p4[1];
 8003134:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003138:	3304      	adds	r3, #4
 800313a:	edd3 7a00 	vldr	s15, [r3]
 800313e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8003142:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003146:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800314a:	3304      	adds	r3, #4
 800314c:	edd3 7a00 	vldr	s15, [r3]
 8003150:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003154:	edc7 7a03 	vstr	s15, [r7, #12]
        t4[1] = p1sp3_1 + p2[0] - p4[0];
 8003158:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800315c:	ed93 7a00 	vldr	s14, [r3]
 8003160:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003164:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003168:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800316c:	edd3 7a00 	vldr	s15, [r3]
 8003170:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003174:	edc7 7a04 	vstr	s15, [r7, #16]
        // col 1 - top
        *p1++ = p1ap3_0 + p2[0] + p4[0];
 8003178:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800317c:	ed93 7a00 	vldr	s14, [r3]
 8003180:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003184:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003188:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800318c:	edd3 7a00 	vldr	s15, [r3]
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	1d1a      	adds	r2, r3, #4
 8003194:	603a      	str	r2, [r7, #0]
 8003196:	ee77 7a27 	vadd.f32	s15, s14, s15
 800319a:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = p1ap3_1 + p2[1] + p4[1];
 800319e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80031a2:	3304      	adds	r3, #4
 80031a4:	ed93 7a00 	vldr	s14, [r3]
 80031a8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80031ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80031b4:	3304      	adds	r3, #4
 80031b6:	edd3 7a00 	vldr	s15, [r3]
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	1d1a      	adds	r2, r3, #4
 80031be:	603a      	str	r2, [r7, #0]
 80031c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031c4:	edc3 7a00 	vstr	s15, [r3]

        // BOTTOM
        p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 80031c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80031cc:	3b04      	subs	r3, #4
 80031ce:	ed93 7a00 	vldr	s14, [r3]
 80031d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80031d6:	3b04      	subs	r3, #4
 80031d8:	edd3 7a00 	vldr	s15, [r3]
 80031dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031e0:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
        p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 80031e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80031e8:	3b04      	subs	r3, #4
 80031ea:	ed93 7a00 	vldr	s14, [r3]
 80031ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80031f2:	3b04      	subs	r3, #4
 80031f4:	edd3 7a00 	vldr	s15, [r3]
 80031f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031fc:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        p1ap3_0 = pEnd1[0] + pEnd3[0];
 8003200:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003204:	ed93 7a00 	vldr	s14, [r3]
 8003208:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800320c:	edd3 7a00 	vldr	s15, [r3]
 8003210:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003214:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
        p1sp3_0 = pEnd1[0] - pEnd3[0];
 8003218:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800321c:	ed93 7a00 	vldr	s14, [r3]
 8003220:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003224:	edd3 7a00 	vldr	s15, [r3]
 8003228:	ee77 7a67 	vsub.f32	s15, s14, s15
 800322c:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
        // col 2
        t2[2] = pEnd2[0]  - pEnd4[0] + p1sp3_1;
 8003230:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003234:	ed93 7a00 	vldr	s14, [r3]
 8003238:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800323c:	edd3 7a00 	vldr	s15, [r3]
 8003240:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003244:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003248:	ee77 7a27 	vadd.f32	s15, s14, s15
 800324c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
        t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8003250:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003254:	ed93 7a00 	vldr	s14, [r3]
 8003258:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800325c:	edd3 7a00 	vldr	s15, [r3]
 8003260:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003264:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003268:	3b04      	subs	r3, #4
 800326a:	edd3 7a00 	vldr	s15, [r3]
 800326e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003272:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003276:	3b04      	subs	r3, #4
 8003278:	edd3 7a00 	vldr	s15, [r3]
 800327c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003280:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
        // col 3
        t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8003284:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003288:	3b04      	subs	r3, #4
 800328a:	edd3 7a00 	vldr	s15, [r3]
 800328e:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8003292:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003296:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800329a:	3b04      	subs	r3, #4
 800329c:	edd3 7a00 	vldr	s15, [r3]
 80032a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032a4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
        t3[3] = p1ap3_0 - pEnd2[0]  - pEnd4[0];
 80032a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80032ac:	edd3 7a00 	vldr	s15, [r3]
 80032b0:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80032b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032b8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80032bc:	edd3 7a00 	vldr	s15, [r3]
 80032c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032c4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        // col 4
        t4[2] = pEnd2[0]  - pEnd4[0]  - p1sp3_1;
 80032c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80032cc:	ed93 7a00 	vldr	s14, [r3]
 80032d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80032d4:	edd3 7a00 	vldr	s15, [r3]
 80032d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032dc:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80032e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032e4:	edc7 7a05 	vstr	s15, [r7, #20]
        t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 80032e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80032ec:	3b04      	subs	r3, #4
 80032ee:	ed93 7a00 	vldr	s14, [r3]
 80032f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80032f6:	3b04      	subs	r3, #4
 80032f8:	edd3 7a00 	vldr	s15, [r3]
 80032fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003300:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8003304:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003308:	edc7 7a06 	vstr	s15, [r7, #24]
        // col 1 - Bottom
        *pEnd1-- = p1ap3_0 + pEnd2[0] + pEnd4[0];
 800330c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003310:	ed93 7a00 	vldr	s14, [r3]
 8003314:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003318:	ee37 7a27 	vadd.f32	s14, s14, s15
 800331c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003320:	edd3 7a00 	vldr	s15, [r3]
 8003324:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003328:	1f1a      	subs	r2, r3, #4
 800332a:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800332e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003332:	edc3 7a00 	vstr	s15, [r3]
        *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8003336:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800333a:	3b04      	subs	r3, #4
 800333c:	ed93 7a00 	vldr	s14, [r3]
 8003340:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003344:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003348:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800334c:	3b04      	subs	r3, #4
 800334e:	edd3 7a00 	vldr	s15, [r3]
 8003352:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003356:	1f1a      	subs	r2, r3, #4
 8003358:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800335c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003360:	edc3 7a00 	vstr	s15, [r3]

        // COL 2
        // read twiddle factors
        twR = *tw2++;
 8003364:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003368:	1d1a      	adds	r2, r3, #4
 800336a:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	653b      	str	r3, [r7, #80]	; 0x50
        twI = *tw2++;
 8003372:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003376:	1d1a      	adds	r2, r3, #4
 8003378:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	64fb      	str	r3, [r7, #76]	; 0x4c
        // multiply by twiddle factors
        //  let    Z1 = a + i(b),   Z2 = c + i(d)
        //   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d)

        // Top
        m0 = t2[0] * twR;
 8003380:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003384:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003388:	ee67 7a27 	vmul.f32	s15, s14, s15
 800338c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t2[1] * twI;
 8003390:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003394:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003398:	ee67 7a27 	vmul.f32	s15, s14, s15
 800339c:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t2[1] * twR;
 80033a0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80033a4:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80033a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ac:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t2[0] * twI;
 80033b0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80033b4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80033b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033bc:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

        *p2++ = m0 + m1;
 80033c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033c4:	1d1a      	adds	r2, r3, #4
 80033c6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80033ca:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80033ce:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80033d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033d6:	edc3 7a00 	vstr	s15, [r3]
        *p2++ = m2 - m3;
 80033da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033de:	1d1a      	adds	r2, r3, #4
 80033e0:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80033e4:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80033e8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80033ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033f0:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 2
        // 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i
        // Bottom
        m0 = t2[3] * twI;
 80033f4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80033f8:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80033fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003400:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t2[2] * twR;
 8003404:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003408:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800340c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003410:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t2[2] * twI;
 8003414:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003418:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800341c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003420:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t2[3] * twR;
 8003424:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003428:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800342c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003430:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

        *pEnd2-- = m0 - m1;
 8003434:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003438:	1f1a      	subs	r2, r3, #4
 800343a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800343e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003442:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003446:	ee77 7a67 	vsub.f32	s15, s14, s15
 800344a:	edc3 7a00 	vstr	s15, [r3]
        *pEnd2-- = m2 + m3;
 800344e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003452:	1f1a      	subs	r2, r3, #4
 8003454:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003458:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800345c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003460:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003464:	edc3 7a00 	vstr	s15, [r3]

        // COL 3
        twR = tw3[0];
 8003468:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	653b      	str	r3, [r7, #80]	; 0x50
        twI = tw3[1];
 8003470:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	64fb      	str	r3, [r7, #76]	; 0x4c
        tw3 += twMod3;
 8003478:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8003480:	4413      	add	r3, r2
 8003482:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        // Top
        m0 = t3[0] * twR;
 8003486:	edd7 7a07 	vldr	s15, [r7, #28]
 800348a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800348e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003492:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t3[1] * twI;
 8003496:	edd7 7a08 	vldr	s15, [r7, #32]
 800349a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800349e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034a2:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t3[1] * twR;
 80034a6:	edd7 7a08 	vldr	s15, [r7, #32]
 80034aa:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80034ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034b2:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t3[0] * twI;
 80034b6:	edd7 7a07 	vldr	s15, [r7, #28]
 80034ba:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80034be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034c2:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

        *p3++ = m0 + m1;
 80034c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80034ca:	1d1a      	adds	r2, r3, #4
 80034cc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80034d0:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80034d4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80034d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034dc:	edc3 7a00 	vstr	s15, [r3]
        *p3++ = m2 - m3;
 80034e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80034e4:	1d1a      	adds	r2, r3, #4
 80034e6:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80034ea:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80034ee:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80034f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034f6:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 3
        // 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i
        // Bottom
        m0 = -t3[3] * twR;
 80034fa:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80034fe:	eef1 7a67 	vneg.f32	s15, s15
 8003502:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003506:	ee67 7a27 	vmul.f32	s15, s14, s15
 800350a:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t3[2] * twI;
 800350e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003512:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800351a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t3[2] * twR;
 800351e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003522:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003526:	ee67 7a27 	vmul.f32	s15, s14, s15
 800352a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t3[3] * twI;
 800352e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003532:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800353a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

        *pEnd3-- = m0 - m1;
 800353e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003542:	1f1a      	subs	r2, r3, #4
 8003544:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003548:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800354c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003550:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003554:	edc3 7a00 	vstr	s15, [r3]
        *pEnd3-- = m3 - m2;
 8003558:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800355c:	1f1a      	subs	r2, r3, #4
 800355e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003562:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003566:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800356a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800356e:	edc3 7a00 	vstr	s15, [r3]

        // COL 4
        twR = tw4[0];
 8003572:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	653b      	str	r3, [r7, #80]	; 0x50
        twI = tw4[1];
 800357a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	64fb      	str	r3, [r7, #76]	; 0x4c
        tw4 += twMod4;
 8003582:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800358a:	4413      	add	r3, r2
 800358c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        // Top
        m0 = t4[0] * twR;
 8003590:	edd7 7a03 	vldr	s15, [r7, #12]
 8003594:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003598:	ee67 7a27 	vmul.f32	s15, s14, s15
 800359c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t4[1] * twI;
 80035a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80035a4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80035a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035ac:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t4[1] * twR;
 80035b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80035b4:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80035b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035bc:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t4[0] * twI;
 80035c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80035c4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80035c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035cc:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

        *p4++ = m0 + m1;
 80035d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80035d4:	1d1a      	adds	r2, r3, #4
 80035d6:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80035da:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80035de:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80035e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035e6:	edc3 7a00 	vstr	s15, [r3]
        *p4++ = m2 - m3;
 80035ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80035ee:	1d1a      	adds	r2, r3, #4
 80035f0:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80035f4:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80035f8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80035fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003600:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 4
        // 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i
        // Bottom
        m0 = t4[3] * twI;
 8003604:	edd7 7a06 	vldr	s15, [r7, #24]
 8003608:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800360c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003610:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t4[2] * twR;
 8003614:	edd7 7a05 	vldr	s15, [r7, #20]
 8003618:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800361c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003620:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t4[2] * twI;
 8003624:	edd7 7a05 	vldr	s15, [r7, #20]
 8003628:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800362c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003630:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t4[3] * twR;
 8003634:	edd7 7a06 	vldr	s15, [r7, #24]
 8003638:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800363c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003640:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

        *pEnd4-- = m0 - m1;
 8003644:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003648:	1f1a      	subs	r2, r3, #4
 800364a:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 800364e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003652:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003656:	ee77 7a67 	vsub.f32	s15, s14, s15
 800365a:	edc3 7a00 	vstr	s15, [r3]
        *pEnd4-- = m2 + m3;
 800365e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003662:	1f1a      	subs	r2, r3, #4
 8003664:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8003668:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800366c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003670:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003674:	edc3 7a00 	vstr	s15, [r3]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8003678:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800367c:	3b01      	subs	r3, #1
 800367e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003682:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003686:	2b00      	cmp	r3, #0
 8003688:	f47f ace0 	bne.w	800304c <arm_cfft_radix8by4_f32+0x2be>
    }

    //MIDDLE
    // Twiddle factors are
    //  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i
    p1ap3_0 = p1[0] + p3[0];
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	ed93 7a00 	vldr	s14, [r3]
 8003692:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003696:	edd3 7a00 	vldr	s15, [r3]
 800369a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800369e:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	ed93 7a00 	vldr	s14, [r3]
 80036a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80036ac:	edd3 7a00 	vldr	s15, [r3]
 80036b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036b4:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	3304      	adds	r3, #4
 80036bc:	ed93 7a00 	vldr	s14, [r3]
 80036c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80036c4:	3304      	adds	r3, #4
 80036c6:	edd3 7a00 	vldr	s15, [r3]
 80036ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036ce:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	3304      	adds	r3, #4
 80036d6:	ed93 7a00 	vldr	s14, [r3]
 80036da:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80036de:	3304      	adds	r3, #4
 80036e0:	edd3 7a00 	vldr	s15, [r3]
 80036e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036e8:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // col 2
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 80036ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80036f0:	3304      	adds	r3, #4
 80036f2:	ed93 7a00 	vldr	s14, [r3]
 80036f6:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80036fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003702:	3304      	adds	r3, #4
 8003704:	edd3 7a00 	vldr	s15, [r3]
 8003708:	ee77 7a67 	vsub.f32	s15, s14, s15
 800370c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8003710:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003714:	edd3 7a00 	vldr	s15, [r3]
 8003718:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800371c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003720:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003724:	edd3 7a00 	vldr	s15, [r3]
 8003728:	ee77 7a27 	vadd.f32	s15, s14, s15
 800372c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    // col 3
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8003730:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003734:	edd3 7a00 	vldr	s15, [r3]
 8003738:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800373c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003740:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003744:	edd3 7a00 	vldr	s15, [r3]
 8003748:	ee77 7a67 	vsub.f32	s15, s14, s15
 800374c:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8003750:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003754:	3304      	adds	r3, #4
 8003756:	edd3 7a00 	vldr	s15, [r3]
 800375a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800375e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003762:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003766:	3304      	adds	r3, #4
 8003768:	edd3 7a00 	vldr	s15, [r3]
 800376c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003770:	edc7 7a08 	vstr	s15, [r7, #32]
    // col 4
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8003774:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003778:	3304      	adds	r3, #4
 800377a:	edd3 7a00 	vldr	s15, [r3]
 800377e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8003782:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003786:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800378a:	3304      	adds	r3, #4
 800378c:	edd3 7a00 	vldr	s15, [r3]
 8003790:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003794:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8003798:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800379c:	ed93 7a00 	vldr	s14, [r3]
 80037a0:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80037a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80037ac:	edd3 7a00 	vldr	s15, [r3]
 80037b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037b4:	edc7 7a04 	vstr	s15, [r7, #16]
    // col 1 - Top
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 80037b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80037bc:	ed93 7a00 	vldr	s14, [r3]
 80037c0:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80037c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80037cc:	edd3 7a00 	vldr	s15, [r3]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	1d1a      	adds	r2, r3, #4
 80037d4:	603a      	str	r2, [r7, #0]
 80037d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037da:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 80037de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80037e2:	3304      	adds	r3, #4
 80037e4:	ed93 7a00 	vldr	s14, [r3]
 80037e8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80037ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80037f4:	3304      	adds	r3, #4
 80037f6:	edd3 7a00 	vldr	s15, [r3]
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	1d1a      	adds	r2, r3, #4
 80037fe:	603a      	str	r2, [r7, #0]
 8003800:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003804:	edc3 7a00 	vstr	s15, [r3]

    // COL 2
    twR = tw2[0];
 8003808:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw2[1];
 8003810:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t2[0] * twR;
 8003818:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800381c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003820:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003824:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t2[1] * twI;
 8003828:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800382c:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003830:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003834:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t2[1] * twR;
 8003838:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800383c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003840:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003844:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t2[0] * twI;
 8003848:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800384c:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003850:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003854:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p2++ = m0 + m1;
 8003858:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800385c:	1d1a      	adds	r2, r3, #4
 800385e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8003862:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003866:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800386a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800386e:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 8003872:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003876:	1d1a      	adds	r2, r3, #4
 8003878:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800387c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003880:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003884:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003888:	edc3 7a00 	vstr	s15, [r3]
    // COL 3
    twR = tw3[0];
 800388c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw3[1];
 8003894:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t3[0] * twR;
 800389c:	edd7 7a07 	vldr	s15, [r7, #28]
 80038a0:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80038a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038a8:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t3[1] * twI;
 80038ac:	edd7 7a08 	vldr	s15, [r7, #32]
 80038b0:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80038b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038b8:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t3[1] * twR;
 80038bc:	edd7 7a08 	vldr	s15, [r7, #32]
 80038c0:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80038c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038c8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t3[0] * twI;
 80038cc:	edd7 7a07 	vldr	s15, [r7, #28]
 80038d0:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80038d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038d8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p3++ = m0 + m1;
 80038dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80038e0:	1d1a      	adds	r2, r3, #4
 80038e2:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80038e6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80038ea:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80038ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038f2:	edc3 7a00 	vstr	s15, [r3]
    *p3++ = m2 - m3;
 80038f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80038fa:	1d1a      	adds	r2, r3, #4
 80038fc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003900:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003904:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003908:	ee77 7a67 	vsub.f32	s15, s14, s15
 800390c:	edc3 7a00 	vstr	s15, [r3]
    // COL 4
    twR = tw4[0];
 8003910:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw4[1];
 8003918:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t4[0] * twR;
 8003920:	edd7 7a03 	vldr	s15, [r7, #12]
 8003924:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003928:	ee67 7a27 	vmul.f32	s15, s14, s15
 800392c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t4[1] * twI;
 8003930:	edd7 7a04 	vldr	s15, [r7, #16]
 8003934:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003938:	ee67 7a27 	vmul.f32	s15, s14, s15
 800393c:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t4[1] * twR;
 8003940:	edd7 7a04 	vldr	s15, [r7, #16]
 8003944:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003948:	ee67 7a27 	vmul.f32	s15, s14, s15
 800394c:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t4[0] * twI;
 8003950:	edd7 7a03 	vldr	s15, [r7, #12]
 8003954:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003958:	ee67 7a27 	vmul.f32	s15, s14, s15
 800395c:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p4++ = m0 + m1;
 8003960:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003964:	1d1a      	adds	r2, r3, #4
 8003966:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800396a:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800396e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003972:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003976:	edc3 7a00 	vstr	s15, [r3]
    *p4++ = m2 - m3;
 800397a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800397e:	1d1a      	adds	r2, r3, #4
 8003980:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8003984:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8003988:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800398c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003990:	edc3 7a00 	vstr	s15, [r3]

    // first col
    arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8003994:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003998:	b299      	uxth	r1, r3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685a      	ldr	r2, [r3, #4]
 800399e:	2304      	movs	r3, #4
 80039a0:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80039a2:	f000 f8d9 	bl	8003b58 <arm_radix8_butterfly_f32>
    // second col
    arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 4U);
 80039a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80039aa:	b299      	uxth	r1, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685a      	ldr	r2, [r3, #4]
 80039b0:	2304      	movs	r3, #4
 80039b2:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80039b4:	f000 f8d0 	bl	8003b58 <arm_radix8_butterfly_f32>
    // third col
    arm_radix8_butterfly_f32( pCol3, L, (float32_t *) S->pTwiddle, 4U);
 80039b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80039bc:	b299      	uxth	r1, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	685a      	ldr	r2, [r3, #4]
 80039c2:	2304      	movs	r3, #4
 80039c4:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80039c6:	f000 f8c7 	bl	8003b58 <arm_radix8_butterfly_f32>
    // fourth col
    arm_radix8_butterfly_f32( pCol4, L, (float32_t *) S->pTwiddle, 4U);
 80039ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80039ce:	b299      	uxth	r1, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685a      	ldr	r2, [r3, #4]
 80039d4:	2304      	movs	r3, #4
 80039d6:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80039d8:	f000 f8be 	bl	8003b58 <arm_radix8_butterfly_f32>
}
 80039dc:	bf00      	nop
 80039de:	37b0      	adds	r7, #176	; 0xb0
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <arm_cfft_f32>:
void arm_cfft_f32(
    const arm_cfft_instance_f32 * S,
    float32_t * p1,
    uint8_t ifftFlag,
    uint8_t bitReverseFlag)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b088      	sub	sp, #32
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	4611      	mov	r1, r2
 80039f0:	461a      	mov	r2, r3
 80039f2:	460b      	mov	r3, r1
 80039f4:	71fb      	strb	r3, [r7, #7]
 80039f6:	4613      	mov	r3, r2
 80039f8:	71bb      	strb	r3, [r7, #6]
    uint32_t  L = S->fftLen, l;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	881b      	ldrh	r3, [r3, #0]
 80039fe:	617b      	str	r3, [r7, #20]
    float32_t invL, * pSrc;

    if (ifftFlag == 1U)
 8003a00:	79fb      	ldrb	r3, [r7, #7]
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d117      	bne.n	8003a36 <arm_cfft_f32+0x52>
    {
        /*  Conjugate input data  */
        pSrc = p1 + 1;
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	3304      	adds	r3, #4
 8003a0a:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++)
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	61fb      	str	r3, [r7, #28]
 8003a10:	e00d      	b.n	8003a2e <arm_cfft_f32+0x4a>
        {
            *pSrc = -*pSrc;
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	edd3 7a00 	vldr	s15, [r3]
 8003a18:	eef1 7a67 	vneg.f32	s15, s15
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	edc3 7a00 	vstr	s15, [r3]
            pSrc += 2;
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	3308      	adds	r3, #8
 8003a26:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++)
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	61fb      	str	r3, [r7, #28]
 8003a2e:	69fa      	ldr	r2, [r7, #28]
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d3ed      	bcc.n	8003a12 <arm_cfft_f32+0x2e>
        }
    }

    switch (L)
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a3c:	d040      	beq.n	8003ac0 <arm_cfft_f32+0xdc>
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a44:	d845      	bhi.n	8003ad2 <arm_cfft_f32+0xee>
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a4c:	d033      	beq.n	8003ab6 <arm_cfft_f32+0xd2>
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a54:	d83d      	bhi.n	8003ad2 <arm_cfft_f32+0xee>
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a5c:	d026      	beq.n	8003aac <arm_cfft_f32+0xc8>
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a64:	d835      	bhi.n	8003ad2 <arm_cfft_f32+0xee>
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a6c:	d028      	beq.n	8003ac0 <arm_cfft_f32+0xdc>
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a74:	d82d      	bhi.n	8003ad2 <arm_cfft_f32+0xee>
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a7c:	d01b      	beq.n	8003ab6 <arm_cfft_f32+0xd2>
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a84:	d825      	bhi.n	8003ad2 <arm_cfft_f32+0xee>
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	2b80      	cmp	r3, #128	; 0x80
 8003a8a:	d00f      	beq.n	8003aac <arm_cfft_f32+0xc8>
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	2b80      	cmp	r3, #128	; 0x80
 8003a90:	d81f      	bhi.n	8003ad2 <arm_cfft_f32+0xee>
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	2b40      	cmp	r3, #64	; 0x40
 8003a96:	d013      	beq.n	8003ac0 <arm_cfft_f32+0xdc>
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	2b40      	cmp	r3, #64	; 0x40
 8003a9c:	d819      	bhi.n	8003ad2 <arm_cfft_f32+0xee>
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	2b10      	cmp	r3, #16
 8003aa2:	d003      	beq.n	8003aac <arm_cfft_f32+0xc8>
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	2b20      	cmp	r3, #32
 8003aa8:	d005      	beq.n	8003ab6 <arm_cfft_f32+0xd2>
 8003aaa:	e012      	b.n	8003ad2 <arm_cfft_f32+0xee>
    {
    case 16:
    case 128:
    case 1024:
        arm_cfft_radix8by2_f32  ( (arm_cfft_instance_f32 *) S, p1);
 8003aac:	68b9      	ldr	r1, [r7, #8]
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f7fe ff79 	bl	80029a6 <arm_cfft_radix8by2_f32>
        break;
 8003ab4:	e00d      	b.n	8003ad2 <arm_cfft_f32+0xee>
    case 32:
    case 256:
    case 2048:
        arm_cfft_radix8by4_f32  ( (arm_cfft_instance_f32 *) S, p1);
 8003ab6:	68b9      	ldr	r1, [r7, #8]
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f7ff f968 	bl	8002d8e <arm_cfft_radix8by4_f32>
        break;
 8003abe:	e008      	b.n	8003ad2 <arm_cfft_f32+0xee>
    case 64:
    case 512:
    case 4096:
        arm_radix8_butterfly_f32( p1, L, (float32_t *) S->pTwiddle, 1);
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	b299      	uxth	r1, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	2301      	movs	r3, #1
 8003aca:	68b8      	ldr	r0, [r7, #8]
 8003acc:	f000 f844 	bl	8003b58 <arm_radix8_butterfly_f32>
        break;
 8003ad0:	bf00      	nop
    }

    if ( bitReverseFlag )
 8003ad2:	79bb      	ldrb	r3, [r7, #6]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d007      	beq.n	8003ae8 <arm_cfft_f32+0x104>
        arm_bitreversal_32((uint32_t*)p1,S->bitRevLength,S->pBitRevTable);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	8999      	ldrh	r1, [r3, #12]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	68b8      	ldr	r0, [r7, #8]
 8003ae4:	f7fc fb70 	bl	80001c8 <arm_bitreversal_32>

    if (ifftFlag == 1U)
 8003ae8:	79fb      	ldrb	r3, [r7, #7]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d130      	bne.n	8003b50 <arm_cfft_f32+0x16c>
    {
        invL = 1.0f/(float32_t)L;
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	ee07 3a90 	vmov	s15, r3
 8003af4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003af8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003afc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b00:	edc7 7a04 	vstr	s15, [r7, #16]
        /*  Conjugate and scale output data */
        pSrc = p1;
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++)
 8003b08:	2300      	movs	r3, #0
 8003b0a:	61fb      	str	r3, [r7, #28]
 8003b0c:	e01c      	b.n	8003b48 <arm_cfft_f32+0x164>
        {
            *pSrc++ *=   invL ;
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	1d1a      	adds	r2, r3, #4
 8003b12:	61ba      	str	r2, [r7, #24]
 8003b14:	ed93 7a00 	vldr	s14, [r3]
 8003b18:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b20:	edc3 7a00 	vstr	s15, [r3]
            *pSrc  = -(*pSrc) * invL;
 8003b24:	69bb      	ldr	r3, [r7, #24]
 8003b26:	edd3 7a00 	vldr	s15, [r3]
 8003b2a:	eeb1 7a67 	vneg.f32	s14, s15
 8003b2e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	edc3 7a00 	vstr	s15, [r3]
            pSrc++;
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	3304      	adds	r3, #4
 8003b40:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++)
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	3301      	adds	r3, #1
 8003b46:	61fb      	str	r3, [r7, #28]
 8003b48:	69fa      	ldr	r2, [r7, #28]
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d3de      	bcc.n	8003b0e <arm_cfft_f32+0x12a>
        }
    }
}
 8003b50:	bf00      	nop
 8003b52:	3720      	adds	r7, #32
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
float32_t * pSrc,
uint16_t fftLen,
const float32_t * pCoef,
uint16_t twidCoefModifier)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b0bd      	sub	sp, #244	; 0xf4
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	607a      	str	r2, [r7, #4]
 8003b62:	461a      	mov	r2, r3
 8003b64:	460b      	mov	r3, r1
 8003b66:	817b      	strh	r3, [r7, #10]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	813b      	strh	r3, [r7, #8]
   float32_t t1, t2;
   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;
 8003b6c:	4b09      	ldr	r3, [pc, #36]	; (8003b94 <arm_radix8_butterfly_f32+0x3c>)
 8003b6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

   n2 = fftLen;
 8003b72:	897b      	ldrh	r3, [r7, #10]
 8003b74:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

   do
   {
      n1 = n2;
 8003b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b7c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      n2 = n2 >> 3;
 8003b80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b84:	08db      	lsrs	r3, r3, #3
 8003b86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
      i1 = 0;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003b90:	e002      	b.n	8003b98 <arm_radix8_butterfly_f32+0x40>
 8003b92:	bf00      	nop
 8003b94:	3f3504f3 	.word	0x3f3504f3

      do
      {
         i2 = i1 + n2;
 8003b98:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8003b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ba0:	4413      	add	r3, r2
 8003ba2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
         i3 = i2 + n2;
 8003ba6:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8003baa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bae:	4413      	add	r3, r2
 8003bb0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
         i4 = i3 + n2;
 8003bb4:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003bb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bbc:	4413      	add	r3, r2
 8003bbe:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
         i5 = i4 + n2;
 8003bc2:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8003bc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bca:	4413      	add	r3, r2
 8003bcc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
         i6 = i5 + n2;
 8003bd0:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003bd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bd8:	4413      	add	r3, r2
 8003bda:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
         i7 = i6 + n2;
 8003bde:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003be6:	4413      	add	r3, r2
 8003be8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
         i8 = i7 + n2;
 8003bec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003bf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bf4:	4413      	add	r3, r2
 8003bf6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8003bfa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	68fa      	ldr	r2, [r7, #12]
 8003c02:	4413      	add	r3, r2
 8003c04:	ed93 7a00 	vldr	s14, [r3]
 8003c08:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003c0c:	00db      	lsls	r3, r3, #3
 8003c0e:	68fa      	ldr	r2, [r7, #12]
 8003c10:	4413      	add	r3, r2
 8003c12:	edd3 7a00 	vldr	s15, [r3]
 8003c16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c1a:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8003c1e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003c22:	00db      	lsls	r3, r3, #3
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	4413      	add	r3, r2
 8003c28:	ed93 7a00 	vldr	s14, [r3]
 8003c2c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003c30:	00db      	lsls	r3, r3, #3
 8003c32:	68fa      	ldr	r2, [r7, #12]
 8003c34:	4413      	add	r3, r2
 8003c36:	edd3 7a00 	vldr	s15, [r3]
 8003c3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c3e:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8003c42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	68fa      	ldr	r2, [r7, #12]
 8003c4a:	4413      	add	r3, r2
 8003c4c:	ed93 7a00 	vldr	s14, [r3]
 8003c50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003c54:	00db      	lsls	r3, r3, #3
 8003c56:	68fa      	ldr	r2, [r7, #12]
 8003c58:	4413      	add	r3, r2
 8003c5a:	edd3 7a00 	vldr	s15, [r3]
 8003c5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c62:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8003c66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003c6a:	00db      	lsls	r3, r3, #3
 8003c6c:	68fa      	ldr	r2, [r7, #12]
 8003c6e:	4413      	add	r3, r2
 8003c70:	ed93 7a00 	vldr	s14, [r3]
 8003c74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003c78:	00db      	lsls	r3, r3, #3
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	4413      	add	r3, r2
 8003c7e:	edd3 7a00 	vldr	s15, [r3]
 8003c82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c86:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8003c8a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003c8e:	00db      	lsls	r3, r3, #3
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	4413      	add	r3, r2
 8003c94:	ed93 7a00 	vldr	s14, [r3]
 8003c98:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003c9c:	00db      	lsls	r3, r3, #3
 8003c9e:	68fa      	ldr	r2, [r7, #12]
 8003ca0:	4413      	add	r3, r2
 8003ca2:	edd3 7a00 	vldr	s15, [r3]
 8003ca6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003caa:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8003cae:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	68fa      	ldr	r2, [r7, #12]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	ed93 7a00 	vldr	s14, [r3]
 8003cbc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003cc0:	00db      	lsls	r3, r3, #3
 8003cc2:	68fa      	ldr	r2, [r7, #12]
 8003cc4:	4413      	add	r3, r2
 8003cc6:	edd3 7a00 	vldr	s15, [r3]
 8003cca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cce:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8003cd2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003cd6:	00db      	lsls	r3, r3, #3
 8003cd8:	68fa      	ldr	r2, [r7, #12]
 8003cda:	4413      	add	r3, r2
 8003cdc:	ed93 7a00 	vldr	s14, [r3]
 8003ce0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003ce4:	00db      	lsls	r3, r3, #3
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	4413      	add	r3, r2
 8003cea:	edd3 7a00 	vldr	s15, [r3]
 8003cee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cf2:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 8003cf6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003cfa:	00db      	lsls	r3, r3, #3
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	4413      	add	r3, r2
 8003d00:	ed93 7a00 	vldr	s14, [r3]
 8003d04:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	4413      	add	r3, r2
 8003d0e:	edd3 7a00 	vldr	s15, [r3]
 8003d12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d16:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         t1 = r1 - r3;
 8003d1a:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8003d1e:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8003d22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d26:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r1 = r1 + r3;
 8003d2a:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8003d2e:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8003d32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d36:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r3 = r2 - r4;
 8003d3a:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8003d3e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003d42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d46:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r2 = r2 + r4;
 8003d4a:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8003d4e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003d52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d56:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1] = r1 + r2;
 8003d5a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	4413      	add	r3, r2
 8003d64:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8003d68:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8003d6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d70:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5] = r1 - r2;
 8003d74:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003d78:	00db      	lsls	r3, r3, #3
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	4413      	add	r3, r2
 8003d7e:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8003d82:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8003d86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d8a:	edc3 7a00 	vstr	s15, [r3]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8003d8e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003d92:	00db      	lsls	r3, r3, #3
 8003d94:	3304      	adds	r3, #4
 8003d96:	68fa      	ldr	r2, [r7, #12]
 8003d98:	4413      	add	r3, r2
 8003d9a:	ed93 7a00 	vldr	s14, [r3]
 8003d9e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003da2:	00db      	lsls	r3, r3, #3
 8003da4:	3304      	adds	r3, #4
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	4413      	add	r3, r2
 8003daa:	edd3 7a00 	vldr	s15, [r3]
 8003dae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003db2:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8003db6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003dba:	00db      	lsls	r3, r3, #3
 8003dbc:	3304      	adds	r3, #4
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	4413      	add	r3, r2
 8003dc2:	ed93 7a00 	vldr	s14, [r3]
 8003dc6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003dca:	00db      	lsls	r3, r3, #3
 8003dcc:	3304      	adds	r3, #4
 8003dce:	68fa      	ldr	r2, [r7, #12]
 8003dd0:	4413      	add	r3, r2
 8003dd2:	edd3 7a00 	vldr	s15, [r3]
 8003dd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dda:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8003dde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003de2:	00db      	lsls	r3, r3, #3
 8003de4:	3304      	adds	r3, #4
 8003de6:	68fa      	ldr	r2, [r7, #12]
 8003de8:	4413      	add	r3, r2
 8003dea:	ed93 7a00 	vldr	s14, [r3]
 8003dee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003df2:	00db      	lsls	r3, r3, #3
 8003df4:	3304      	adds	r3, #4
 8003df6:	68fa      	ldr	r2, [r7, #12]
 8003df8:	4413      	add	r3, r2
 8003dfa:	edd3 7a00 	vldr	s15, [r3]
 8003dfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e02:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8003e06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003e0a:	00db      	lsls	r3, r3, #3
 8003e0c:	3304      	adds	r3, #4
 8003e0e:	68fa      	ldr	r2, [r7, #12]
 8003e10:	4413      	add	r3, r2
 8003e12:	ed93 7a00 	vldr	s14, [r3]
 8003e16:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e1a:	00db      	lsls	r3, r3, #3
 8003e1c:	3304      	adds	r3, #4
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	4413      	add	r3, r2
 8003e22:	edd3 7a00 	vldr	s15, [r3]
 8003e26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e2a:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8003e2e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003e32:	00db      	lsls	r3, r3, #3
 8003e34:	3304      	adds	r3, #4
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	4413      	add	r3, r2
 8003e3a:	ed93 7a00 	vldr	s14, [r3]
 8003e3e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003e42:	00db      	lsls	r3, r3, #3
 8003e44:	3304      	adds	r3, #4
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	4413      	add	r3, r2
 8003e4a:	edd3 7a00 	vldr	s15, [r3]
 8003e4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e52:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8003e56:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003e5a:	00db      	lsls	r3, r3, #3
 8003e5c:	3304      	adds	r3, #4
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	4413      	add	r3, r2
 8003e62:	ed93 7a00 	vldr	s14, [r3]
 8003e66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	3304      	adds	r3, #4
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	4413      	add	r3, r2
 8003e72:	edd3 7a00 	vldr	s15, [r3]
 8003e76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e7a:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8003e7e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003e82:	00db      	lsls	r3, r3, #3
 8003e84:	3304      	adds	r3, #4
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	4413      	add	r3, r2
 8003e8a:	ed93 7a00 	vldr	s14, [r3]
 8003e8e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003e92:	00db      	lsls	r3, r3, #3
 8003e94:	3304      	adds	r3, #4
 8003e96:	68fa      	ldr	r2, [r7, #12]
 8003e98:	4413      	add	r3, r2
 8003e9a:	edd3 7a00 	vldr	s15, [r3]
 8003e9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ea2:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 8003ea6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003eaa:	00db      	lsls	r3, r3, #3
 8003eac:	3304      	adds	r3, #4
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	ed93 7a00 	vldr	s14, [r3]
 8003eb6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003eba:	00db      	lsls	r3, r3, #3
 8003ebc:	3304      	adds	r3, #4
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	4413      	add	r3, r2
 8003ec2:	edd3 7a00 	vldr	s15, [r3]
 8003ec6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003eca:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         t2 = r1 - s3;
 8003ece:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8003ed2:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8003ed6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003eda:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         r1 = r1 + s3;
 8003ede:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8003ee2:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8003ee6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003eea:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s3 = r2 - r4;
 8003eee:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8003ef2:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003ef6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003efa:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         r2 = r2 + r4;
 8003efe:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8003f02:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003f06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f0a:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1 + 1] = r1 + r2;
 8003f0e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8003f12:	00db      	lsls	r3, r3, #3
 8003f14:	3304      	adds	r3, #4
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	4413      	add	r3, r2
 8003f1a:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8003f1e:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8003f22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f26:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5 + 1] = r1 - r2;
 8003f2a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003f2e:	00db      	lsls	r3, r3, #3
 8003f30:	3304      	adds	r3, #4
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	4413      	add	r3, r2
 8003f36:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8003f3a:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8003f3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f42:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3]     = t1 + s3;
 8003f46:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	4413      	add	r3, r2
 8003f50:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8003f54:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8003f58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f5c:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7]     = t1 - s3;
 8003f60:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f64:	00db      	lsls	r3, r3, #3
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	4413      	add	r3, r2
 8003f6a:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8003f6e:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8003f72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f76:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3 + 1] = t2 - r3;
 8003f7a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003f7e:	00db      	lsls	r3, r3, #3
 8003f80:	3304      	adds	r3, #4
 8003f82:	68fa      	ldr	r2, [r7, #12]
 8003f84:	4413      	add	r3, r2
 8003f86:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8003f8a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8003f8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f92:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7 + 1] = t2 + r3;
 8003f96:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f9a:	00db      	lsls	r3, r3, #3
 8003f9c:	3304      	adds	r3, #4
 8003f9e:	68fa      	ldr	r2, [r7, #12]
 8003fa0:	4413      	add	r3, r2
 8003fa2:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8003fa6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8003faa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fae:	edc3 7a00 	vstr	s15, [r3]
         r1 = (r6 - r8) * C81;
 8003fb2:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8003fb6:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8003fba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003fbe:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8003fc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fc6:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r6 = (r6 + r8) * C81;
 8003fca:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8003fce:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8003fd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fd6:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8003fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fde:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r2 = (s6 - s8) * C81;
 8003fe2:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8003fe6:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8003fea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003fee:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8003ff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ff6:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = (s6 + s8) * C81;
 8003ffa:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8003ffe:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8004002:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004006:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800400a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800400e:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         t1 = r5 - r1;
 8004012:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8004016:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800401a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800401e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r5 = r5 + r1;
 8004022:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8004026:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800402a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800402e:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r8 = r7 - r6;
 8004032:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8004036:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800403a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800403e:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         r7 = r7 + r6;
 8004042:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8004046:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800404a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800404e:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         t2 = s5 - r2;
 8004052:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8004056:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800405a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800405e:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         s5 = s5 + r2;
 8004062:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8004066:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800406a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800406e:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         s8 = s7 - s6;
 8004072:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8004076:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800407a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800407e:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         s7 = s7 + s6;
 8004082:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8004086:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800408a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800408e:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         pSrc[2 * i2]     = r5 + s7;
 8004092:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	68fa      	ldr	r2, [r7, #12]
 800409a:	4413      	add	r3, r2
 800409c:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80040a0:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80040a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040a8:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8]     = r5 - s7;
 80040ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80040b0:	00db      	lsls	r3, r3, #3
 80040b2:	68fa      	ldr	r2, [r7, #12]
 80040b4:	4413      	add	r3, r2
 80040b6:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80040ba:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80040be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040c2:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6]     = t1 + s8;
 80040c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80040ca:	00db      	lsls	r3, r3, #3
 80040cc:	68fa      	ldr	r2, [r7, #12]
 80040ce:	4413      	add	r3, r2
 80040d0:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 80040d4:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80040d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040dc:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4]     = t1 - s8;
 80040e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	4413      	add	r3, r2
 80040ea:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 80040ee:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80040f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040f6:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i2 + 1] = s5 - r7;
 80040fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80040fe:	00db      	lsls	r3, r3, #3
 8004100:	3304      	adds	r3, #4
 8004102:	68fa      	ldr	r2, [r7, #12]
 8004104:	4413      	add	r3, r2
 8004106:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800410a:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800410e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004112:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8 + 1] = s5 + r7;
 8004116:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800411a:	00db      	lsls	r3, r3, #3
 800411c:	3304      	adds	r3, #4
 800411e:	68fa      	ldr	r2, [r7, #12]
 8004120:	4413      	add	r3, r2
 8004122:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8004126:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800412a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800412e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6 + 1] = t2 - r8;
 8004132:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	3304      	adds	r3, #4
 800413a:	68fa      	ldr	r2, [r7, #12]
 800413c:	4413      	add	r3, r2
 800413e:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8004142:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8004146:	ee77 7a67 	vsub.f32	s15, s14, s15
 800414a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4 + 1] = t2 + r8;
 800414e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	3304      	adds	r3, #4
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	4413      	add	r3, r2
 800415a:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800415e:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8004162:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004166:	edc3 7a00 	vstr	s15, [r3]

         i1 += n1;
 800416a:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800416e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004172:	4413      	add	r3, r2
 8004174:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
      } while (i1 < fftLen);
 8004178:	897b      	ldrh	r3, [r7, #10]
 800417a:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800417e:	429a      	cmp	r2, r3
 8004180:	f4ff ad0a 	bcc.w	8003b98 <arm_radix8_butterfly_f32+0x40>

      if (n2 < 8)
 8004184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004188:	2b07      	cmp	r3, #7
 800418a:	f240 84e3 	bls.w	8004b54 <arm_radix8_butterfly_f32+0xffc>
         break;

      ia1 = 0;
 800418e:	2300      	movs	r3, #0
 8004190:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
      j = 1;
 8004194:	2301      	movs	r3, #1
 8004196:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 800419a:	893b      	ldrh	r3, [r7, #8]
 800419c:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80041a0:	4413      	add	r3, r2
 80041a2:	67fb      	str	r3, [r7, #124]	; 0x7c
         ia1 = id;
 80041a4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80041a6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
         ia2 = ia1 + id;
 80041aa:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80041ae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80041b0:	4413      	add	r3, r2
 80041b2:	67bb      	str	r3, [r7, #120]	; 0x78
         ia3 = ia2 + id;
 80041b4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80041b6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80041b8:	4413      	add	r3, r2
 80041ba:	677b      	str	r3, [r7, #116]	; 0x74
         ia4 = ia3 + id;
 80041bc:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80041be:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80041c0:	4413      	add	r3, r2
 80041c2:	673b      	str	r3, [r7, #112]	; 0x70
         ia5 = ia4 + id;
 80041c4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80041c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80041c8:	4413      	add	r3, r2
 80041ca:	66fb      	str	r3, [r7, #108]	; 0x6c
         ia6 = ia5 + id;
 80041cc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80041ce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80041d0:	4413      	add	r3, r2
 80041d2:	66bb      	str	r3, [r7, #104]	; 0x68
         ia7 = ia6 + id;
 80041d4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80041d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80041d8:	4413      	add	r3, r2
 80041da:	667b      	str	r3, [r7, #100]	; 0x64

         co2 = pCoef[2 * ia1];
 80041dc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80041e0:	00db      	lsls	r3, r3, #3
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	4413      	add	r3, r2
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	663b      	str	r3, [r7, #96]	; 0x60
         co3 = pCoef[2 * ia2];
 80041ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041ec:	00db      	lsls	r3, r3, #3
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	4413      	add	r3, r2
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	65fb      	str	r3, [r7, #92]	; 0x5c
         co4 = pCoef[2 * ia3];
 80041f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041f8:	00db      	lsls	r3, r3, #3
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	4413      	add	r3, r2
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	65bb      	str	r3, [r7, #88]	; 0x58
         co5 = pCoef[2 * ia4];
 8004202:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004204:	00db      	lsls	r3, r3, #3
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	4413      	add	r3, r2
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	657b      	str	r3, [r7, #84]	; 0x54
         co6 = pCoef[2 * ia5];
 800420e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004210:	00db      	lsls	r3, r3, #3
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	4413      	add	r3, r2
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	653b      	str	r3, [r7, #80]	; 0x50
         co7 = pCoef[2 * ia6];
 800421a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800421c:	00db      	lsls	r3, r3, #3
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	4413      	add	r3, r2
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	64fb      	str	r3, [r7, #76]	; 0x4c
         co8 = pCoef[2 * ia7];
 8004226:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	4413      	add	r3, r2
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	64bb      	str	r3, [r7, #72]	; 0x48
         si2 = pCoef[2 * ia1 + 1];
 8004232:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8004236:	00db      	lsls	r3, r3, #3
 8004238:	3304      	adds	r3, #4
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	4413      	add	r3, r2
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	647b      	str	r3, [r7, #68]	; 0x44
         si3 = pCoef[2 * ia2 + 1];
 8004242:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004244:	00db      	lsls	r3, r3, #3
 8004246:	3304      	adds	r3, #4
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	4413      	add	r3, r2
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	643b      	str	r3, [r7, #64]	; 0x40
         si4 = pCoef[2 * ia3 + 1];
 8004250:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004252:	00db      	lsls	r3, r3, #3
 8004254:	3304      	adds	r3, #4
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	4413      	add	r3, r2
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	63fb      	str	r3, [r7, #60]	; 0x3c
         si5 = pCoef[2 * ia4 + 1];
 800425e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004260:	00db      	lsls	r3, r3, #3
 8004262:	3304      	adds	r3, #4
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	4413      	add	r3, r2
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	63bb      	str	r3, [r7, #56]	; 0x38
         si6 = pCoef[2 * ia5 + 1];
 800426c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800426e:	00db      	lsls	r3, r3, #3
 8004270:	3304      	adds	r3, #4
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	4413      	add	r3, r2
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	637b      	str	r3, [r7, #52]	; 0x34
         si7 = pCoef[2 * ia6 + 1];
 800427a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800427c:	00db      	lsls	r3, r3, #3
 800427e:	3304      	adds	r3, #4
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	4413      	add	r3, r2
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	633b      	str	r3, [r7, #48]	; 0x30
         si8 = pCoef[2 * ia7 + 1];
 8004288:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800428a:	00db      	lsls	r3, r3, #3
 800428c:	3304      	adds	r3, #4
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	4413      	add	r3, r2
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	62fb      	str	r3, [r7, #44]	; 0x2c

         i1 = j;
 8004296:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800429a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

         do
         {
            /*  index calculation for the input */
            i2 = i1 + n2;
 800429e:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80042a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042a6:	4413      	add	r3, r2
 80042a8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
            i3 = i2 + n2;
 80042ac:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80042b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042b4:	4413      	add	r3, r2
 80042b6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
            i4 = i3 + n2;
 80042ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80042be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042c2:	4413      	add	r3, r2
 80042c4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
            i5 = i4 + n2;
 80042c8:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80042cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042d0:	4413      	add	r3, r2
 80042d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
            i6 = i5 + n2;
 80042d6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80042da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042de:	4413      	add	r3, r2
 80042e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            i7 = i6 + n2;
 80042e4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80042e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042ec:	4413      	add	r3, r2
 80042ee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
            i8 = i7 + n2;
 80042f2:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80042f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042fa:	4413      	add	r3, r2
 80042fc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8004300:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004304:	00db      	lsls	r3, r3, #3
 8004306:	68fa      	ldr	r2, [r7, #12]
 8004308:	4413      	add	r3, r2
 800430a:	ed93 7a00 	vldr	s14, [r3]
 800430e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004312:	00db      	lsls	r3, r3, #3
 8004314:	68fa      	ldr	r2, [r7, #12]
 8004316:	4413      	add	r3, r2
 8004318:	edd3 7a00 	vldr	s15, [r3]
 800431c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004320:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8004324:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004328:	00db      	lsls	r3, r3, #3
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	4413      	add	r3, r2
 800432e:	ed93 7a00 	vldr	s14, [r3]
 8004332:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004336:	00db      	lsls	r3, r3, #3
 8004338:	68fa      	ldr	r2, [r7, #12]
 800433a:	4413      	add	r3, r2
 800433c:	edd3 7a00 	vldr	s15, [r3]
 8004340:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004344:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8004348:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800434c:	00db      	lsls	r3, r3, #3
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	4413      	add	r3, r2
 8004352:	ed93 7a00 	vldr	s14, [r3]
 8004356:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800435a:	00db      	lsls	r3, r3, #3
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	4413      	add	r3, r2
 8004360:	edd3 7a00 	vldr	s15, [r3]
 8004364:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004368:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 800436c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004370:	00db      	lsls	r3, r3, #3
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	4413      	add	r3, r2
 8004376:	ed93 7a00 	vldr	s14, [r3]
 800437a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800437e:	00db      	lsls	r3, r3, #3
 8004380:	68fa      	ldr	r2, [r7, #12]
 8004382:	4413      	add	r3, r2
 8004384:	edd3 7a00 	vldr	s15, [r3]
 8004388:	ee77 7a67 	vsub.f32	s15, s14, s15
 800438c:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8004390:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004394:	00db      	lsls	r3, r3, #3
 8004396:	68fa      	ldr	r2, [r7, #12]
 8004398:	4413      	add	r3, r2
 800439a:	ed93 7a00 	vldr	s14, [r3]
 800439e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80043a2:	00db      	lsls	r3, r3, #3
 80043a4:	68fa      	ldr	r2, [r7, #12]
 80043a6:	4413      	add	r3, r2
 80043a8:	edd3 7a00 	vldr	s15, [r3]
 80043ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043b0:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 80043b4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80043b8:	00db      	lsls	r3, r3, #3
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	4413      	add	r3, r2
 80043be:	ed93 7a00 	vldr	s14, [r3]
 80043c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80043c6:	00db      	lsls	r3, r3, #3
 80043c8:	68fa      	ldr	r2, [r7, #12]
 80043ca:	4413      	add	r3, r2
 80043cc:	edd3 7a00 	vldr	s15, [r3]
 80043d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043d4:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 80043d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80043dc:	00db      	lsls	r3, r3, #3
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	4413      	add	r3, r2
 80043e2:	ed93 7a00 	vldr	s14, [r3]
 80043e6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80043ea:	00db      	lsls	r3, r3, #3
 80043ec:	68fa      	ldr	r2, [r7, #12]
 80043ee:	4413      	add	r3, r2
 80043f0:	edd3 7a00 	vldr	s15, [r3]
 80043f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043f8:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 80043fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004400:	00db      	lsls	r3, r3, #3
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	4413      	add	r3, r2
 8004406:	ed93 7a00 	vldr	s14, [r3]
 800440a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800440e:	00db      	lsls	r3, r3, #3
 8004410:	68fa      	ldr	r2, [r7, #12]
 8004412:	4413      	add	r3, r2
 8004414:	edd3 7a00 	vldr	s15, [r3]
 8004418:	ee77 7a67 	vsub.f32	s15, s14, s15
 800441c:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            t1 = r1 - r3;
 8004420:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8004424:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8004428:	ee77 7a67 	vsub.f32	s15, s14, s15
 800442c:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r1 = r1 + r3;
 8004430:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8004434:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8004438:	ee77 7a27 	vadd.f32	s15, s14, s15
 800443c:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r3 = r2 - r4;
 8004440:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8004444:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8004448:	ee77 7a67 	vsub.f32	s15, s14, s15
 800444c:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r2 = r2 + r4;
 8004450:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8004454:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8004458:	ee77 7a27 	vadd.f32	s15, s14, s15
 800445c:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            pSrc[2 * i1] = r1 + r2;
 8004460:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	4413      	add	r3, r2
 800446a:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800446e:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8004472:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004476:	edc3 7a00 	vstr	s15, [r3]
            r2 = r1 - r2;
 800447a:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800447e:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8004482:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004486:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 800448a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800448e:	00db      	lsls	r3, r3, #3
 8004490:	3304      	adds	r3, #4
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	4413      	add	r3, r2
 8004496:	ed93 7a00 	vldr	s14, [r3]
 800449a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	3304      	adds	r3, #4
 80044a2:	68fa      	ldr	r2, [r7, #12]
 80044a4:	4413      	add	r3, r2
 80044a6:	edd3 7a00 	vldr	s15, [r3]
 80044aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044ae:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 80044b2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80044b6:	00db      	lsls	r3, r3, #3
 80044b8:	3304      	adds	r3, #4
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	4413      	add	r3, r2
 80044be:	ed93 7a00 	vldr	s14, [r3]
 80044c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	3304      	adds	r3, #4
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	4413      	add	r3, r2
 80044ce:	edd3 7a00 	vldr	s15, [r3]
 80044d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044d6:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 80044da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80044de:	00db      	lsls	r3, r3, #3
 80044e0:	3304      	adds	r3, #4
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	4413      	add	r3, r2
 80044e6:	ed93 7a00 	vldr	s14, [r3]
 80044ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80044ee:	00db      	lsls	r3, r3, #3
 80044f0:	3304      	adds	r3, #4
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	4413      	add	r3, r2
 80044f6:	edd3 7a00 	vldr	s15, [r3]
 80044fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044fe:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8004502:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	3304      	adds	r3, #4
 800450a:	68fa      	ldr	r2, [r7, #12]
 800450c:	4413      	add	r3, r2
 800450e:	ed93 7a00 	vldr	s14, [r3]
 8004512:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004516:	00db      	lsls	r3, r3, #3
 8004518:	3304      	adds	r3, #4
 800451a:	68fa      	ldr	r2, [r7, #12]
 800451c:	4413      	add	r3, r2
 800451e:	edd3 7a00 	vldr	s15, [r3]
 8004522:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004526:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 800452a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	3304      	adds	r3, #4
 8004532:	68fa      	ldr	r2, [r7, #12]
 8004534:	4413      	add	r3, r2
 8004536:	ed93 7a00 	vldr	s14, [r3]
 800453a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800453e:	00db      	lsls	r3, r3, #3
 8004540:	3304      	adds	r3, #4
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	4413      	add	r3, r2
 8004546:	edd3 7a00 	vldr	s15, [r3]
 800454a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800454e:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8004552:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	3304      	adds	r3, #4
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	4413      	add	r3, r2
 800455e:	ed93 7a00 	vldr	s14, [r3]
 8004562:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004566:	00db      	lsls	r3, r3, #3
 8004568:	3304      	adds	r3, #4
 800456a:	68fa      	ldr	r2, [r7, #12]
 800456c:	4413      	add	r3, r2
 800456e:	edd3 7a00 	vldr	s15, [r3]
 8004572:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004576:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 800457a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800457e:	00db      	lsls	r3, r3, #3
 8004580:	3304      	adds	r3, #4
 8004582:	68fa      	ldr	r2, [r7, #12]
 8004584:	4413      	add	r3, r2
 8004586:	ed93 7a00 	vldr	s14, [r3]
 800458a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800458e:	00db      	lsls	r3, r3, #3
 8004590:	3304      	adds	r3, #4
 8004592:	68fa      	ldr	r2, [r7, #12]
 8004594:	4413      	add	r3, r2
 8004596:	edd3 7a00 	vldr	s15, [r3]
 800459a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800459e:	edc7 7a08 	vstr	s15, [r7, #32]
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 80045a2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80045a6:	00db      	lsls	r3, r3, #3
 80045a8:	3304      	adds	r3, #4
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	4413      	add	r3, r2
 80045ae:	ed93 7a00 	vldr	s14, [r3]
 80045b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80045b6:	00db      	lsls	r3, r3, #3
 80045b8:	3304      	adds	r3, #4
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	4413      	add	r3, r2
 80045be:	edd3 7a00 	vldr	s15, [r3]
 80045c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045c6:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            t2 = s1 - s3;
 80045ca:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80045ce:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80045d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045d6:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s1 = s1 + s3;
 80045da:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80045de:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80045e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80045e6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s3 = s2 - s4;
 80045ea:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80045ee:	edd7 7a08 	vldr	s15, [r7, #32]
 80045f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045f6:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s2 = s2 + s4;
 80045fa:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80045fe:	edd7 7a08 	vldr	s15, [r7, #32]
 8004602:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004606:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            r1 = t1 + s3;
 800460a:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800460e:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8004612:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004616:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            t1 = t1 - s3;
 800461a:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800461e:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8004622:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004626:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            pSrc[2 * i1 + 1] = s1 + s2;
 800462a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800462e:	00db      	lsls	r3, r3, #3
 8004630:	3304      	adds	r3, #4
 8004632:	68fa      	ldr	r2, [r7, #12]
 8004634:	4413      	add	r3, r2
 8004636:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800463a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800463e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004642:	edc3 7a00 	vstr	s15, [r3]
            s2 = s1 - s2;
 8004646:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800464a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800464e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004652:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s1 = t2 - r3;
 8004656:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800465a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800465e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004662:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            t2 = t2 + r3;
 8004666:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800466a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800466e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004672:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co5 * r2;
 8004676:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800467a:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800467e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004682:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si5 * s2;
 8004686:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800468a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800468e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004692:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co5 * s2;
 8004696:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800469a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800469e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046a2:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si5 * r2;
 80046a6:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80046aa:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80046ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046b2:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i5]     = p1 + p2;
 80046b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80046ba:	00db      	lsls	r3, r3, #3
 80046bc:	68fa      	ldr	r2, [r7, #12]
 80046be:	4413      	add	r3, r2
 80046c0:	ed97 7a07 	vldr	s14, [r7, #28]
 80046c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80046c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046cc:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i5 + 1] = p3 - p4;
 80046d0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80046d4:	00db      	lsls	r3, r3, #3
 80046d6:	3304      	adds	r3, #4
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	4413      	add	r3, r2
 80046dc:	ed97 7a05 	vldr	s14, [r7, #20]
 80046e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80046e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046e8:	edc3 7a00 	vstr	s15, [r3]
            p1 = co3 * r1;
 80046ec:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80046f0:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80046f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046f8:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si3 * s1;
 80046fc:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8004700:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004704:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004708:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co3 * s1;
 800470c:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8004710:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004714:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004718:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si3 * r1;
 800471c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8004720:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8004724:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004728:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i3]     = p1 + p2;
 800472c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004730:	00db      	lsls	r3, r3, #3
 8004732:	68fa      	ldr	r2, [r7, #12]
 8004734:	4413      	add	r3, r2
 8004736:	ed97 7a07 	vldr	s14, [r7, #28]
 800473a:	edd7 7a06 	vldr	s15, [r7, #24]
 800473e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004742:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i3 + 1] = p3 - p4;
 8004746:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800474a:	00db      	lsls	r3, r3, #3
 800474c:	3304      	adds	r3, #4
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	4413      	add	r3, r2
 8004752:	ed97 7a05 	vldr	s14, [r7, #20]
 8004756:	edd7 7a04 	vldr	s15, [r7, #16]
 800475a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800475e:	edc3 7a00 	vstr	s15, [r3]
            p1 = co7 * t1;
 8004762:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8004766:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800476a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800476e:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si7 * t2;
 8004772:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8004776:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800477a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800477e:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co7 * t2;
 8004782:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8004786:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800478a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800478e:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si7 * t1;
 8004792:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8004796:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800479a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800479e:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i7]     = p1 + p2;
 80047a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80047a6:	00db      	lsls	r3, r3, #3
 80047a8:	68fa      	ldr	r2, [r7, #12]
 80047aa:	4413      	add	r3, r2
 80047ac:	ed97 7a07 	vldr	s14, [r7, #28]
 80047b0:	edd7 7a06 	vldr	s15, [r7, #24]
 80047b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047b8:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i7 + 1] = p3 - p4;
 80047bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80047c0:	00db      	lsls	r3, r3, #3
 80047c2:	3304      	adds	r3, #4
 80047c4:	68fa      	ldr	r2, [r7, #12]
 80047c6:	4413      	add	r3, r2
 80047c8:	ed97 7a05 	vldr	s14, [r7, #20]
 80047cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80047d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047d4:	edc3 7a00 	vstr	s15, [r3]
            r1 = (r6 - r8) * C81;
 80047d8:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80047dc:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80047e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047e4:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 80047e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047ec:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r6 = (r6 + r8) * C81;
 80047f0:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80047f4:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80047f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047fc:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8004800:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004804:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            s1 = (s6 - s8) * C81;
 8004808:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800480c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8004810:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004814:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8004818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800481c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s6 = (s6 + s8) * C81;
 8004820:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8004824:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8004828:	ee77 7a27 	vadd.f32	s15, s14, s15
 800482c:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8004830:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004834:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t1 = r5 - r1;
 8004838:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800483c:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8004840:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004844:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r5 = r5 + r1;
 8004848:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800484c:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8004850:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004854:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r8 = r7 - r6;
 8004858:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800485c:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8004860:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004864:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            r7 = r7 + r6;
 8004868:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800486c:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8004870:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004874:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            t2 = s5 - s1;
 8004878:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800487c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004880:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004884:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s5 = s5 + s1;
 8004888:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800488c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004890:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004894:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s8 = s7 - s6;
 8004898:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800489c:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80048a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048a4:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            s7 = s7 + s6;
 80048a8:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 80048ac:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80048b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048b4:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            r1 = r5 + s7;
 80048b8:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80048bc:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80048c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048c4:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = r5 - s7;
 80048c8:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80048cc:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80048d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048d4:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r6 = t1 + s8;
 80048d8:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 80048dc:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80048e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048e4:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            t1 = t1 - s8;
 80048e8:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 80048ec:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80048f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048f4:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            s1 = s5 - r7;
 80048f8:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 80048fc:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8004900:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004904:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = s5 + r7;
 8004908:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800490c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8004910:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004914:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s6 = t2 - r8;
 8004918:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800491c:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8004920:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004924:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t2 = t2 + r8;
 8004928:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800492c:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8004930:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004934:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co2 * r1;
 8004938:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800493c:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8004940:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004944:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si2 * s1;
 8004948:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800494c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004950:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004954:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co2 * s1;
 8004958:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800495c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004960:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004964:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si2 * r1;
 8004968:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800496c:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8004970:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004974:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i2]     = p1 + p2;
 8004978:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800497c:	00db      	lsls	r3, r3, #3
 800497e:	68fa      	ldr	r2, [r7, #12]
 8004980:	4413      	add	r3, r2
 8004982:	ed97 7a07 	vldr	s14, [r7, #28]
 8004986:	edd7 7a06 	vldr	s15, [r7, #24]
 800498a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800498e:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i2 + 1] = p3 - p4;
 8004992:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004996:	00db      	lsls	r3, r3, #3
 8004998:	3304      	adds	r3, #4
 800499a:	68fa      	ldr	r2, [r7, #12]
 800499c:	4413      	add	r3, r2
 800499e:	ed97 7a05 	vldr	s14, [r7, #20]
 80049a2:	edd7 7a04 	vldr	s15, [r7, #16]
 80049a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049aa:	edc3 7a00 	vstr	s15, [r3]
            p1 = co8 * r5;
 80049ae:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80049b2:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80049b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ba:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si8 * s5;
 80049be:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80049c2:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80049c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ca:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co8 * s5;
 80049ce:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80049d2:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80049d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049da:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si8 * r5;
 80049de:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80049e2:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80049e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ea:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i8]     = p1 + p2;
 80049ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80049f2:	00db      	lsls	r3, r3, #3
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	4413      	add	r3, r2
 80049f8:	ed97 7a07 	vldr	s14, [r7, #28]
 80049fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8004a00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a04:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i8 + 1] = p3 - p4;
 8004a08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	3304      	adds	r3, #4
 8004a10:	68fa      	ldr	r2, [r7, #12]
 8004a12:	4413      	add	r3, r2
 8004a14:	ed97 7a05 	vldr	s14, [r7, #20]
 8004a18:	edd7 7a04 	vldr	s15, [r7, #16]
 8004a1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a20:	edc3 7a00 	vstr	s15, [r3]
            p1 = co6 * r6;
 8004a24:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8004a28:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8004a2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a30:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si6 * s6;
 8004a34:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8004a38:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8004a3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a40:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co6 * s6;
 8004a44:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8004a48:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8004a4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a50:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si6 * r6;
 8004a54:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8004a58:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8004a5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a60:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i6]     = p1 + p2;
 8004a64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004a68:	00db      	lsls	r3, r3, #3
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	4413      	add	r3, r2
 8004a6e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004a72:	edd7 7a06 	vldr	s15, [r7, #24]
 8004a76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a7a:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i6 + 1] = p3 - p4;
 8004a7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004a82:	00db      	lsls	r3, r3, #3
 8004a84:	3304      	adds	r3, #4
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	4413      	add	r3, r2
 8004a8a:	ed97 7a05 	vldr	s14, [r7, #20]
 8004a8e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004a92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a96:	edc3 7a00 	vstr	s15, [r3]
            p1 = co4 * t1;
 8004a9a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8004a9e:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8004aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aa6:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si4 * t2;
 8004aaa:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8004aae:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8004ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ab6:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co4 * t2;
 8004aba:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8004abe:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8004ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ac6:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si4 * t1;
 8004aca:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8004ace:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8004ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ad6:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i4]     = p1 + p2;
 8004ada:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004ade:	00db      	lsls	r3, r3, #3
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	ed97 7a07 	vldr	s14, [r7, #28]
 8004ae8:	edd7 7a06 	vldr	s15, [r7, #24]
 8004aec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004af0:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i4 + 1] = p3 - p4;
 8004af4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004af8:	00db      	lsls	r3, r3, #3
 8004afa:	3304      	adds	r3, #4
 8004afc:	68fa      	ldr	r2, [r7, #12]
 8004afe:	4413      	add	r3, r2
 8004b00:	ed97 7a05 	vldr	s14, [r7, #20]
 8004b04:	edd7 7a04 	vldr	s15, [r7, #16]
 8004b08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b0c:	edc3 7a00 	vstr	s15, [r3]

            i1 += n1;
 8004b10:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8004b14:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004b18:	4413      	add	r3, r2
 8004b1a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         } while (i1 < fftLen);
 8004b1e:	897b      	ldrh	r3, [r7, #10]
 8004b20:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8004b24:	429a      	cmp	r2, r3
 8004b26:	f4ff abba 	bcc.w	800429e <arm_radix8_butterfly_f32+0x746>

         j++;
 8004b2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b2e:	3301      	adds	r3, #1
 8004b30:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      } while (j < n2);
 8004b34:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004b38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	f4ff ab2c 	bcc.w	800419a <arm_radix8_butterfly_f32+0x642>

      twidCoefModifier <<= 3;
 8004b42:	893b      	ldrh	r3, [r7, #8]
 8004b44:	00db      	lsls	r3, r3, #3
 8004b46:	813b      	strh	r3, [r7, #8]
   } while (n2 > 7);
 8004b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b4c:	2b07      	cmp	r3, #7
 8004b4e:	f63f a813 	bhi.w	8003b78 <arm_radix8_butterfly_f32+0x20>
}
 8004b52:	e000      	b.n	8004b56 <arm_radix8_butterfly_f32+0xffe>
         break;
 8004b54:	bf00      	nop
}
 8004b56:	bf00      	nop
 8004b58:	37f4      	adds	r7, #244	; 0xf4
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop

08004b64 <stage_rfft_f32>:
#include "arm_math.h"

void stage_rfft_f32(
  arm_rfft_fast_instance_f32 * S,
  float32_t * p, float32_t * pOut)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b095      	sub	sp, #84	; 0x54
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	607a      	str	r2, [r7, #4]
   uint32_t  k;								   /* Loop Counter                     */
   float32_t twR, twI;						   /* RFFT Twiddle coefficients        */
   float32_t * pCoeff = S->pTwiddleRFFT;  /* Points to RFFT Twiddle factors   */
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	695b      	ldr	r3, [r3, #20]
 8004b74:	64bb      	str	r3, [r7, #72]	; 0x48
   float32_t *pA = p;						   /* increasing pointer               */
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	647b      	str	r3, [r7, #68]	; 0x44
   float32_t *pB = p;						   /* decreasing pointer               */
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	643b      	str	r3, [r7, #64]	; 0x40
   float32_t xAR, xAI, xBR, xBI;				/* temporary variables              */
   float32_t t1a, t1b;				         /* temporary variables              */
   float32_t p0, p1, p2, p3;				   /* temporary variables              */


   k = (S->Sint).fftLen - 1;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	881b      	ldrh	r3, [r3, #0]
 8004b82:	3b01      	subs	r3, #1
 8004b84:	64fb      	str	r3, [r7, #76]	; 0x4c

   /* Pack first and last sample of the frequency domain together */

   xBR = pB[0];
 8004b86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
   xBI = pB[1];
 8004b8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	63bb      	str	r3, [r7, #56]	; 0x38
   xAR = pA[0];
 8004b92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	637b      	str	r3, [r7, #52]	; 0x34
   xAI = pA[1];
 8004b98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	633b      	str	r3, [r7, #48]	; 0x30

   twR = *pCoeff++ ;
 8004b9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ba0:	1d1a      	adds	r2, r3, #4
 8004ba2:	64ba      	str	r2, [r7, #72]	; 0x48
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
   twI = *pCoeff++ ;
 8004ba8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004baa:	1d1a      	adds	r2, r3, #4
 8004bac:	64ba      	str	r2, [r7, #72]	; 0x48
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	62bb      	str	r3, [r7, #40]	; 0x28

   // U1 = XA(1) + XB(1); % It is real
   t1a = xBR + xAR  ;
 8004bb2:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8004bb6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8004bba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bbe:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

   // U2 = XB(1) - XA(1); % It is imaginary
   t1b = xBI + xAI  ;
 8004bc2:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004bc6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8004bca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bce:	edc7 7a08 	vstr	s15, [r7, #32]

   // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
   // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
   *pOut++ = 0.5f * ( t1a + t1b );
 8004bd2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004bd6:	edd7 7a08 	vldr	s15, [r7, #32]
 8004bda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	1d1a      	adds	r2, r3, #4
 8004be2:	607a      	str	r2, [r7, #4]
 8004be4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004be8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004bec:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( t1a - t1b );
 8004bf0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004bf4:	edd7 7a08 	vldr	s15, [r7, #32]
 8004bf8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	1d1a      	adds	r2, r3, #4
 8004c00:	607a      	str	r2, [r7, #4]
 8004c02:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004c06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c0a:	edc3 7a00 	vstr	s15, [r3]

   // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
   pB  = p + 2*k;
 8004c0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c10:	00db      	lsls	r3, r3, #3
 8004c12:	68ba      	ldr	r2, [r7, #8]
 8004c14:	4413      	add	r3, r2
 8004c16:	643b      	str	r3, [r7, #64]	; 0x40
   pA += 2;
 8004c18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c1a:	3308      	adds	r3, #8
 8004c1c:	647b      	str	r3, [r7, #68]	; 0x44
         end
         XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(1) - XB(1))));
         X = XA;
      */

      xBI = pB[1];
 8004c1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	63bb      	str	r3, [r7, #56]	; 0x38
      xBR = pB[0];
 8004c24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	63fb      	str	r3, [r7, #60]	; 0x3c
      xAR = pA[0];
 8004c2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	637b      	str	r3, [r7, #52]	; 0x34
      xAI = pA[1];
 8004c30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	633b      	str	r3, [r7, #48]	; 0x30

      twR = *pCoeff++;
 8004c36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c38:	1d1a      	adds	r2, r3, #4
 8004c3a:	64ba      	str	r2, [r7, #72]	; 0x48
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
      twI = *pCoeff++;
 8004c40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c42:	1d1a      	adds	r2, r3, #4
 8004c44:	64ba      	str	r2, [r7, #72]	; 0x48
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	62bb      	str	r3, [r7, #40]	; 0x28

      t1a = xBR - xAR ;
 8004c4a:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8004c4e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8004c52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c56:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t1b = xBI + xAI ;
 8004c5a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004c5e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8004c62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c66:	edc7 7a08 	vstr	s15, [r7, #32]

      // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
      // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
      p0 = twR * t1a;
 8004c6a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8004c6e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c76:	edc7 7a07 	vstr	s15, [r7, #28]
      p1 = twI * t1a;
 8004c7a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004c7e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004c82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c86:	edc7 7a06 	vstr	s15, [r7, #24]
      p2 = twR * t1b;
 8004c8a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8004c8e:	edd7 7a08 	vldr	s15, [r7, #32]
 8004c92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c96:	edc7 7a05 	vstr	s15, [r7, #20]
      p3 = twI * t1b;
 8004c9a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004c9e:	edd7 7a08 	vldr	s15, [r7, #32]
 8004ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ca6:	edc7 7a04 	vstr	s15, [r7, #16]

      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 8004caa:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8004cae:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8004cb2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004cb6:	edd7 7a07 	vldr	s15, [r7, #28]
 8004cba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004cbe:	edd7 7a04 	vldr	s15, [r7, #16]
 8004cc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	1d1a      	adds	r2, r3, #4
 8004cca:	607a      	str	r2, [r7, #4]
 8004ccc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004cd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cd4:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 8004cd8:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8004cdc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8004ce0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004ce4:	edd7 7a06 	vldr	s15, [r7, #24]
 8004ce8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004cec:	edd7 7a05 	vldr	s15, [r7, #20]
 8004cf0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	1d1a      	adds	r2, r3, #4
 8004cf8:	607a      	str	r2, [r7, #4]
 8004cfa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004cfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d02:	edc3 7a00 	vstr	s15, [r3]

      pA += 2;
 8004d06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d08:	3308      	adds	r3, #8
 8004d0a:	647b      	str	r3, [r7, #68]	; 0x44
      pB -= 2;
 8004d0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d0e:	3b08      	subs	r3, #8
 8004d10:	643b      	str	r3, [r7, #64]	; 0x40
      k--;
 8004d12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d14:	3b01      	subs	r3, #1
 8004d16:	64fb      	str	r3, [r7, #76]	; 0x4c
   } while (k > 0U);
 8004d18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	f47f af7f 	bne.w	8004c1e <stage_rfft_f32+0xba>
}
 8004d20:	bf00      	nop
 8004d22:	bf00      	nop
 8004d24:	3754      	adds	r7, #84	; 0x54
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr

08004d2e <merge_rfft_f32>:

/* Prepares data for inverse cfft */
void merge_rfft_f32(
arm_rfft_fast_instance_f32 * S,
float32_t * p, float32_t * pOut)
{
 8004d2e:	b480      	push	{r7}
 8004d30:	b095      	sub	sp, #84	; 0x54
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	60f8      	str	r0, [r7, #12]
 8004d36:	60b9      	str	r1, [r7, #8]
 8004d38:	607a      	str	r2, [r7, #4]
   uint32_t  k;								/* Loop Counter                     */
   float32_t twR, twI;						/* RFFT Twiddle coefficients        */
   float32_t *pCoeff = S->pTwiddleRFFT;		/* Points to RFFT Twiddle factors   */
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	64bb      	str	r3, [r7, #72]	; 0x48
   float32_t *pA = p;						/* increasing pointer               */
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	647b      	str	r3, [r7, #68]	; 0x44
   float32_t *pB = p;						/* decreasing pointer               */
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	643b      	str	r3, [r7, #64]	; 0x40
   float32_t xAR, xAI, xBR, xBI;			/* temporary variables              */
   float32_t t1a, t1b, r, s, t, u;			/* temporary variables              */

   k = (S->Sint).fftLen - 1;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	881b      	ldrh	r3, [r3, #0]
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	64fb      	str	r3, [r7, #76]	; 0x4c

   xAR = pA[0];
 8004d50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	63fb      	str	r3, [r7, #60]	; 0x3c
   xAI = pA[1];
 8004d56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	63bb      	str	r3, [r7, #56]	; 0x38

   pCoeff += 2 ;
 8004d5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d5e:	3308      	adds	r3, #8
 8004d60:	64bb      	str	r3, [r7, #72]	; 0x48

   *pOut++ = 0.5f * ( xAR + xAI );
 8004d62:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8004d66:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8004d6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	1d1a      	adds	r2, r3, #4
 8004d72:	607a      	str	r2, [r7, #4]
 8004d74:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004d78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d7c:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( xAR - xAI );
 8004d80:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8004d84:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8004d88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	1d1a      	adds	r2, r3, #4
 8004d90:	607a      	str	r2, [r7, #4]
 8004d92:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004d96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d9a:	edc3 7a00 	vstr	s15, [r3]

   pB  =  p + 2*k ;
 8004d9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004da0:	00db      	lsls	r3, r3, #3
 8004da2:	68ba      	ldr	r2, [r7, #8]
 8004da4:	4413      	add	r3, r2
 8004da6:	643b      	str	r3, [r7, #64]	; 0x40
   pA +=  2	   ;
 8004da8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004daa:	3308      	adds	r3, #8
 8004dac:	647b      	str	r3, [r7, #68]	; 0x44

   while (k > 0U)
 8004dae:	e07c      	b.n	8004eaa <merge_rfft_f32+0x17c>
   {
      /* G is half of the frequency complex spectrum */
      //for k = 2:N
      //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
      xBI =   pB[1]    ;
 8004db0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	637b      	str	r3, [r7, #52]	; 0x34
      xBR =   pB[0]    ;
 8004db6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	633b      	str	r3, [r7, #48]	; 0x30
      xAR =  pA[0];
 8004dbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	63fb      	str	r3, [r7, #60]	; 0x3c
      xAI =  pA[1];
 8004dc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	63bb      	str	r3, [r7, #56]	; 0x38

      twR = *pCoeff++;
 8004dc8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004dca:	1d1a      	adds	r2, r3, #4
 8004dcc:	64ba      	str	r2, [r7, #72]	; 0x48
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
      twI = *pCoeff++;
 8004dd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004dd4:	1d1a      	adds	r2, r3, #4
 8004dd6:	64ba      	str	r2, [r7, #72]	; 0x48
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	62bb      	str	r3, [r7, #40]	; 0x28

      t1a = xAR - xBR ;
 8004ddc:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8004de0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8004de4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004de8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t1b = xAI + xBI ;
 8004dec:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004df0:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8004df4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004df8:	edc7 7a08 	vstr	s15, [r7, #32]

      r = twR * t1a;
 8004dfc:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8004e00:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004e04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e08:	edc7 7a07 	vstr	s15, [r7, #28]
      s = twI * t1b;
 8004e0c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004e10:	edd7 7a08 	vldr	s15, [r7, #32]
 8004e14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e18:	edc7 7a06 	vstr	s15, [r7, #24]
      t = twI * t1a;
 8004e1c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004e20:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004e24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e28:	edc7 7a05 	vstr	s15, [r7, #20]
      u = twR * t1b;
 8004e2c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8004e30:	edd7 7a08 	vldr	s15, [r7, #32]
 8004e34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e38:	edc7 7a04 	vstr	s15, [r7, #16]

      // real(tw * (xA - xB)) = twR * (xAR - xBR) - twI * (xAI - xBI);
      // imag(tw * (xA - xB)) = twI * (xAR - xBR) + twR * (xAI - xBI);
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 8004e3c:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8004e40:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8004e44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e48:	edd7 7a07 	vldr	s15, [r7, #28]
 8004e4c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004e50:	edd7 7a06 	vldr	s15, [r7, #24]
 8004e54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	1d1a      	adds	r2, r3, #4
 8004e5c:	607a      	str	r2, [r7, #4]
 8004e5e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004e62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e66:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 8004e6a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004e6e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8004e72:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004e76:	edd7 7a05 	vldr	s15, [r7, #20]
 8004e7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e7e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004e82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	1d1a      	adds	r2, r3, #4
 8004e8a:	607a      	str	r2, [r7, #4]
 8004e8c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004e90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e94:	edc3 7a00 	vstr	s15, [r3]

      pA += 2;
 8004e98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e9a:	3308      	adds	r3, #8
 8004e9c:	647b      	str	r3, [r7, #68]	; 0x44
      pB -= 2;
 8004e9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ea0:	3b08      	subs	r3, #8
 8004ea2:	643b      	str	r3, [r7, #64]	; 0x40
      k--;
 8004ea4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	64fb      	str	r3, [r7, #76]	; 0x4c
   while (k > 0U)
 8004eaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f47f af7f 	bne.w	8004db0 <merge_rfft_f32+0x82>
   }

}
 8004eb2:	bf00      	nop
 8004eb4:	bf00      	nop
 8004eb6:	3754      	adds	r7, #84	; 0x54
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <arm_rfft_fast_f32>:

void arm_rfft_fast_f32(
arm_rfft_fast_instance_f32 * S,
float32_t * p, float32_t * pOut,
uint8_t ifftFlag)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b086      	sub	sp, #24
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	607a      	str	r2, [r7, #4]
 8004ecc:	70fb      	strb	r3, [r7, #3]
   arm_cfft_instance_f32 * Sint = &(S->Sint);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	617b      	str	r3, [r7, #20]
   Sint->fftLen = S->fftLenRFFT / 2;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	8a1b      	ldrh	r3, [r3, #16]
 8004ed6:	085b      	lsrs	r3, r3, #1
 8004ed8:	b29a      	uxth	r2, r3
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	801a      	strh	r2, [r3, #0]

   /* Calculation of Real FFT */
   if (ifftFlag)
 8004ede:	78fb      	ldrb	r3, [r7, #3]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00b      	beq.n	8004efc <arm_rfft_fast_f32+0x3c>
   {
      /*  Real FFT compression */
      merge_rfft_f32(S, p, pOut);
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	68b9      	ldr	r1, [r7, #8]
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f7ff ff20 	bl	8004d2e <merge_rfft_f32>

      /* Complex radix-4 IFFT process */
      arm_cfft_f32( Sint, pOut, ifftFlag, 1);
 8004eee:	78fa      	ldrb	r2, [r7, #3]
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	6879      	ldr	r1, [r7, #4]
 8004ef4:	6978      	ldr	r0, [r7, #20]
 8004ef6:	f7fe fd75 	bl	80039e4 <arm_cfft_f32>
      arm_cfft_f32( Sint, p, ifftFlag, 1);

      /*  Real FFT extraction */
      stage_rfft_f32(S, p, pOut);
   }
}
 8004efa:	e00a      	b.n	8004f12 <arm_rfft_fast_f32+0x52>
      arm_cfft_f32( Sint, p, ifftFlag, 1);
 8004efc:	78fa      	ldrb	r2, [r7, #3]
 8004efe:	2301      	movs	r3, #1
 8004f00:	68b9      	ldr	r1, [r7, #8]
 8004f02:	6978      	ldr	r0, [r7, #20]
 8004f04:	f7fe fd6e 	bl	80039e4 <arm_cfft_f32>
      stage_rfft_f32(S, p, pOut);
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	68b9      	ldr	r1, [r7, #8]
 8004f0c:	68f8      	ldr	r0, [r7, #12]
 8004f0e:	f7ff fe29 	bl	8004b64 <stage_rfft_f32>
}
 8004f12:	bf00      	nop
 8004f14:	3718      	adds	r7, #24
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
	...

08004f1c <arm_rfft_fast_init_f32>:
* This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.
*/
arm_status arm_rfft_fast_init_f32(
  arm_rfft_fast_instance_f32 * S,
  uint16_t fftLen)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b085      	sub	sp, #20
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	460b      	mov	r3, r1
 8004f26:	807b      	strh	r3, [r7, #2]
  arm_cfft_instance_f32 * Sint;
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	73fb      	strb	r3, [r7, #15]
  /*  Initialise the FFT length */
  Sint = &(S->Sint);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	60bb      	str	r3, [r7, #8]
  Sint->fftLen = fftLen/2;
 8004f30:	887b      	ldrh	r3, [r7, #2]
 8004f32:	085b      	lsrs	r3, r3, #1
 8004f34:	b29a      	uxth	r2, r3
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	801a      	strh	r2, [r3, #0]
  S->fftLenRFFT = fftLen;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	887a      	ldrh	r2, [r7, #2]
 8004f3e:	821a      	strh	r2, [r3, #16]

  /*  Initializations of structure parameters depending on the FFT length */
  switch (Sint->fftLen)
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	881b      	ldrh	r3, [r3, #0]
 8004f44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f48:	d023      	beq.n	8004f92 <arm_rfft_fast_init_f32+0x76>
 8004f4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f4e:	f300 808c 	bgt.w	800506a <arm_rfft_fast_init_f32+0x14e>
 8004f52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f56:	d02a      	beq.n	8004fae <arm_rfft_fast_init_f32+0x92>
 8004f58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f5c:	f300 8085 	bgt.w	800506a <arm_rfft_fast_init_f32+0x14e>
 8004f60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f64:	d031      	beq.n	8004fca <arm_rfft_fast_init_f32+0xae>
 8004f66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f6a:	dc7e      	bgt.n	800506a <arm_rfft_fast_init_f32+0x14e>
 8004f6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f70:	d039      	beq.n	8004fe6 <arm_rfft_fast_init_f32+0xca>
 8004f72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f76:	dc78      	bgt.n	800506a <arm_rfft_fast_init_f32+0x14e>
 8004f78:	2b80      	cmp	r3, #128	; 0x80
 8004f7a:	d042      	beq.n	8005002 <arm_rfft_fast_init_f32+0xe6>
 8004f7c:	2b80      	cmp	r3, #128	; 0x80
 8004f7e:	dc74      	bgt.n	800506a <arm_rfft_fast_init_f32+0x14e>
 8004f80:	2b40      	cmp	r3, #64	; 0x40
 8004f82:	d04b      	beq.n	800501c <arm_rfft_fast_init_f32+0x100>
 8004f84:	2b40      	cmp	r3, #64	; 0x40
 8004f86:	dc70      	bgt.n	800506a <arm_rfft_fast_init_f32+0x14e>
 8004f88:	2b10      	cmp	r3, #16
 8004f8a:	d061      	beq.n	8005050 <arm_rfft_fast_init_f32+0x134>
 8004f8c:	2b20      	cmp	r3, #32
 8004f8e:	d052      	beq.n	8005036 <arm_rfft_fast_init_f32+0x11a>
 8004f90:	e06b      	b.n	800506a <arm_rfft_fast_init_f32+0x14e>
  {
  case 2048U:
    /*  Initializations of structure parameters for 2048 point FFT */
    /*  Initialise the bit reversal table length */
    Sint->bitRevLength = ARMBITREVINDEXTABLE_2048_TABLE_LENGTH;
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	f44f 626e 	mov.w	r2, #3808	; 0xee0
 8004f98:	819a      	strh	r2, [r3, #12]
    /*  Initialise the bit reversal table pointer */
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable2048;
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	4a38      	ldr	r2, [pc, #224]	; (8005080 <arm_rfft_fast_init_f32+0x164>)
 8004f9e:	609a      	str	r2, [r3, #8]
    /*  Initialise the Twiddle coefficient pointers */
		Sint->pTwiddle     = (float32_t *) twiddleCoef_2048;
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	4a38      	ldr	r2, [pc, #224]	; (8005084 <arm_rfft_fast_init_f32+0x168>)
 8004fa4:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_4096;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a37      	ldr	r2, [pc, #220]	; (8005088 <arm_rfft_fast_init_f32+0x16c>)
 8004faa:	615a      	str	r2, [r3, #20]
    break;
 8004fac:	e060      	b.n	8005070 <arm_rfft_fast_init_f32+0x154>
  case 1024U:
    Sint->bitRevLength = ARMBITREVINDEXTABLE_1024_TABLE_LENGTH;
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8004fb4:	819a      	strh	r2, [r3, #12]
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable1024;
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	4a34      	ldr	r2, [pc, #208]	; (800508c <arm_rfft_fast_init_f32+0x170>)
 8004fba:	609a      	str	r2, [r3, #8]
		Sint->pTwiddle     = (float32_t *) twiddleCoef_1024;
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	4a34      	ldr	r2, [pc, #208]	; (8005090 <arm_rfft_fast_init_f32+0x174>)
 8004fc0:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_2048;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a33      	ldr	r2, [pc, #204]	; (8005094 <arm_rfft_fast_init_f32+0x178>)
 8004fc6:	615a      	str	r2, [r3, #20]
    break;
 8004fc8:	e052      	b.n	8005070 <arm_rfft_fast_init_f32+0x154>
  case 512U:
    Sint->bitRevLength = ARMBITREVINDEXTABLE_512_TABLE_LENGTH;
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8004fd0:	819a      	strh	r2, [r3, #12]
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable512;
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	4a30      	ldr	r2, [pc, #192]	; (8005098 <arm_rfft_fast_init_f32+0x17c>)
 8004fd6:	609a      	str	r2, [r3, #8]
		Sint->pTwiddle     = (float32_t *) twiddleCoef_512;
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	4a30      	ldr	r2, [pc, #192]	; (800509c <arm_rfft_fast_init_f32+0x180>)
 8004fdc:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_1024;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a2f      	ldr	r2, [pc, #188]	; (80050a0 <arm_rfft_fast_init_f32+0x184>)
 8004fe2:	615a      	str	r2, [r3, #20]
    break;
 8004fe4:	e044      	b.n	8005070 <arm_rfft_fast_init_f32+0x154>
  case 256U:
    Sint->bitRevLength = ARMBITREVINDEXTABLE_256_TABLE_LENGTH;
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8004fec:	819a      	strh	r2, [r3, #12]
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable256;
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	4a2c      	ldr	r2, [pc, #176]	; (80050a4 <arm_rfft_fast_init_f32+0x188>)
 8004ff2:	609a      	str	r2, [r3, #8]
		Sint->pTwiddle     = (float32_t *) twiddleCoef_256;
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	4a2c      	ldr	r2, [pc, #176]	; (80050a8 <arm_rfft_fast_init_f32+0x18c>)
 8004ff8:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_512;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a2b      	ldr	r2, [pc, #172]	; (80050ac <arm_rfft_fast_init_f32+0x190>)
 8004ffe:	615a      	str	r2, [r3, #20]
    break;
 8005000:	e036      	b.n	8005070 <arm_rfft_fast_init_f32+0x154>
  case 128U:
    Sint->bitRevLength = ARMBITREVINDEXTABLE_128_TABLE_LENGTH;
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	22d0      	movs	r2, #208	; 0xd0
 8005006:	819a      	strh	r2, [r3, #12]
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable128;
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	4a29      	ldr	r2, [pc, #164]	; (80050b0 <arm_rfft_fast_init_f32+0x194>)
 800500c:	609a      	str	r2, [r3, #8]
		Sint->pTwiddle     = (float32_t *) twiddleCoef_128;
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	4a28      	ldr	r2, [pc, #160]	; (80050b4 <arm_rfft_fast_init_f32+0x198>)
 8005012:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_256;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a28      	ldr	r2, [pc, #160]	; (80050b8 <arm_rfft_fast_init_f32+0x19c>)
 8005018:	615a      	str	r2, [r3, #20]
    break;
 800501a:	e029      	b.n	8005070 <arm_rfft_fast_init_f32+0x154>
  case 64U:
    Sint->bitRevLength = ARMBITREVINDEXTABLE_64_TABLE_LENGTH;
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	2238      	movs	r2, #56	; 0x38
 8005020:	819a      	strh	r2, [r3, #12]
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable64;
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	4a25      	ldr	r2, [pc, #148]	; (80050bc <arm_rfft_fast_init_f32+0x1a0>)
 8005026:	609a      	str	r2, [r3, #8]
		Sint->pTwiddle     = (float32_t *) twiddleCoef_64;
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	4a25      	ldr	r2, [pc, #148]	; (80050c0 <arm_rfft_fast_init_f32+0x1a4>)
 800502c:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_128;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a24      	ldr	r2, [pc, #144]	; (80050c4 <arm_rfft_fast_init_f32+0x1a8>)
 8005032:	615a      	str	r2, [r3, #20]
    break;
 8005034:	e01c      	b.n	8005070 <arm_rfft_fast_init_f32+0x154>
  case 32U:
    Sint->bitRevLength = ARMBITREVINDEXTABLE_32_TABLE_LENGTH;
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2230      	movs	r2, #48	; 0x30
 800503a:	819a      	strh	r2, [r3, #12]
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable32;
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	4a22      	ldr	r2, [pc, #136]	; (80050c8 <arm_rfft_fast_init_f32+0x1ac>)
 8005040:	609a      	str	r2, [r3, #8]
		Sint->pTwiddle     = (float32_t *) twiddleCoef_32;
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	4a21      	ldr	r2, [pc, #132]	; (80050cc <arm_rfft_fast_init_f32+0x1b0>)
 8005046:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_64;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a21      	ldr	r2, [pc, #132]	; (80050d0 <arm_rfft_fast_init_f32+0x1b4>)
 800504c:	615a      	str	r2, [r3, #20]
    break;
 800504e:	e00f      	b.n	8005070 <arm_rfft_fast_init_f32+0x154>
  case 16U:
    Sint->bitRevLength = ARMBITREVINDEXTABLE_16_TABLE_LENGTH;
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	2214      	movs	r2, #20
 8005054:	819a      	strh	r2, [r3, #12]
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable16;
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	4a1e      	ldr	r2, [pc, #120]	; (80050d4 <arm_rfft_fast_init_f32+0x1b8>)
 800505a:	609a      	str	r2, [r3, #8]
		Sint->pTwiddle     = (float32_t *) twiddleCoef_16;
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	4a1e      	ldr	r2, [pc, #120]	; (80050d8 <arm_rfft_fast_init_f32+0x1bc>)
 8005060:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_32;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a1d      	ldr	r2, [pc, #116]	; (80050dc <arm_rfft_fast_init_f32+0x1c0>)
 8005066:	615a      	str	r2, [r3, #20]
    break;
 8005068:	e002      	b.n	8005070 <arm_rfft_fast_init_f32+0x154>
  default:
    /*  Reporting argument error if fftSize is not valid value */
    status = ARM_MATH_ARGUMENT_ERROR;
 800506a:	23ff      	movs	r3, #255	; 0xff
 800506c:	73fb      	strb	r3, [r7, #15]
    break;
 800506e:	bf00      	nop
  }

  return (status);
 8005070:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005074:	4618      	mov	r0, r3
 8005076:	3714      	adds	r7, #20
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr
 8005080:	08014438 	.word	0x08014438
 8005084:	0800eca0 	.word	0x0800eca0
 8005088:	0801a178 	.word	0x0801a178
 800508c:	08013628 	.word	0x08013628
 8005090:	0800cca0 	.word	0x0800cca0
 8005094:	08018178 	.word	0x08018178
 8005098:	080132a8 	.word	0x080132a8
 800509c:	0800bca0 	.word	0x0800bca0
 80050a0:	08017178 	.word	0x08017178
 80050a4:	08012f38 	.word	0x08012f38
 80050a8:	0800b4a0 	.word	0x0800b4a0
 80050ac:	08016978 	.word	0x08016978
 80050b0:	08012d98 	.word	0x08012d98
 80050b4:	0800b0a0 	.word	0x0800b0a0
 80050b8:	08016578 	.word	0x08016578
 80050bc:	08012d28 	.word	0x08012d28
 80050c0:	0800aea0 	.word	0x0800aea0
 80050c4:	08016378 	.word	0x08016378
 80050c8:	08012cc8 	.word	0x08012cc8
 80050cc:	0800ada0 	.word	0x0800ada0
 80050d0:	08016278 	.word	0x08016278
 80050d4:	08012ca0 	.word	0x08012ca0
 80050d8:	0800ad20 	.word	0x0800ad20
 80050dc:	080161f8 	.word	0x080161f8

080050e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80050e4:	4b0e      	ldr	r3, [pc, #56]	; (8005120 <HAL_Init+0x40>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a0d      	ldr	r2, [pc, #52]	; (8005120 <HAL_Init+0x40>)
 80050ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80050ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80050f0:	4b0b      	ldr	r3, [pc, #44]	; (8005120 <HAL_Init+0x40>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a0a      	ldr	r2, [pc, #40]	; (8005120 <HAL_Init+0x40>)
 80050f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80050fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80050fc:	4b08      	ldr	r3, [pc, #32]	; (8005120 <HAL_Init+0x40>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a07      	ldr	r2, [pc, #28]	; (8005120 <HAL_Init+0x40>)
 8005102:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005106:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005108:	2003      	movs	r0, #3
 800510a:	f000 f94f 	bl	80053ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800510e:	2000      	movs	r0, #0
 8005110:	f000 f808 	bl	8005124 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005114:	f7fc fa76 	bl	8001604 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	40023c00 	.word	0x40023c00

08005124 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b082      	sub	sp, #8
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800512c:	4b12      	ldr	r3, [pc, #72]	; (8005178 <HAL_InitTick+0x54>)
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	4b12      	ldr	r3, [pc, #72]	; (800517c <HAL_InitTick+0x58>)
 8005132:	781b      	ldrb	r3, [r3, #0]
 8005134:	4619      	mov	r1, r3
 8005136:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800513a:	fbb3 f3f1 	udiv	r3, r3, r1
 800513e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005142:	4618      	mov	r0, r3
 8005144:	f000 f967 	bl	8005416 <HAL_SYSTICK_Config>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d001      	beq.n	8005152 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e00e      	b.n	8005170 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2b0f      	cmp	r3, #15
 8005156:	d80a      	bhi.n	800516e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005158:	2200      	movs	r2, #0
 800515a:	6879      	ldr	r1, [r7, #4]
 800515c:	f04f 30ff 	mov.w	r0, #4294967295
 8005160:	f000 f92f 	bl	80053c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005164:	4a06      	ldr	r2, [pc, #24]	; (8005180 <HAL_InitTick+0x5c>)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800516a:	2300      	movs	r3, #0
 800516c:	e000      	b.n	8005170 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
}
 8005170:	4618      	mov	r0, r3
 8005172:	3708      	adds	r7, #8
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	20000008 	.word	0x20000008
 800517c:	20000010 	.word	0x20000010
 8005180:	2000000c 	.word	0x2000000c

08005184 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005184:	b480      	push	{r7}
 8005186:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005188:	4b06      	ldr	r3, [pc, #24]	; (80051a4 <HAL_IncTick+0x20>)
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	461a      	mov	r2, r3
 800518e:	4b06      	ldr	r3, [pc, #24]	; (80051a8 <HAL_IncTick+0x24>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4413      	add	r3, r2
 8005194:	4a04      	ldr	r2, [pc, #16]	; (80051a8 <HAL_IncTick+0x24>)
 8005196:	6013      	str	r3, [r2, #0]
}
 8005198:	bf00      	nop
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr
 80051a2:	bf00      	nop
 80051a4:	20000010 	.word	0x20000010
 80051a8:	200061fc 	.word	0x200061fc

080051ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80051ac:	b480      	push	{r7}
 80051ae:	af00      	add	r7, sp, #0
  return uwTick;
 80051b0:	4b03      	ldr	r3, [pc, #12]	; (80051c0 <HAL_GetTick+0x14>)
 80051b2:	681b      	ldr	r3, [r3, #0]
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	46bd      	mov	sp, r7
 80051b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051bc:	4770      	bx	lr
 80051be:	bf00      	nop
 80051c0:	200061fc 	.word	0x200061fc

080051c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b084      	sub	sp, #16
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80051cc:	f7ff ffee 	bl	80051ac <HAL_GetTick>
 80051d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051dc:	d005      	beq.n	80051ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80051de:	4b0a      	ldr	r3, [pc, #40]	; (8005208 <HAL_Delay+0x44>)
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	461a      	mov	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	4413      	add	r3, r2
 80051e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80051ea:	bf00      	nop
 80051ec:	f7ff ffde 	bl	80051ac <HAL_GetTick>
 80051f0:	4602      	mov	r2, r0
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d8f7      	bhi.n	80051ec <HAL_Delay+0x28>
  {
  }
}
 80051fc:	bf00      	nop
 80051fe:	bf00      	nop
 8005200:	3710      	adds	r7, #16
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
 8005206:	bf00      	nop
 8005208:	20000010 	.word	0x20000010

0800520c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800520c:	b480      	push	{r7}
 800520e:	b085      	sub	sp, #20
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f003 0307 	and.w	r3, r3, #7
 800521a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800521c:	4b0c      	ldr	r3, [pc, #48]	; (8005250 <__NVIC_SetPriorityGrouping+0x44>)
 800521e:	68db      	ldr	r3, [r3, #12]
 8005220:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005222:	68ba      	ldr	r2, [r7, #8]
 8005224:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005228:	4013      	ands	r3, r2
 800522a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005234:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005238:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800523c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800523e:	4a04      	ldr	r2, [pc, #16]	; (8005250 <__NVIC_SetPriorityGrouping+0x44>)
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	60d3      	str	r3, [r2, #12]
}
 8005244:	bf00      	nop
 8005246:	3714      	adds	r7, #20
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr
 8005250:	e000ed00 	.word	0xe000ed00

08005254 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005254:	b480      	push	{r7}
 8005256:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005258:	4b04      	ldr	r3, [pc, #16]	; (800526c <__NVIC_GetPriorityGrouping+0x18>)
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	0a1b      	lsrs	r3, r3, #8
 800525e:	f003 0307 	and.w	r3, r3, #7
}
 8005262:	4618      	mov	r0, r3
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr
 800526c:	e000ed00 	.word	0xe000ed00

08005270 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005270:	b480      	push	{r7}
 8005272:	b083      	sub	sp, #12
 8005274:	af00      	add	r7, sp, #0
 8005276:	4603      	mov	r3, r0
 8005278:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800527a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800527e:	2b00      	cmp	r3, #0
 8005280:	db0b      	blt.n	800529a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005282:	79fb      	ldrb	r3, [r7, #7]
 8005284:	f003 021f 	and.w	r2, r3, #31
 8005288:	4907      	ldr	r1, [pc, #28]	; (80052a8 <__NVIC_EnableIRQ+0x38>)
 800528a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800528e:	095b      	lsrs	r3, r3, #5
 8005290:	2001      	movs	r0, #1
 8005292:	fa00 f202 	lsl.w	r2, r0, r2
 8005296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800529a:	bf00      	nop
 800529c:	370c      	adds	r7, #12
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
 80052a6:	bf00      	nop
 80052a8:	e000e100 	.word	0xe000e100

080052ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b083      	sub	sp, #12
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	4603      	mov	r3, r0
 80052b4:	6039      	str	r1, [r7, #0]
 80052b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	db0a      	blt.n	80052d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	b2da      	uxtb	r2, r3
 80052c4:	490c      	ldr	r1, [pc, #48]	; (80052f8 <__NVIC_SetPriority+0x4c>)
 80052c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052ca:	0112      	lsls	r2, r2, #4
 80052cc:	b2d2      	uxtb	r2, r2
 80052ce:	440b      	add	r3, r1
 80052d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80052d4:	e00a      	b.n	80052ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	b2da      	uxtb	r2, r3
 80052da:	4908      	ldr	r1, [pc, #32]	; (80052fc <__NVIC_SetPriority+0x50>)
 80052dc:	79fb      	ldrb	r3, [r7, #7]
 80052de:	f003 030f 	and.w	r3, r3, #15
 80052e2:	3b04      	subs	r3, #4
 80052e4:	0112      	lsls	r2, r2, #4
 80052e6:	b2d2      	uxtb	r2, r2
 80052e8:	440b      	add	r3, r1
 80052ea:	761a      	strb	r2, [r3, #24]
}
 80052ec:	bf00      	nop
 80052ee:	370c      	adds	r7, #12
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr
 80052f8:	e000e100 	.word	0xe000e100
 80052fc:	e000ed00 	.word	0xe000ed00

08005300 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005300:	b480      	push	{r7}
 8005302:	b089      	sub	sp, #36	; 0x24
 8005304:	af00      	add	r7, sp, #0
 8005306:	60f8      	str	r0, [r7, #12]
 8005308:	60b9      	str	r1, [r7, #8]
 800530a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f003 0307 	and.w	r3, r3, #7
 8005312:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005314:	69fb      	ldr	r3, [r7, #28]
 8005316:	f1c3 0307 	rsb	r3, r3, #7
 800531a:	2b04      	cmp	r3, #4
 800531c:	bf28      	it	cs
 800531e:	2304      	movcs	r3, #4
 8005320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	3304      	adds	r3, #4
 8005326:	2b06      	cmp	r3, #6
 8005328:	d902      	bls.n	8005330 <NVIC_EncodePriority+0x30>
 800532a:	69fb      	ldr	r3, [r7, #28]
 800532c:	3b03      	subs	r3, #3
 800532e:	e000      	b.n	8005332 <NVIC_EncodePriority+0x32>
 8005330:	2300      	movs	r3, #0
 8005332:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005334:	f04f 32ff 	mov.w	r2, #4294967295
 8005338:	69bb      	ldr	r3, [r7, #24]
 800533a:	fa02 f303 	lsl.w	r3, r2, r3
 800533e:	43da      	mvns	r2, r3
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	401a      	ands	r2, r3
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005348:	f04f 31ff 	mov.w	r1, #4294967295
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	fa01 f303 	lsl.w	r3, r1, r3
 8005352:	43d9      	mvns	r1, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005358:	4313      	orrs	r3, r2
         );
}
 800535a:	4618      	mov	r0, r3
 800535c:	3724      	adds	r7, #36	; 0x24
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
	...

08005368 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b082      	sub	sp, #8
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	3b01      	subs	r3, #1
 8005374:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005378:	d301      	bcc.n	800537e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800537a:	2301      	movs	r3, #1
 800537c:	e00f      	b.n	800539e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800537e:	4a0a      	ldr	r2, [pc, #40]	; (80053a8 <SysTick_Config+0x40>)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	3b01      	subs	r3, #1
 8005384:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005386:	210f      	movs	r1, #15
 8005388:	f04f 30ff 	mov.w	r0, #4294967295
 800538c:	f7ff ff8e 	bl	80052ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005390:	4b05      	ldr	r3, [pc, #20]	; (80053a8 <SysTick_Config+0x40>)
 8005392:	2200      	movs	r2, #0
 8005394:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005396:	4b04      	ldr	r3, [pc, #16]	; (80053a8 <SysTick_Config+0x40>)
 8005398:	2207      	movs	r2, #7
 800539a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800539c:	2300      	movs	r3, #0
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3708      	adds	r7, #8
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	e000e010 	.word	0xe000e010

080053ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f7ff ff29 	bl	800520c <__NVIC_SetPriorityGrouping>
}
 80053ba:	bf00      	nop
 80053bc:	3708      	adds	r7, #8
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}

080053c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b086      	sub	sp, #24
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	4603      	mov	r3, r0
 80053ca:	60b9      	str	r1, [r7, #8]
 80053cc:	607a      	str	r2, [r7, #4]
 80053ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80053d0:	2300      	movs	r3, #0
 80053d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80053d4:	f7ff ff3e 	bl	8005254 <__NVIC_GetPriorityGrouping>
 80053d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	68b9      	ldr	r1, [r7, #8]
 80053de:	6978      	ldr	r0, [r7, #20]
 80053e0:	f7ff ff8e 	bl	8005300 <NVIC_EncodePriority>
 80053e4:	4602      	mov	r2, r0
 80053e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053ea:	4611      	mov	r1, r2
 80053ec:	4618      	mov	r0, r3
 80053ee:	f7ff ff5d 	bl	80052ac <__NVIC_SetPriority>
}
 80053f2:	bf00      	nop
 80053f4:	3718      	adds	r7, #24
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}

080053fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053fa:	b580      	push	{r7, lr}
 80053fc:	b082      	sub	sp, #8
 80053fe:	af00      	add	r7, sp, #0
 8005400:	4603      	mov	r3, r0
 8005402:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005408:	4618      	mov	r0, r3
 800540a:	f7ff ff31 	bl	8005270 <__NVIC_EnableIRQ>
}
 800540e:	bf00      	nop
 8005410:	3708      	adds	r7, #8
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}

08005416 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005416:	b580      	push	{r7, lr}
 8005418:	b082      	sub	sp, #8
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f7ff ffa2 	bl	8005368 <SysTick_Config>
 8005424:	4603      	mov	r3, r0
}
 8005426:	4618      	mov	r0, r3
 8005428:	3708      	adds	r7, #8
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
	...

08005430 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2b04      	cmp	r3, #4
 800543c:	d106      	bne.n	800544c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800543e:	4b09      	ldr	r3, [pc, #36]	; (8005464 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a08      	ldr	r2, [pc, #32]	; (8005464 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005444:	f043 0304 	orr.w	r3, r3, #4
 8005448:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800544a:	e005      	b.n	8005458 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800544c:	4b05      	ldr	r3, [pc, #20]	; (8005464 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a04      	ldr	r2, [pc, #16]	; (8005464 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005452:	f023 0304 	bic.w	r3, r3, #4
 8005456:	6013      	str	r3, [r2, #0]
}
 8005458:	bf00      	nop
 800545a:	370c      	adds	r7, #12
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr
 8005464:	e000e010 	.word	0xe000e010

08005468 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005474:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005476:	f7ff fe99 	bl	80051ac <HAL_GetTick>
 800547a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005482:	b2db      	uxtb	r3, r3
 8005484:	2b02      	cmp	r3, #2
 8005486:	d008      	beq.n	800549a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2280      	movs	r2, #128	; 0x80
 800548c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e052      	b.n	8005540 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f022 0216 	bic.w	r2, r2, #22
 80054a8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	695a      	ldr	r2, [r3, #20]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80054b8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d103      	bne.n	80054ca <HAL_DMA_Abort+0x62>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d007      	beq.n	80054da <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f022 0208 	bic.w	r2, r2, #8
 80054d8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f022 0201 	bic.w	r2, r2, #1
 80054e8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054ea:	e013      	b.n	8005514 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80054ec:	f7ff fe5e 	bl	80051ac <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	2b05      	cmp	r3, #5
 80054f8:	d90c      	bls.n	8005514 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2220      	movs	r2, #32
 80054fe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2203      	movs	r2, #3
 8005504:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005510:	2303      	movs	r3, #3
 8005512:	e015      	b.n	8005540 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 0301 	and.w	r3, r3, #1
 800551e:	2b00      	cmp	r3, #0
 8005520:	d1e4      	bne.n	80054ec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005526:	223f      	movs	r2, #63	; 0x3f
 8005528:	409a      	lsls	r2, r3
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2201      	movs	r2, #1
 8005532:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800553e:	2300      	movs	r3, #0
}
 8005540:	4618      	mov	r0, r3
 8005542:	3710      	adds	r7, #16
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}

08005548 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005556:	b2db      	uxtb	r3, r3
 8005558:	2b02      	cmp	r3, #2
 800555a:	d004      	beq.n	8005566 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2280      	movs	r2, #128	; 0x80
 8005560:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e00c      	b.n	8005580 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2205      	movs	r2, #5
 800556a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f022 0201 	bic.w	r2, r2, #1
 800557c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	370c      	adds	r7, #12
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr

0800558c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800558c:	b480      	push	{r7}
 800558e:	b089      	sub	sp, #36	; 0x24
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
 8005594:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005596:	2300      	movs	r3, #0
 8005598:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800559a:	2300      	movs	r3, #0
 800559c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800559e:	2300      	movs	r3, #0
 80055a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80055a2:	2300      	movs	r3, #0
 80055a4:	61fb      	str	r3, [r7, #28]
 80055a6:	e16b      	b.n	8005880 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80055a8:	2201      	movs	r2, #1
 80055aa:	69fb      	ldr	r3, [r7, #28]
 80055ac:	fa02 f303 	lsl.w	r3, r2, r3
 80055b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	4013      	ands	r3, r2
 80055ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80055bc:	693a      	ldr	r2, [r7, #16]
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	429a      	cmp	r2, r3
 80055c2:	f040 815a 	bne.w	800587a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	f003 0303 	and.w	r3, r3, #3
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d005      	beq.n	80055de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80055da:	2b02      	cmp	r3, #2
 80055dc:	d130      	bne.n	8005640 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	005b      	lsls	r3, r3, #1
 80055e8:	2203      	movs	r2, #3
 80055ea:	fa02 f303 	lsl.w	r3, r2, r3
 80055ee:	43db      	mvns	r3, r3
 80055f0:	69ba      	ldr	r2, [r7, #24]
 80055f2:	4013      	ands	r3, r2
 80055f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	68da      	ldr	r2, [r3, #12]
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	005b      	lsls	r3, r3, #1
 80055fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005602:	69ba      	ldr	r2, [r7, #24]
 8005604:	4313      	orrs	r3, r2
 8005606:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	69ba      	ldr	r2, [r7, #24]
 800560c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005614:	2201      	movs	r2, #1
 8005616:	69fb      	ldr	r3, [r7, #28]
 8005618:	fa02 f303 	lsl.w	r3, r2, r3
 800561c:	43db      	mvns	r3, r3
 800561e:	69ba      	ldr	r2, [r7, #24]
 8005620:	4013      	ands	r3, r2
 8005622:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	091b      	lsrs	r3, r3, #4
 800562a:	f003 0201 	and.w	r2, r3, #1
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	fa02 f303 	lsl.w	r3, r2, r3
 8005634:	69ba      	ldr	r2, [r7, #24]
 8005636:	4313      	orrs	r3, r2
 8005638:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	69ba      	ldr	r2, [r7, #24]
 800563e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	f003 0303 	and.w	r3, r3, #3
 8005648:	2b03      	cmp	r3, #3
 800564a:	d017      	beq.n	800567c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005652:	69fb      	ldr	r3, [r7, #28]
 8005654:	005b      	lsls	r3, r3, #1
 8005656:	2203      	movs	r2, #3
 8005658:	fa02 f303 	lsl.w	r3, r2, r3
 800565c:	43db      	mvns	r3, r3
 800565e:	69ba      	ldr	r2, [r7, #24]
 8005660:	4013      	ands	r3, r2
 8005662:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	689a      	ldr	r2, [r3, #8]
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	005b      	lsls	r3, r3, #1
 800566c:	fa02 f303 	lsl.w	r3, r2, r3
 8005670:	69ba      	ldr	r2, [r7, #24]
 8005672:	4313      	orrs	r3, r2
 8005674:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	69ba      	ldr	r2, [r7, #24]
 800567a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	f003 0303 	and.w	r3, r3, #3
 8005684:	2b02      	cmp	r3, #2
 8005686:	d123      	bne.n	80056d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	08da      	lsrs	r2, r3, #3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	3208      	adds	r2, #8
 8005690:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005694:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	f003 0307 	and.w	r3, r3, #7
 800569c:	009b      	lsls	r3, r3, #2
 800569e:	220f      	movs	r2, #15
 80056a0:	fa02 f303 	lsl.w	r3, r2, r3
 80056a4:	43db      	mvns	r3, r3
 80056a6:	69ba      	ldr	r2, [r7, #24]
 80056a8:	4013      	ands	r3, r2
 80056aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	691a      	ldr	r2, [r3, #16]
 80056b0:	69fb      	ldr	r3, [r7, #28]
 80056b2:	f003 0307 	and.w	r3, r3, #7
 80056b6:	009b      	lsls	r3, r3, #2
 80056b8:	fa02 f303 	lsl.w	r3, r2, r3
 80056bc:	69ba      	ldr	r2, [r7, #24]
 80056be:	4313      	orrs	r3, r2
 80056c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	08da      	lsrs	r2, r3, #3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	3208      	adds	r2, #8
 80056ca:	69b9      	ldr	r1, [r7, #24]
 80056cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	005b      	lsls	r3, r3, #1
 80056da:	2203      	movs	r2, #3
 80056dc:	fa02 f303 	lsl.w	r3, r2, r3
 80056e0:	43db      	mvns	r3, r3
 80056e2:	69ba      	ldr	r2, [r7, #24]
 80056e4:	4013      	ands	r3, r2
 80056e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f003 0203 	and.w	r2, r3, #3
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	005b      	lsls	r3, r3, #1
 80056f4:	fa02 f303 	lsl.w	r3, r2, r3
 80056f8:	69ba      	ldr	r2, [r7, #24]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	69ba      	ldr	r2, [r7, #24]
 8005702:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800570c:	2b00      	cmp	r3, #0
 800570e:	f000 80b4 	beq.w	800587a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005712:	2300      	movs	r3, #0
 8005714:	60fb      	str	r3, [r7, #12]
 8005716:	4b60      	ldr	r3, [pc, #384]	; (8005898 <HAL_GPIO_Init+0x30c>)
 8005718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800571a:	4a5f      	ldr	r2, [pc, #380]	; (8005898 <HAL_GPIO_Init+0x30c>)
 800571c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005720:	6453      	str	r3, [r2, #68]	; 0x44
 8005722:	4b5d      	ldr	r3, [pc, #372]	; (8005898 <HAL_GPIO_Init+0x30c>)
 8005724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005726:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800572a:	60fb      	str	r3, [r7, #12]
 800572c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800572e:	4a5b      	ldr	r2, [pc, #364]	; (800589c <HAL_GPIO_Init+0x310>)
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	089b      	lsrs	r3, r3, #2
 8005734:	3302      	adds	r3, #2
 8005736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800573a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	f003 0303 	and.w	r3, r3, #3
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	220f      	movs	r2, #15
 8005746:	fa02 f303 	lsl.w	r3, r2, r3
 800574a:	43db      	mvns	r3, r3
 800574c:	69ba      	ldr	r2, [r7, #24]
 800574e:	4013      	ands	r3, r2
 8005750:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a52      	ldr	r2, [pc, #328]	; (80058a0 <HAL_GPIO_Init+0x314>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d02b      	beq.n	80057b2 <HAL_GPIO_Init+0x226>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a51      	ldr	r2, [pc, #324]	; (80058a4 <HAL_GPIO_Init+0x318>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d025      	beq.n	80057ae <HAL_GPIO_Init+0x222>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a50      	ldr	r2, [pc, #320]	; (80058a8 <HAL_GPIO_Init+0x31c>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d01f      	beq.n	80057aa <HAL_GPIO_Init+0x21e>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a4f      	ldr	r2, [pc, #316]	; (80058ac <HAL_GPIO_Init+0x320>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d019      	beq.n	80057a6 <HAL_GPIO_Init+0x21a>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a4e      	ldr	r2, [pc, #312]	; (80058b0 <HAL_GPIO_Init+0x324>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d013      	beq.n	80057a2 <HAL_GPIO_Init+0x216>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4a4d      	ldr	r2, [pc, #308]	; (80058b4 <HAL_GPIO_Init+0x328>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d00d      	beq.n	800579e <HAL_GPIO_Init+0x212>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a4c      	ldr	r2, [pc, #304]	; (80058b8 <HAL_GPIO_Init+0x32c>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d007      	beq.n	800579a <HAL_GPIO_Init+0x20e>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a4b      	ldr	r2, [pc, #300]	; (80058bc <HAL_GPIO_Init+0x330>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d101      	bne.n	8005796 <HAL_GPIO_Init+0x20a>
 8005792:	2307      	movs	r3, #7
 8005794:	e00e      	b.n	80057b4 <HAL_GPIO_Init+0x228>
 8005796:	2308      	movs	r3, #8
 8005798:	e00c      	b.n	80057b4 <HAL_GPIO_Init+0x228>
 800579a:	2306      	movs	r3, #6
 800579c:	e00a      	b.n	80057b4 <HAL_GPIO_Init+0x228>
 800579e:	2305      	movs	r3, #5
 80057a0:	e008      	b.n	80057b4 <HAL_GPIO_Init+0x228>
 80057a2:	2304      	movs	r3, #4
 80057a4:	e006      	b.n	80057b4 <HAL_GPIO_Init+0x228>
 80057a6:	2303      	movs	r3, #3
 80057a8:	e004      	b.n	80057b4 <HAL_GPIO_Init+0x228>
 80057aa:	2302      	movs	r3, #2
 80057ac:	e002      	b.n	80057b4 <HAL_GPIO_Init+0x228>
 80057ae:	2301      	movs	r3, #1
 80057b0:	e000      	b.n	80057b4 <HAL_GPIO_Init+0x228>
 80057b2:	2300      	movs	r3, #0
 80057b4:	69fa      	ldr	r2, [r7, #28]
 80057b6:	f002 0203 	and.w	r2, r2, #3
 80057ba:	0092      	lsls	r2, r2, #2
 80057bc:	4093      	lsls	r3, r2
 80057be:	69ba      	ldr	r2, [r7, #24]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80057c4:	4935      	ldr	r1, [pc, #212]	; (800589c <HAL_GPIO_Init+0x310>)
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	089b      	lsrs	r3, r3, #2
 80057ca:	3302      	adds	r3, #2
 80057cc:	69ba      	ldr	r2, [r7, #24]
 80057ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80057d2:	4b3b      	ldr	r3, [pc, #236]	; (80058c0 <HAL_GPIO_Init+0x334>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	43db      	mvns	r3, r3
 80057dc:	69ba      	ldr	r2, [r7, #24]
 80057de:	4013      	ands	r3, r2
 80057e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d003      	beq.n	80057f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80057ee:	69ba      	ldr	r2, [r7, #24]
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80057f6:	4a32      	ldr	r2, [pc, #200]	; (80058c0 <HAL_GPIO_Init+0x334>)
 80057f8:	69bb      	ldr	r3, [r7, #24]
 80057fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80057fc:	4b30      	ldr	r3, [pc, #192]	; (80058c0 <HAL_GPIO_Init+0x334>)
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	43db      	mvns	r3, r3
 8005806:	69ba      	ldr	r2, [r7, #24]
 8005808:	4013      	ands	r3, r2
 800580a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005814:	2b00      	cmp	r3, #0
 8005816:	d003      	beq.n	8005820 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005818:	69ba      	ldr	r2, [r7, #24]
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	4313      	orrs	r3, r2
 800581e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005820:	4a27      	ldr	r2, [pc, #156]	; (80058c0 <HAL_GPIO_Init+0x334>)
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005826:	4b26      	ldr	r3, [pc, #152]	; (80058c0 <HAL_GPIO_Init+0x334>)
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	43db      	mvns	r3, r3
 8005830:	69ba      	ldr	r2, [r7, #24]
 8005832:	4013      	ands	r3, r2
 8005834:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800583e:	2b00      	cmp	r3, #0
 8005840:	d003      	beq.n	800584a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005842:	69ba      	ldr	r2, [r7, #24]
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	4313      	orrs	r3, r2
 8005848:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800584a:	4a1d      	ldr	r2, [pc, #116]	; (80058c0 <HAL_GPIO_Init+0x334>)
 800584c:	69bb      	ldr	r3, [r7, #24]
 800584e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005850:	4b1b      	ldr	r3, [pc, #108]	; (80058c0 <HAL_GPIO_Init+0x334>)
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	43db      	mvns	r3, r3
 800585a:	69ba      	ldr	r2, [r7, #24]
 800585c:	4013      	ands	r3, r2
 800585e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005868:	2b00      	cmp	r3, #0
 800586a:	d003      	beq.n	8005874 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800586c:	69ba      	ldr	r2, [r7, #24]
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	4313      	orrs	r3, r2
 8005872:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005874:	4a12      	ldr	r2, [pc, #72]	; (80058c0 <HAL_GPIO_Init+0x334>)
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800587a:	69fb      	ldr	r3, [r7, #28]
 800587c:	3301      	adds	r3, #1
 800587e:	61fb      	str	r3, [r7, #28]
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	2b0f      	cmp	r3, #15
 8005884:	f67f ae90 	bls.w	80055a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005888:	bf00      	nop
 800588a:	bf00      	nop
 800588c:	3724      	adds	r7, #36	; 0x24
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr
 8005896:	bf00      	nop
 8005898:	40023800 	.word	0x40023800
 800589c:	40013800 	.word	0x40013800
 80058a0:	40020000 	.word	0x40020000
 80058a4:	40020400 	.word	0x40020400
 80058a8:	40020800 	.word	0x40020800
 80058ac:	40020c00 	.word	0x40020c00
 80058b0:	40021000 	.word	0x40021000
 80058b4:	40021400 	.word	0x40021400
 80058b8:	40021800 	.word	0x40021800
 80058bc:	40021c00 	.word	0x40021c00
 80058c0:	40013c00 	.word	0x40013c00

080058c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b085      	sub	sp, #20
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	460b      	mov	r3, r1
 80058ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	887b      	ldrh	r3, [r7, #2]
 80058d6:	4013      	ands	r3, r2
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d002      	beq.n	80058e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80058dc:	2301      	movs	r3, #1
 80058de:	73fb      	strb	r3, [r7, #15]
 80058e0:	e001      	b.n	80058e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80058e2:	2300      	movs	r3, #0
 80058e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80058e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3714      	adds	r7, #20
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr

080058f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	460b      	mov	r3, r1
 80058fe:	807b      	strh	r3, [r7, #2]
 8005900:	4613      	mov	r3, r2
 8005902:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005904:	787b      	ldrb	r3, [r7, #1]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d003      	beq.n	8005912 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800590a:	887a      	ldrh	r2, [r7, #2]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005910:	e003      	b.n	800591a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005912:	887b      	ldrh	r3, [r7, #2]
 8005914:	041a      	lsls	r2, r3, #16
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	619a      	str	r2, [r3, #24]
}
 800591a:	bf00      	nop
 800591c:	370c      	adds	r7, #12
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr

08005926 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005926:	b480      	push	{r7}
 8005928:	b085      	sub	sp, #20
 800592a:	af00      	add	r7, sp, #0
 800592c:	6078      	str	r0, [r7, #4]
 800592e:	460b      	mov	r3, r1
 8005930:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005938:	887a      	ldrh	r2, [r7, #2]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	4013      	ands	r3, r2
 800593e:	041a      	lsls	r2, r3, #16
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	43d9      	mvns	r1, r3
 8005944:	887b      	ldrh	r3, [r7, #2]
 8005946:	400b      	ands	r3, r1
 8005948:	431a      	orrs	r2, r3
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	619a      	str	r2, [r3, #24]
}
 800594e:	bf00      	nop
 8005950:	3714      	adds	r7, #20
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr
	...

0800595c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b082      	sub	sp, #8
 8005960:	af00      	add	r7, sp, #0
 8005962:	4603      	mov	r3, r0
 8005964:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005966:	4b08      	ldr	r3, [pc, #32]	; (8005988 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005968:	695a      	ldr	r2, [r3, #20]
 800596a:	88fb      	ldrh	r3, [r7, #6]
 800596c:	4013      	ands	r3, r2
 800596e:	2b00      	cmp	r3, #0
 8005970:	d006      	beq.n	8005980 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005972:	4a05      	ldr	r2, [pc, #20]	; (8005988 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005974:	88fb      	ldrh	r3, [r7, #6]
 8005976:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005978:	88fb      	ldrh	r3, [r7, #6]
 800597a:	4618      	mov	r0, r3
 800597c:	f7fb fdf2 	bl	8001564 <HAL_GPIO_EXTI_Callback>
  }
}
 8005980:	bf00      	nop
 8005982:	3708      	adds	r7, #8
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}
 8005988:	40013c00 	.word	0x40013c00

0800598c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b086      	sub	sp, #24
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d101      	bne.n	800599e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	e264      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 0301 	and.w	r3, r3, #1
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d075      	beq.n	8005a96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80059aa:	4ba3      	ldr	r3, [pc, #652]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f003 030c 	and.w	r3, r3, #12
 80059b2:	2b04      	cmp	r3, #4
 80059b4:	d00c      	beq.n	80059d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059b6:	4ba0      	ldr	r3, [pc, #640]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80059be:	2b08      	cmp	r3, #8
 80059c0:	d112      	bne.n	80059e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059c2:	4b9d      	ldr	r3, [pc, #628]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059ce:	d10b      	bne.n	80059e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059d0:	4b99      	ldr	r3, [pc, #612]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d05b      	beq.n	8005a94 <HAL_RCC_OscConfig+0x108>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d157      	bne.n	8005a94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e23f      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059f0:	d106      	bne.n	8005a00 <HAL_RCC_OscConfig+0x74>
 80059f2:	4b91      	ldr	r3, [pc, #580]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a90      	ldr	r2, [pc, #576]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 80059f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059fc:	6013      	str	r3, [r2, #0]
 80059fe:	e01d      	b.n	8005a3c <HAL_RCC_OscConfig+0xb0>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a08:	d10c      	bne.n	8005a24 <HAL_RCC_OscConfig+0x98>
 8005a0a:	4b8b      	ldr	r3, [pc, #556]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a8a      	ldr	r2, [pc, #552]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005a10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a14:	6013      	str	r3, [r2, #0]
 8005a16:	4b88      	ldr	r3, [pc, #544]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a87      	ldr	r2, [pc, #540]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005a1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a20:	6013      	str	r3, [r2, #0]
 8005a22:	e00b      	b.n	8005a3c <HAL_RCC_OscConfig+0xb0>
 8005a24:	4b84      	ldr	r3, [pc, #528]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a83      	ldr	r2, [pc, #524]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005a2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a2e:	6013      	str	r3, [r2, #0]
 8005a30:	4b81      	ldr	r3, [pc, #516]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a80      	ldr	r2, [pc, #512]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005a36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d013      	beq.n	8005a6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a44:	f7ff fbb2 	bl	80051ac <HAL_GetTick>
 8005a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a4a:	e008      	b.n	8005a5e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a4c:	f7ff fbae 	bl	80051ac <HAL_GetTick>
 8005a50:	4602      	mov	r2, r0
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	1ad3      	subs	r3, r2, r3
 8005a56:	2b64      	cmp	r3, #100	; 0x64
 8005a58:	d901      	bls.n	8005a5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	e204      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a5e:	4b76      	ldr	r3, [pc, #472]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d0f0      	beq.n	8005a4c <HAL_RCC_OscConfig+0xc0>
 8005a6a:	e014      	b.n	8005a96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a6c:	f7ff fb9e 	bl	80051ac <HAL_GetTick>
 8005a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a72:	e008      	b.n	8005a86 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a74:	f7ff fb9a 	bl	80051ac <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	2b64      	cmp	r3, #100	; 0x64
 8005a80:	d901      	bls.n	8005a86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e1f0      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a86:	4b6c      	ldr	r3, [pc, #432]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1f0      	bne.n	8005a74 <HAL_RCC_OscConfig+0xe8>
 8005a92:	e000      	b.n	8005a96 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0302 	and.w	r3, r3, #2
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d063      	beq.n	8005b6a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005aa2:	4b65      	ldr	r3, [pc, #404]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	f003 030c 	and.w	r3, r3, #12
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00b      	beq.n	8005ac6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005aae:	4b62      	ldr	r3, [pc, #392]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ab6:	2b08      	cmp	r3, #8
 8005ab8:	d11c      	bne.n	8005af4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005aba:	4b5f      	ldr	r3, [pc, #380]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d116      	bne.n	8005af4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ac6:	4b5c      	ldr	r3, [pc, #368]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 0302 	and.w	r3, r3, #2
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d005      	beq.n	8005ade <HAL_RCC_OscConfig+0x152>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d001      	beq.n	8005ade <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e1c4      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ade:	4b56      	ldr	r3, [pc, #344]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	00db      	lsls	r3, r3, #3
 8005aec:	4952      	ldr	r1, [pc, #328]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005aee:	4313      	orrs	r3, r2
 8005af0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005af2:	e03a      	b.n	8005b6a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d020      	beq.n	8005b3e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005afc:	4b4f      	ldr	r3, [pc, #316]	; (8005c3c <HAL_RCC_OscConfig+0x2b0>)
 8005afe:	2201      	movs	r2, #1
 8005b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b02:	f7ff fb53 	bl	80051ac <HAL_GetTick>
 8005b06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b08:	e008      	b.n	8005b1c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b0a:	f7ff fb4f 	bl	80051ac <HAL_GetTick>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	1ad3      	subs	r3, r2, r3
 8005b14:	2b02      	cmp	r3, #2
 8005b16:	d901      	bls.n	8005b1c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	e1a5      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b1c:	4b46      	ldr	r3, [pc, #280]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 0302 	and.w	r3, r3, #2
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d0f0      	beq.n	8005b0a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b28:	4b43      	ldr	r3, [pc, #268]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	00db      	lsls	r3, r3, #3
 8005b36:	4940      	ldr	r1, [pc, #256]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	600b      	str	r3, [r1, #0]
 8005b3c:	e015      	b.n	8005b6a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b3e:	4b3f      	ldr	r3, [pc, #252]	; (8005c3c <HAL_RCC_OscConfig+0x2b0>)
 8005b40:	2200      	movs	r2, #0
 8005b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b44:	f7ff fb32 	bl	80051ac <HAL_GetTick>
 8005b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b4a:	e008      	b.n	8005b5e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b4c:	f7ff fb2e 	bl	80051ac <HAL_GetTick>
 8005b50:	4602      	mov	r2, r0
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	1ad3      	subs	r3, r2, r3
 8005b56:	2b02      	cmp	r3, #2
 8005b58:	d901      	bls.n	8005b5e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b5a:	2303      	movs	r3, #3
 8005b5c:	e184      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b5e:	4b36      	ldr	r3, [pc, #216]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 0302 	and.w	r3, r3, #2
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d1f0      	bne.n	8005b4c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f003 0308 	and.w	r3, r3, #8
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d030      	beq.n	8005bd8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	695b      	ldr	r3, [r3, #20]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d016      	beq.n	8005bac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b7e:	4b30      	ldr	r3, [pc, #192]	; (8005c40 <HAL_RCC_OscConfig+0x2b4>)
 8005b80:	2201      	movs	r2, #1
 8005b82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b84:	f7ff fb12 	bl	80051ac <HAL_GetTick>
 8005b88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b8a:	e008      	b.n	8005b9e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b8c:	f7ff fb0e 	bl	80051ac <HAL_GetTick>
 8005b90:	4602      	mov	r2, r0
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	1ad3      	subs	r3, r2, r3
 8005b96:	2b02      	cmp	r3, #2
 8005b98:	d901      	bls.n	8005b9e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005b9a:	2303      	movs	r3, #3
 8005b9c:	e164      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b9e:	4b26      	ldr	r3, [pc, #152]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005ba0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ba2:	f003 0302 	and.w	r3, r3, #2
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d0f0      	beq.n	8005b8c <HAL_RCC_OscConfig+0x200>
 8005baa:	e015      	b.n	8005bd8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bac:	4b24      	ldr	r3, [pc, #144]	; (8005c40 <HAL_RCC_OscConfig+0x2b4>)
 8005bae:	2200      	movs	r2, #0
 8005bb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bb2:	f7ff fafb 	bl	80051ac <HAL_GetTick>
 8005bb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bb8:	e008      	b.n	8005bcc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bba:	f7ff faf7 	bl	80051ac <HAL_GetTick>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d901      	bls.n	8005bcc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e14d      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bcc:	4b1a      	ldr	r3, [pc, #104]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005bce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bd0:	f003 0302 	and.w	r3, r3, #2
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d1f0      	bne.n	8005bba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 0304 	and.w	r3, r3, #4
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	f000 80a0 	beq.w	8005d26 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005be6:	2300      	movs	r3, #0
 8005be8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005bea:	4b13      	ldr	r3, [pc, #76]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d10f      	bne.n	8005c16 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	60bb      	str	r3, [r7, #8]
 8005bfa:	4b0f      	ldr	r3, [pc, #60]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfe:	4a0e      	ldr	r2, [pc, #56]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005c00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c04:	6413      	str	r3, [r2, #64]	; 0x40
 8005c06:	4b0c      	ldr	r3, [pc, #48]	; (8005c38 <HAL_RCC_OscConfig+0x2ac>)
 8005c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c0e:	60bb      	str	r3, [r7, #8]
 8005c10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c12:	2301      	movs	r3, #1
 8005c14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c16:	4b0b      	ldr	r3, [pc, #44]	; (8005c44 <HAL_RCC_OscConfig+0x2b8>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d121      	bne.n	8005c66 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c22:	4b08      	ldr	r3, [pc, #32]	; (8005c44 <HAL_RCC_OscConfig+0x2b8>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a07      	ldr	r2, [pc, #28]	; (8005c44 <HAL_RCC_OscConfig+0x2b8>)
 8005c28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c2e:	f7ff fabd 	bl	80051ac <HAL_GetTick>
 8005c32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c34:	e011      	b.n	8005c5a <HAL_RCC_OscConfig+0x2ce>
 8005c36:	bf00      	nop
 8005c38:	40023800 	.word	0x40023800
 8005c3c:	42470000 	.word	0x42470000
 8005c40:	42470e80 	.word	0x42470e80
 8005c44:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c48:	f7ff fab0 	bl	80051ac <HAL_GetTick>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d901      	bls.n	8005c5a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e106      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c5a:	4b85      	ldr	r3, [pc, #532]	; (8005e70 <HAL_RCC_OscConfig+0x4e4>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d0f0      	beq.n	8005c48 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d106      	bne.n	8005c7c <HAL_RCC_OscConfig+0x2f0>
 8005c6e:	4b81      	ldr	r3, [pc, #516]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005c70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c72:	4a80      	ldr	r2, [pc, #512]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005c74:	f043 0301 	orr.w	r3, r3, #1
 8005c78:	6713      	str	r3, [r2, #112]	; 0x70
 8005c7a:	e01c      	b.n	8005cb6 <HAL_RCC_OscConfig+0x32a>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	2b05      	cmp	r3, #5
 8005c82:	d10c      	bne.n	8005c9e <HAL_RCC_OscConfig+0x312>
 8005c84:	4b7b      	ldr	r3, [pc, #492]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c88:	4a7a      	ldr	r2, [pc, #488]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005c8a:	f043 0304 	orr.w	r3, r3, #4
 8005c8e:	6713      	str	r3, [r2, #112]	; 0x70
 8005c90:	4b78      	ldr	r3, [pc, #480]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005c92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c94:	4a77      	ldr	r2, [pc, #476]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005c96:	f043 0301 	orr.w	r3, r3, #1
 8005c9a:	6713      	str	r3, [r2, #112]	; 0x70
 8005c9c:	e00b      	b.n	8005cb6 <HAL_RCC_OscConfig+0x32a>
 8005c9e:	4b75      	ldr	r3, [pc, #468]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005ca0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ca2:	4a74      	ldr	r2, [pc, #464]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005ca4:	f023 0301 	bic.w	r3, r3, #1
 8005ca8:	6713      	str	r3, [r2, #112]	; 0x70
 8005caa:	4b72      	ldr	r3, [pc, #456]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005cac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cae:	4a71      	ldr	r2, [pc, #452]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005cb0:	f023 0304 	bic.w	r3, r3, #4
 8005cb4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d015      	beq.n	8005cea <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cbe:	f7ff fa75 	bl	80051ac <HAL_GetTick>
 8005cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cc4:	e00a      	b.n	8005cdc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cc6:	f7ff fa71 	bl	80051ac <HAL_GetTick>
 8005cca:	4602      	mov	r2, r0
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	1ad3      	subs	r3, r2, r3
 8005cd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d901      	bls.n	8005cdc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e0c5      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cdc:	4b65      	ldr	r3, [pc, #404]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ce0:	f003 0302 	and.w	r3, r3, #2
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d0ee      	beq.n	8005cc6 <HAL_RCC_OscConfig+0x33a>
 8005ce8:	e014      	b.n	8005d14 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cea:	f7ff fa5f 	bl	80051ac <HAL_GetTick>
 8005cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cf0:	e00a      	b.n	8005d08 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cf2:	f7ff fa5b 	bl	80051ac <HAL_GetTick>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	1ad3      	subs	r3, r2, r3
 8005cfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d901      	bls.n	8005d08 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005d04:	2303      	movs	r3, #3
 8005d06:	e0af      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d08:	4b5a      	ldr	r3, [pc, #360]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d0c:	f003 0302 	and.w	r3, r3, #2
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d1ee      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d14:	7dfb      	ldrb	r3, [r7, #23]
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d105      	bne.n	8005d26 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d1a:	4b56      	ldr	r3, [pc, #344]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d1e:	4a55      	ldr	r2, [pc, #340]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005d20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d24:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	699b      	ldr	r3, [r3, #24]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	f000 809b 	beq.w	8005e66 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d30:	4b50      	ldr	r3, [pc, #320]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	f003 030c 	and.w	r3, r3, #12
 8005d38:	2b08      	cmp	r3, #8
 8005d3a:	d05c      	beq.n	8005df6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	699b      	ldr	r3, [r3, #24]
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	d141      	bne.n	8005dc8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d44:	4b4c      	ldr	r3, [pc, #304]	; (8005e78 <HAL_RCC_OscConfig+0x4ec>)
 8005d46:	2200      	movs	r2, #0
 8005d48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d4a:	f7ff fa2f 	bl	80051ac <HAL_GetTick>
 8005d4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d50:	e008      	b.n	8005d64 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d52:	f7ff fa2b 	bl	80051ac <HAL_GetTick>
 8005d56:	4602      	mov	r2, r0
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	d901      	bls.n	8005d64 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005d60:	2303      	movs	r3, #3
 8005d62:	e081      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d64:	4b43      	ldr	r3, [pc, #268]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d1f0      	bne.n	8005d52 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	69da      	ldr	r2, [r3, #28]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6a1b      	ldr	r3, [r3, #32]
 8005d78:	431a      	orrs	r2, r3
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d7e:	019b      	lsls	r3, r3, #6
 8005d80:	431a      	orrs	r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d86:	085b      	lsrs	r3, r3, #1
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	041b      	lsls	r3, r3, #16
 8005d8c:	431a      	orrs	r2, r3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d92:	061b      	lsls	r3, r3, #24
 8005d94:	4937      	ldr	r1, [pc, #220]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d9a:	4b37      	ldr	r3, [pc, #220]	; (8005e78 <HAL_RCC_OscConfig+0x4ec>)
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005da0:	f7ff fa04 	bl	80051ac <HAL_GetTick>
 8005da4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005da6:	e008      	b.n	8005dba <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005da8:	f7ff fa00 	bl	80051ac <HAL_GetTick>
 8005dac:	4602      	mov	r2, r0
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	1ad3      	subs	r3, r2, r3
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	d901      	bls.n	8005dba <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005db6:	2303      	movs	r3, #3
 8005db8:	e056      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dba:	4b2e      	ldr	r3, [pc, #184]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d0f0      	beq.n	8005da8 <HAL_RCC_OscConfig+0x41c>
 8005dc6:	e04e      	b.n	8005e66 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dc8:	4b2b      	ldr	r3, [pc, #172]	; (8005e78 <HAL_RCC_OscConfig+0x4ec>)
 8005dca:	2200      	movs	r2, #0
 8005dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dce:	f7ff f9ed 	bl	80051ac <HAL_GetTick>
 8005dd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dd4:	e008      	b.n	8005de8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dd6:	f7ff f9e9 	bl	80051ac <HAL_GetTick>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	1ad3      	subs	r3, r2, r3
 8005de0:	2b02      	cmp	r3, #2
 8005de2:	d901      	bls.n	8005de8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005de4:	2303      	movs	r3, #3
 8005de6:	e03f      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005de8:	4b22      	ldr	r3, [pc, #136]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1f0      	bne.n	8005dd6 <HAL_RCC_OscConfig+0x44a>
 8005df4:	e037      	b.n	8005e66 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	699b      	ldr	r3, [r3, #24]
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d101      	bne.n	8005e02 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e032      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e02:	4b1c      	ldr	r3, [pc, #112]	; (8005e74 <HAL_RCC_OscConfig+0x4e8>)
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	699b      	ldr	r3, [r3, #24]
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d028      	beq.n	8005e62 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d121      	bne.n	8005e62 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d11a      	bne.n	8005e62 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e2c:	68fa      	ldr	r2, [r7, #12]
 8005e2e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005e32:	4013      	ands	r3, r2
 8005e34:	687a      	ldr	r2, [r7, #4]
 8005e36:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e38:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d111      	bne.n	8005e62 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e48:	085b      	lsrs	r3, r3, #1
 8005e4a:	3b01      	subs	r3, #1
 8005e4c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d107      	bne.n	8005e62 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e5c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d001      	beq.n	8005e66 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e000      	b.n	8005e68 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005e66:	2300      	movs	r3, #0
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3718      	adds	r7, #24
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}
 8005e70:	40007000 	.word	0x40007000
 8005e74:	40023800 	.word	0x40023800
 8005e78:	42470060 	.word	0x42470060

08005e7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d101      	bne.n	8005e90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e0cc      	b.n	800602a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e90:	4b68      	ldr	r3, [pc, #416]	; (8006034 <HAL_RCC_ClockConfig+0x1b8>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 0307 	and.w	r3, r3, #7
 8005e98:	683a      	ldr	r2, [r7, #0]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d90c      	bls.n	8005eb8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e9e:	4b65      	ldr	r3, [pc, #404]	; (8006034 <HAL_RCC_ClockConfig+0x1b8>)
 8005ea0:	683a      	ldr	r2, [r7, #0]
 8005ea2:	b2d2      	uxtb	r2, r2
 8005ea4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ea6:	4b63      	ldr	r3, [pc, #396]	; (8006034 <HAL_RCC_ClockConfig+0x1b8>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 0307 	and.w	r3, r3, #7
 8005eae:	683a      	ldr	r2, [r7, #0]
 8005eb0:	429a      	cmp	r2, r3
 8005eb2:	d001      	beq.n	8005eb8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e0b8      	b.n	800602a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 0302 	and.w	r3, r3, #2
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d020      	beq.n	8005f06 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f003 0304 	and.w	r3, r3, #4
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d005      	beq.n	8005edc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ed0:	4b59      	ldr	r3, [pc, #356]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	4a58      	ldr	r2, [pc, #352]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005ed6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005eda:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 0308 	and.w	r3, r3, #8
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d005      	beq.n	8005ef4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ee8:	4b53      	ldr	r3, [pc, #332]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	4a52      	ldr	r2, [pc, #328]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005eee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005ef2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ef4:	4b50      	ldr	r3, [pc, #320]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	494d      	ldr	r1, [pc, #308]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005f02:	4313      	orrs	r3, r2
 8005f04:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0301 	and.w	r3, r3, #1
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d044      	beq.n	8005f9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d107      	bne.n	8005f2a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f1a:	4b47      	ldr	r3, [pc, #284]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d119      	bne.n	8005f5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e07f      	b.n	800602a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	2b02      	cmp	r3, #2
 8005f30:	d003      	beq.n	8005f3a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f36:	2b03      	cmp	r3, #3
 8005f38:	d107      	bne.n	8005f4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f3a:	4b3f      	ldr	r3, [pc, #252]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d109      	bne.n	8005f5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e06f      	b.n	800602a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f4a:	4b3b      	ldr	r3, [pc, #236]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 0302 	and.w	r3, r3, #2
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d101      	bne.n	8005f5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e067      	b.n	800602a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f5a:	4b37      	ldr	r3, [pc, #220]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	f023 0203 	bic.w	r2, r3, #3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	4934      	ldr	r1, [pc, #208]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f6c:	f7ff f91e 	bl	80051ac <HAL_GetTick>
 8005f70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f72:	e00a      	b.n	8005f8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f74:	f7ff f91a 	bl	80051ac <HAL_GetTick>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	1ad3      	subs	r3, r2, r3
 8005f7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d901      	bls.n	8005f8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	e04f      	b.n	800602a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f8a:	4b2b      	ldr	r3, [pc, #172]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	f003 020c 	and.w	r2, r3, #12
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	009b      	lsls	r3, r3, #2
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d1eb      	bne.n	8005f74 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f9c:	4b25      	ldr	r3, [pc, #148]	; (8006034 <HAL_RCC_ClockConfig+0x1b8>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0307 	and.w	r3, r3, #7
 8005fa4:	683a      	ldr	r2, [r7, #0]
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d20c      	bcs.n	8005fc4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005faa:	4b22      	ldr	r3, [pc, #136]	; (8006034 <HAL_RCC_ClockConfig+0x1b8>)
 8005fac:	683a      	ldr	r2, [r7, #0]
 8005fae:	b2d2      	uxtb	r2, r2
 8005fb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fb2:	4b20      	ldr	r3, [pc, #128]	; (8006034 <HAL_RCC_ClockConfig+0x1b8>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0307 	and.w	r3, r3, #7
 8005fba:	683a      	ldr	r2, [r7, #0]
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d001      	beq.n	8005fc4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e032      	b.n	800602a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f003 0304 	and.w	r3, r3, #4
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d008      	beq.n	8005fe2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fd0:	4b19      	ldr	r3, [pc, #100]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	4916      	ldr	r1, [pc, #88]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f003 0308 	and.w	r3, r3, #8
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d009      	beq.n	8006002 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005fee:	4b12      	ldr	r3, [pc, #72]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	691b      	ldr	r3, [r3, #16]
 8005ffa:	00db      	lsls	r3, r3, #3
 8005ffc:	490e      	ldr	r1, [pc, #56]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 8005ffe:	4313      	orrs	r3, r2
 8006000:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006002:	f000 f821 	bl	8006048 <HAL_RCC_GetSysClockFreq>
 8006006:	4602      	mov	r2, r0
 8006008:	4b0b      	ldr	r3, [pc, #44]	; (8006038 <HAL_RCC_ClockConfig+0x1bc>)
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	091b      	lsrs	r3, r3, #4
 800600e:	f003 030f 	and.w	r3, r3, #15
 8006012:	490a      	ldr	r1, [pc, #40]	; (800603c <HAL_RCC_ClockConfig+0x1c0>)
 8006014:	5ccb      	ldrb	r3, [r1, r3]
 8006016:	fa22 f303 	lsr.w	r3, r2, r3
 800601a:	4a09      	ldr	r2, [pc, #36]	; (8006040 <HAL_RCC_ClockConfig+0x1c4>)
 800601c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800601e:	4b09      	ldr	r3, [pc, #36]	; (8006044 <HAL_RCC_ClockConfig+0x1c8>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4618      	mov	r0, r3
 8006024:	f7ff f87e 	bl	8005124 <HAL_InitTick>

  return HAL_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	3710      	adds	r7, #16
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	40023c00 	.word	0x40023c00
 8006038:	40023800 	.word	0x40023800
 800603c:	0800ad08 	.word	0x0800ad08
 8006040:	20000008 	.word	0x20000008
 8006044:	2000000c 	.word	0x2000000c

08006048 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006048:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800604c:	b084      	sub	sp, #16
 800604e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006050:	2300      	movs	r3, #0
 8006052:	607b      	str	r3, [r7, #4]
 8006054:	2300      	movs	r3, #0
 8006056:	60fb      	str	r3, [r7, #12]
 8006058:	2300      	movs	r3, #0
 800605a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800605c:	2300      	movs	r3, #0
 800605e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006060:	4b67      	ldr	r3, [pc, #412]	; (8006200 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	f003 030c 	and.w	r3, r3, #12
 8006068:	2b08      	cmp	r3, #8
 800606a:	d00d      	beq.n	8006088 <HAL_RCC_GetSysClockFreq+0x40>
 800606c:	2b08      	cmp	r3, #8
 800606e:	f200 80bd 	bhi.w	80061ec <HAL_RCC_GetSysClockFreq+0x1a4>
 8006072:	2b00      	cmp	r3, #0
 8006074:	d002      	beq.n	800607c <HAL_RCC_GetSysClockFreq+0x34>
 8006076:	2b04      	cmp	r3, #4
 8006078:	d003      	beq.n	8006082 <HAL_RCC_GetSysClockFreq+0x3a>
 800607a:	e0b7      	b.n	80061ec <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800607c:	4b61      	ldr	r3, [pc, #388]	; (8006204 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800607e:	60bb      	str	r3, [r7, #8]
       break;
 8006080:	e0b7      	b.n	80061f2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006082:	4b61      	ldr	r3, [pc, #388]	; (8006208 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006084:	60bb      	str	r3, [r7, #8]
      break;
 8006086:	e0b4      	b.n	80061f2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006088:	4b5d      	ldr	r3, [pc, #372]	; (8006200 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006090:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006092:	4b5b      	ldr	r3, [pc, #364]	; (8006200 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800609a:	2b00      	cmp	r3, #0
 800609c:	d04d      	beq.n	800613a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800609e:	4b58      	ldr	r3, [pc, #352]	; (8006200 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	099b      	lsrs	r3, r3, #6
 80060a4:	461a      	mov	r2, r3
 80060a6:	f04f 0300 	mov.w	r3, #0
 80060aa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80060ae:	f04f 0100 	mov.w	r1, #0
 80060b2:	ea02 0800 	and.w	r8, r2, r0
 80060b6:	ea03 0901 	and.w	r9, r3, r1
 80060ba:	4640      	mov	r0, r8
 80060bc:	4649      	mov	r1, r9
 80060be:	f04f 0200 	mov.w	r2, #0
 80060c2:	f04f 0300 	mov.w	r3, #0
 80060c6:	014b      	lsls	r3, r1, #5
 80060c8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80060cc:	0142      	lsls	r2, r0, #5
 80060ce:	4610      	mov	r0, r2
 80060d0:	4619      	mov	r1, r3
 80060d2:	ebb0 0008 	subs.w	r0, r0, r8
 80060d6:	eb61 0109 	sbc.w	r1, r1, r9
 80060da:	f04f 0200 	mov.w	r2, #0
 80060de:	f04f 0300 	mov.w	r3, #0
 80060e2:	018b      	lsls	r3, r1, #6
 80060e4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80060e8:	0182      	lsls	r2, r0, #6
 80060ea:	1a12      	subs	r2, r2, r0
 80060ec:	eb63 0301 	sbc.w	r3, r3, r1
 80060f0:	f04f 0000 	mov.w	r0, #0
 80060f4:	f04f 0100 	mov.w	r1, #0
 80060f8:	00d9      	lsls	r1, r3, #3
 80060fa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80060fe:	00d0      	lsls	r0, r2, #3
 8006100:	4602      	mov	r2, r0
 8006102:	460b      	mov	r3, r1
 8006104:	eb12 0208 	adds.w	r2, r2, r8
 8006108:	eb43 0309 	adc.w	r3, r3, r9
 800610c:	f04f 0000 	mov.w	r0, #0
 8006110:	f04f 0100 	mov.w	r1, #0
 8006114:	0259      	lsls	r1, r3, #9
 8006116:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800611a:	0250      	lsls	r0, r2, #9
 800611c:	4602      	mov	r2, r0
 800611e:	460b      	mov	r3, r1
 8006120:	4610      	mov	r0, r2
 8006122:	4619      	mov	r1, r3
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	461a      	mov	r2, r3
 8006128:	f04f 0300 	mov.w	r3, #0
 800612c:	f7fa fd7a 	bl	8000c24 <__aeabi_uldivmod>
 8006130:	4602      	mov	r2, r0
 8006132:	460b      	mov	r3, r1
 8006134:	4613      	mov	r3, r2
 8006136:	60fb      	str	r3, [r7, #12]
 8006138:	e04a      	b.n	80061d0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800613a:	4b31      	ldr	r3, [pc, #196]	; (8006200 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	099b      	lsrs	r3, r3, #6
 8006140:	461a      	mov	r2, r3
 8006142:	f04f 0300 	mov.w	r3, #0
 8006146:	f240 10ff 	movw	r0, #511	; 0x1ff
 800614a:	f04f 0100 	mov.w	r1, #0
 800614e:	ea02 0400 	and.w	r4, r2, r0
 8006152:	ea03 0501 	and.w	r5, r3, r1
 8006156:	4620      	mov	r0, r4
 8006158:	4629      	mov	r1, r5
 800615a:	f04f 0200 	mov.w	r2, #0
 800615e:	f04f 0300 	mov.w	r3, #0
 8006162:	014b      	lsls	r3, r1, #5
 8006164:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006168:	0142      	lsls	r2, r0, #5
 800616a:	4610      	mov	r0, r2
 800616c:	4619      	mov	r1, r3
 800616e:	1b00      	subs	r0, r0, r4
 8006170:	eb61 0105 	sbc.w	r1, r1, r5
 8006174:	f04f 0200 	mov.w	r2, #0
 8006178:	f04f 0300 	mov.w	r3, #0
 800617c:	018b      	lsls	r3, r1, #6
 800617e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006182:	0182      	lsls	r2, r0, #6
 8006184:	1a12      	subs	r2, r2, r0
 8006186:	eb63 0301 	sbc.w	r3, r3, r1
 800618a:	f04f 0000 	mov.w	r0, #0
 800618e:	f04f 0100 	mov.w	r1, #0
 8006192:	00d9      	lsls	r1, r3, #3
 8006194:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006198:	00d0      	lsls	r0, r2, #3
 800619a:	4602      	mov	r2, r0
 800619c:	460b      	mov	r3, r1
 800619e:	1912      	adds	r2, r2, r4
 80061a0:	eb45 0303 	adc.w	r3, r5, r3
 80061a4:	f04f 0000 	mov.w	r0, #0
 80061a8:	f04f 0100 	mov.w	r1, #0
 80061ac:	0299      	lsls	r1, r3, #10
 80061ae:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80061b2:	0290      	lsls	r0, r2, #10
 80061b4:	4602      	mov	r2, r0
 80061b6:	460b      	mov	r3, r1
 80061b8:	4610      	mov	r0, r2
 80061ba:	4619      	mov	r1, r3
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	461a      	mov	r2, r3
 80061c0:	f04f 0300 	mov.w	r3, #0
 80061c4:	f7fa fd2e 	bl	8000c24 <__aeabi_uldivmod>
 80061c8:	4602      	mov	r2, r0
 80061ca:	460b      	mov	r3, r1
 80061cc:	4613      	mov	r3, r2
 80061ce:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80061d0:	4b0b      	ldr	r3, [pc, #44]	; (8006200 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	0c1b      	lsrs	r3, r3, #16
 80061d6:	f003 0303 	and.w	r3, r3, #3
 80061da:	3301      	adds	r3, #1
 80061dc:	005b      	lsls	r3, r3, #1
 80061de:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061e8:	60bb      	str	r3, [r7, #8]
      break;
 80061ea:	e002      	b.n	80061f2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80061ec:	4b05      	ldr	r3, [pc, #20]	; (8006204 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80061ee:	60bb      	str	r3, [r7, #8]
      break;
 80061f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061f2:	68bb      	ldr	r3, [r7, #8]
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3710      	adds	r7, #16
 80061f8:	46bd      	mov	sp, r7
 80061fa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80061fe:	bf00      	nop
 8006200:	40023800 	.word	0x40023800
 8006204:	00f42400 	.word	0x00f42400
 8006208:	007a1200 	.word	0x007a1200

0800620c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800620c:	b480      	push	{r7}
 800620e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006210:	4b03      	ldr	r3, [pc, #12]	; (8006220 <HAL_RCC_GetHCLKFreq+0x14>)
 8006212:	681b      	ldr	r3, [r3, #0]
}
 8006214:	4618      	mov	r0, r3
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	20000008 	.word	0x20000008

08006224 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006228:	f7ff fff0 	bl	800620c <HAL_RCC_GetHCLKFreq>
 800622c:	4602      	mov	r2, r0
 800622e:	4b05      	ldr	r3, [pc, #20]	; (8006244 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	0a9b      	lsrs	r3, r3, #10
 8006234:	f003 0307 	and.w	r3, r3, #7
 8006238:	4903      	ldr	r1, [pc, #12]	; (8006248 <HAL_RCC_GetPCLK1Freq+0x24>)
 800623a:	5ccb      	ldrb	r3, [r1, r3]
 800623c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006240:	4618      	mov	r0, r3
 8006242:	bd80      	pop	{r7, pc}
 8006244:	40023800 	.word	0x40023800
 8006248:	0800ad18 	.word	0x0800ad18

0800624c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006250:	f7ff ffdc 	bl	800620c <HAL_RCC_GetHCLKFreq>
 8006254:	4602      	mov	r2, r0
 8006256:	4b05      	ldr	r3, [pc, #20]	; (800626c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	0b5b      	lsrs	r3, r3, #13
 800625c:	f003 0307 	and.w	r3, r3, #7
 8006260:	4903      	ldr	r1, [pc, #12]	; (8006270 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006262:	5ccb      	ldrb	r3, [r1, r3]
 8006264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006268:	4618      	mov	r0, r3
 800626a:	bd80      	pop	{r7, pc}
 800626c:	40023800 	.word	0x40023800
 8006270:	0800ad18 	.word	0x0800ad18

08006274 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b082      	sub	sp, #8
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d101      	bne.n	8006286 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	e041      	b.n	800630a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800628c:	b2db      	uxtb	r3, r3
 800628e:	2b00      	cmp	r3, #0
 8006290:	d106      	bne.n	80062a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2200      	movs	r2, #0
 8006296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f7fb fc48 	bl	8001b30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2202      	movs	r2, #2
 80062a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	3304      	adds	r3, #4
 80062b0:	4619      	mov	r1, r3
 80062b2:	4610      	mov	r0, r2
 80062b4:	f000 ff1e 	bl	80070f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3708      	adds	r7, #8
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
	...

08006314 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006314:	b480      	push	{r7}
 8006316:	b085      	sub	sp, #20
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006322:	b2db      	uxtb	r3, r3
 8006324:	2b01      	cmp	r3, #1
 8006326:	d001      	beq.n	800632c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e046      	b.n	80063ba <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2202      	movs	r2, #2
 8006330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a23      	ldr	r2, [pc, #140]	; (80063c8 <HAL_TIM_Base_Start+0xb4>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d022      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006346:	d01d      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a1f      	ldr	r2, [pc, #124]	; (80063cc <HAL_TIM_Base_Start+0xb8>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d018      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a1e      	ldr	r2, [pc, #120]	; (80063d0 <HAL_TIM_Base_Start+0xbc>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d013      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a1c      	ldr	r2, [pc, #112]	; (80063d4 <HAL_TIM_Base_Start+0xc0>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d00e      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a1b      	ldr	r2, [pc, #108]	; (80063d8 <HAL_TIM_Base_Start+0xc4>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d009      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a19      	ldr	r2, [pc, #100]	; (80063dc <HAL_TIM_Base_Start+0xc8>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d004      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a18      	ldr	r2, [pc, #96]	; (80063e0 <HAL_TIM_Base_Start+0xcc>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d111      	bne.n	80063a8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	f003 0307 	and.w	r3, r3, #7
 800638e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2b06      	cmp	r3, #6
 8006394:	d010      	beq.n	80063b8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f042 0201 	orr.w	r2, r2, #1
 80063a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063a6:	e007      	b.n	80063b8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f042 0201 	orr.w	r2, r2, #1
 80063b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063b8:	2300      	movs	r3, #0
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	3714      	adds	r7, #20
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr
 80063c6:	bf00      	nop
 80063c8:	40010000 	.word	0x40010000
 80063cc:	40000400 	.word	0x40000400
 80063d0:	40000800 	.word	0x40000800
 80063d4:	40000c00 	.word	0x40000c00
 80063d8:	40010400 	.word	0x40010400
 80063dc:	40014000 	.word	0x40014000
 80063e0:	40001800 	.word	0x40001800

080063e4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	6a1a      	ldr	r2, [r3, #32]
 80063f2:	f241 1311 	movw	r3, #4369	; 0x1111
 80063f6:	4013      	ands	r3, r2
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d10f      	bne.n	800641c <HAL_TIM_Base_Stop+0x38>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6a1a      	ldr	r2, [r3, #32]
 8006402:	f240 4344 	movw	r3, #1092	; 0x444
 8006406:	4013      	ands	r3, r2
 8006408:	2b00      	cmp	r3, #0
 800640a:	d107      	bne.n	800641c <HAL_TIM_Base_Stop+0x38>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f022 0201 	bic.w	r2, r2, #1
 800641a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	370c      	adds	r7, #12
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
	...

08006434 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006434:	b480      	push	{r7}
 8006436:	b085      	sub	sp, #20
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006442:	b2db      	uxtb	r3, r3
 8006444:	2b01      	cmp	r3, #1
 8006446:	d001      	beq.n	800644c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	e04e      	b.n	80064ea <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2202      	movs	r2, #2
 8006450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	68da      	ldr	r2, [r3, #12]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f042 0201 	orr.w	r2, r2, #1
 8006462:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a23      	ldr	r2, [pc, #140]	; (80064f8 <HAL_TIM_Base_Start_IT+0xc4>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d022      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x80>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006476:	d01d      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x80>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a1f      	ldr	r2, [pc, #124]	; (80064fc <HAL_TIM_Base_Start_IT+0xc8>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d018      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x80>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a1e      	ldr	r2, [pc, #120]	; (8006500 <HAL_TIM_Base_Start_IT+0xcc>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d013      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x80>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a1c      	ldr	r2, [pc, #112]	; (8006504 <HAL_TIM_Base_Start_IT+0xd0>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d00e      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x80>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a1b      	ldr	r2, [pc, #108]	; (8006508 <HAL_TIM_Base_Start_IT+0xd4>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d009      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x80>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a19      	ldr	r2, [pc, #100]	; (800650c <HAL_TIM_Base_Start_IT+0xd8>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d004      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x80>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a18      	ldr	r2, [pc, #96]	; (8006510 <HAL_TIM_Base_Start_IT+0xdc>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d111      	bne.n	80064d8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f003 0307 	and.w	r3, r3, #7
 80064be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2b06      	cmp	r3, #6
 80064c4:	d010      	beq.n	80064e8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f042 0201 	orr.w	r2, r2, #1
 80064d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064d6:	e007      	b.n	80064e8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f042 0201 	orr.w	r2, r2, #1
 80064e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3714      	adds	r7, #20
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr
 80064f6:	bf00      	nop
 80064f8:	40010000 	.word	0x40010000
 80064fc:	40000400 	.word	0x40000400
 8006500:	40000800 	.word	0x40000800
 8006504:	40000c00 	.word	0x40000c00
 8006508:	40010400 	.word	0x40010400
 800650c:	40014000 	.word	0x40014000
 8006510:	40001800 	.word	0x40001800

08006514 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b082      	sub	sp, #8
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d101      	bne.n	8006526 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e041      	b.n	80065aa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800652c:	b2db      	uxtb	r3, r3
 800652e:	2b00      	cmp	r3, #0
 8006530:	d106      	bne.n	8006540 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 f839 	bl	80065b2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2202      	movs	r2, #2
 8006544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	3304      	adds	r3, #4
 8006550:	4619      	mov	r1, r3
 8006552:	4610      	mov	r0, r2
 8006554:	f000 fdce 	bl	80070f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2201      	movs	r2, #1
 8006564:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2201      	movs	r2, #1
 800656c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3708      	adds	r7, #8
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}

080065b2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80065b2:	b480      	push	{r7}
 80065b4:	b083      	sub	sp, #12
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80065ba:	bf00      	nop
 80065bc:	370c      	adds	r7, #12
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
	...

080065c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d109      	bne.n	80065ec <HAL_TIM_PWM_Start+0x24>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	bf14      	ite	ne
 80065e4:	2301      	movne	r3, #1
 80065e6:	2300      	moveq	r3, #0
 80065e8:	b2db      	uxtb	r3, r3
 80065ea:	e022      	b.n	8006632 <HAL_TIM_PWM_Start+0x6a>
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	2b04      	cmp	r3, #4
 80065f0:	d109      	bne.n	8006606 <HAL_TIM_PWM_Start+0x3e>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	bf14      	ite	ne
 80065fe:	2301      	movne	r3, #1
 8006600:	2300      	moveq	r3, #0
 8006602:	b2db      	uxtb	r3, r3
 8006604:	e015      	b.n	8006632 <HAL_TIM_PWM_Start+0x6a>
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	2b08      	cmp	r3, #8
 800660a:	d109      	bne.n	8006620 <HAL_TIM_PWM_Start+0x58>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006612:	b2db      	uxtb	r3, r3
 8006614:	2b01      	cmp	r3, #1
 8006616:	bf14      	ite	ne
 8006618:	2301      	movne	r3, #1
 800661a:	2300      	moveq	r3, #0
 800661c:	b2db      	uxtb	r3, r3
 800661e:	e008      	b.n	8006632 <HAL_TIM_PWM_Start+0x6a>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006626:	b2db      	uxtb	r3, r3
 8006628:	2b01      	cmp	r3, #1
 800662a:	bf14      	ite	ne
 800662c:	2301      	movne	r3, #1
 800662e:	2300      	moveq	r3, #0
 8006630:	b2db      	uxtb	r3, r3
 8006632:	2b00      	cmp	r3, #0
 8006634:	d001      	beq.n	800663a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e07c      	b.n	8006734 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d104      	bne.n	800664a <HAL_TIM_PWM_Start+0x82>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2202      	movs	r2, #2
 8006644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006648:	e013      	b.n	8006672 <HAL_TIM_PWM_Start+0xaa>
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	2b04      	cmp	r3, #4
 800664e:	d104      	bne.n	800665a <HAL_TIM_PWM_Start+0x92>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2202      	movs	r2, #2
 8006654:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006658:	e00b      	b.n	8006672 <HAL_TIM_PWM_Start+0xaa>
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	2b08      	cmp	r3, #8
 800665e:	d104      	bne.n	800666a <HAL_TIM_PWM_Start+0xa2>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2202      	movs	r2, #2
 8006664:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006668:	e003      	b.n	8006672 <HAL_TIM_PWM_Start+0xaa>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2202      	movs	r2, #2
 800666e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	2201      	movs	r2, #1
 8006678:	6839      	ldr	r1, [r7, #0]
 800667a:	4618      	mov	r0, r3
 800667c:	f001 f94e 	bl	800791c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a2d      	ldr	r2, [pc, #180]	; (800673c <HAL_TIM_PWM_Start+0x174>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d004      	beq.n	8006694 <HAL_TIM_PWM_Start+0xcc>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a2c      	ldr	r2, [pc, #176]	; (8006740 <HAL_TIM_PWM_Start+0x178>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d101      	bne.n	8006698 <HAL_TIM_PWM_Start+0xd0>
 8006694:	2301      	movs	r3, #1
 8006696:	e000      	b.n	800669a <HAL_TIM_PWM_Start+0xd2>
 8006698:	2300      	movs	r3, #0
 800669a:	2b00      	cmp	r3, #0
 800669c:	d007      	beq.n	80066ae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80066ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a22      	ldr	r2, [pc, #136]	; (800673c <HAL_TIM_PWM_Start+0x174>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d022      	beq.n	80066fe <HAL_TIM_PWM_Start+0x136>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066c0:	d01d      	beq.n	80066fe <HAL_TIM_PWM_Start+0x136>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a1f      	ldr	r2, [pc, #124]	; (8006744 <HAL_TIM_PWM_Start+0x17c>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d018      	beq.n	80066fe <HAL_TIM_PWM_Start+0x136>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a1d      	ldr	r2, [pc, #116]	; (8006748 <HAL_TIM_PWM_Start+0x180>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d013      	beq.n	80066fe <HAL_TIM_PWM_Start+0x136>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a1c      	ldr	r2, [pc, #112]	; (800674c <HAL_TIM_PWM_Start+0x184>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d00e      	beq.n	80066fe <HAL_TIM_PWM_Start+0x136>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a16      	ldr	r2, [pc, #88]	; (8006740 <HAL_TIM_PWM_Start+0x178>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d009      	beq.n	80066fe <HAL_TIM_PWM_Start+0x136>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4a18      	ldr	r2, [pc, #96]	; (8006750 <HAL_TIM_PWM_Start+0x188>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d004      	beq.n	80066fe <HAL_TIM_PWM_Start+0x136>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a16      	ldr	r2, [pc, #88]	; (8006754 <HAL_TIM_PWM_Start+0x18c>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d111      	bne.n	8006722 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	f003 0307 	and.w	r3, r3, #7
 8006708:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2b06      	cmp	r3, #6
 800670e:	d010      	beq.n	8006732 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f042 0201 	orr.w	r2, r2, #1
 800671e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006720:	e007      	b.n	8006732 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f042 0201 	orr.w	r2, r2, #1
 8006730:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006732:	2300      	movs	r3, #0
}
 8006734:	4618      	mov	r0, r3
 8006736:	3710      	adds	r7, #16
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}
 800673c:	40010000 	.word	0x40010000
 8006740:	40010400 	.word	0x40010400
 8006744:	40000400 	.word	0x40000400
 8006748:	40000800 	.word	0x40000800
 800674c:	40000c00 	.word	0x40000c00
 8006750:	40014000 	.word	0x40014000
 8006754:	40001800 	.word	0x40001800

08006758 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b082      	sub	sp, #8
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d101      	bne.n	800676a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e041      	b.n	80067ee <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006770:	b2db      	uxtb	r3, r3
 8006772:	2b00      	cmp	r3, #0
 8006774:	d106      	bne.n	8006784 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f000 f839 	bl	80067f6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2202      	movs	r2, #2
 8006788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681a      	ldr	r2, [r3, #0]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	3304      	adds	r3, #4
 8006794:	4619      	mov	r1, r3
 8006796:	4610      	mov	r0, r2
 8006798:	f000 fcac 	bl	80070f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067ec:	2300      	movs	r3, #0
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3708      	adds	r7, #8
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}

080067f6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80067f6:	b480      	push	{r7}
 80067f8:	b083      	sub	sp, #12
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80067fe:	bf00      	nop
 8006800:	370c      	adds	r7, #12
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr
	...

0800680c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b084      	sub	sp, #16
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
 8006814:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006816:	2300      	movs	r3, #0
 8006818:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d104      	bne.n	800682a <HAL_TIM_IC_Start_IT+0x1e>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006826:	b2db      	uxtb	r3, r3
 8006828:	e013      	b.n	8006852 <HAL_TIM_IC_Start_IT+0x46>
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	2b04      	cmp	r3, #4
 800682e:	d104      	bne.n	800683a <HAL_TIM_IC_Start_IT+0x2e>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006836:	b2db      	uxtb	r3, r3
 8006838:	e00b      	b.n	8006852 <HAL_TIM_IC_Start_IT+0x46>
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	2b08      	cmp	r3, #8
 800683e:	d104      	bne.n	800684a <HAL_TIM_IC_Start_IT+0x3e>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006846:	b2db      	uxtb	r3, r3
 8006848:	e003      	b.n	8006852 <HAL_TIM_IC_Start_IT+0x46>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006850:	b2db      	uxtb	r3, r3
 8006852:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d104      	bne.n	8006864 <HAL_TIM_IC_Start_IT+0x58>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006860:	b2db      	uxtb	r3, r3
 8006862:	e013      	b.n	800688c <HAL_TIM_IC_Start_IT+0x80>
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	2b04      	cmp	r3, #4
 8006868:	d104      	bne.n	8006874 <HAL_TIM_IC_Start_IT+0x68>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006870:	b2db      	uxtb	r3, r3
 8006872:	e00b      	b.n	800688c <HAL_TIM_IC_Start_IT+0x80>
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	2b08      	cmp	r3, #8
 8006878:	d104      	bne.n	8006884 <HAL_TIM_IC_Start_IT+0x78>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006880:	b2db      	uxtb	r3, r3
 8006882:	e003      	b.n	800688c <HAL_TIM_IC_Start_IT+0x80>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800688a:	b2db      	uxtb	r3, r3
 800688c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800688e:	7bbb      	ldrb	r3, [r7, #14]
 8006890:	2b01      	cmp	r3, #1
 8006892:	d102      	bne.n	800689a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006894:	7b7b      	ldrb	r3, [r7, #13]
 8006896:	2b01      	cmp	r3, #1
 8006898:	d001      	beq.n	800689e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e0cc      	b.n	8006a38 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d104      	bne.n	80068ae <HAL_TIM_IC_Start_IT+0xa2>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2202      	movs	r2, #2
 80068a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80068ac:	e013      	b.n	80068d6 <HAL_TIM_IC_Start_IT+0xca>
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	2b04      	cmp	r3, #4
 80068b2:	d104      	bne.n	80068be <HAL_TIM_IC_Start_IT+0xb2>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2202      	movs	r2, #2
 80068b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80068bc:	e00b      	b.n	80068d6 <HAL_TIM_IC_Start_IT+0xca>
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	2b08      	cmp	r3, #8
 80068c2:	d104      	bne.n	80068ce <HAL_TIM_IC_Start_IT+0xc2>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2202      	movs	r2, #2
 80068c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068cc:	e003      	b.n	80068d6 <HAL_TIM_IC_Start_IT+0xca>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2202      	movs	r2, #2
 80068d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d104      	bne.n	80068e6 <HAL_TIM_IC_Start_IT+0xda>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2202      	movs	r2, #2
 80068e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068e4:	e013      	b.n	800690e <HAL_TIM_IC_Start_IT+0x102>
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	2b04      	cmp	r3, #4
 80068ea:	d104      	bne.n	80068f6 <HAL_TIM_IC_Start_IT+0xea>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2202      	movs	r2, #2
 80068f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80068f4:	e00b      	b.n	800690e <HAL_TIM_IC_Start_IT+0x102>
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	2b08      	cmp	r3, #8
 80068fa:	d104      	bne.n	8006906 <HAL_TIM_IC_Start_IT+0xfa>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2202      	movs	r2, #2
 8006900:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006904:	e003      	b.n	800690e <HAL_TIM_IC_Start_IT+0x102>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2202      	movs	r2, #2
 800690a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	2b0c      	cmp	r3, #12
 8006912:	d841      	bhi.n	8006998 <HAL_TIM_IC_Start_IT+0x18c>
 8006914:	a201      	add	r2, pc, #4	; (adr r2, 800691c <HAL_TIM_IC_Start_IT+0x110>)
 8006916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800691a:	bf00      	nop
 800691c:	08006951 	.word	0x08006951
 8006920:	08006999 	.word	0x08006999
 8006924:	08006999 	.word	0x08006999
 8006928:	08006999 	.word	0x08006999
 800692c:	08006963 	.word	0x08006963
 8006930:	08006999 	.word	0x08006999
 8006934:	08006999 	.word	0x08006999
 8006938:	08006999 	.word	0x08006999
 800693c:	08006975 	.word	0x08006975
 8006940:	08006999 	.word	0x08006999
 8006944:	08006999 	.word	0x08006999
 8006948:	08006999 	.word	0x08006999
 800694c:	08006987 	.word	0x08006987
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68da      	ldr	r2, [r3, #12]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f042 0202 	orr.w	r2, r2, #2
 800695e:	60da      	str	r2, [r3, #12]
      break;
 8006960:	e01d      	b.n	800699e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	68da      	ldr	r2, [r3, #12]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f042 0204 	orr.w	r2, r2, #4
 8006970:	60da      	str	r2, [r3, #12]
      break;
 8006972:	e014      	b.n	800699e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	68da      	ldr	r2, [r3, #12]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f042 0208 	orr.w	r2, r2, #8
 8006982:	60da      	str	r2, [r3, #12]
      break;
 8006984:	e00b      	b.n	800699e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	68da      	ldr	r2, [r3, #12]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f042 0210 	orr.w	r2, r2, #16
 8006994:	60da      	str	r2, [r3, #12]
      break;
 8006996:	e002      	b.n	800699e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	73fb      	strb	r3, [r7, #15]
      break;
 800699c:	bf00      	nop
  }

  if (status == HAL_OK)
 800699e:	7bfb      	ldrb	r3, [r7, #15]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d148      	bne.n	8006a36 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2201      	movs	r2, #1
 80069aa:	6839      	ldr	r1, [r7, #0]
 80069ac:	4618      	mov	r0, r3
 80069ae:	f000 ffb5 	bl	800791c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a22      	ldr	r2, [pc, #136]	; (8006a40 <HAL_TIM_IC_Start_IT+0x234>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d022      	beq.n	8006a02 <HAL_TIM_IC_Start_IT+0x1f6>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069c4:	d01d      	beq.n	8006a02 <HAL_TIM_IC_Start_IT+0x1f6>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a1e      	ldr	r2, [pc, #120]	; (8006a44 <HAL_TIM_IC_Start_IT+0x238>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d018      	beq.n	8006a02 <HAL_TIM_IC_Start_IT+0x1f6>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a1c      	ldr	r2, [pc, #112]	; (8006a48 <HAL_TIM_IC_Start_IT+0x23c>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d013      	beq.n	8006a02 <HAL_TIM_IC_Start_IT+0x1f6>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a1b      	ldr	r2, [pc, #108]	; (8006a4c <HAL_TIM_IC_Start_IT+0x240>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d00e      	beq.n	8006a02 <HAL_TIM_IC_Start_IT+0x1f6>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a19      	ldr	r2, [pc, #100]	; (8006a50 <HAL_TIM_IC_Start_IT+0x244>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d009      	beq.n	8006a02 <HAL_TIM_IC_Start_IT+0x1f6>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a18      	ldr	r2, [pc, #96]	; (8006a54 <HAL_TIM_IC_Start_IT+0x248>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d004      	beq.n	8006a02 <HAL_TIM_IC_Start_IT+0x1f6>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a16      	ldr	r2, [pc, #88]	; (8006a58 <HAL_TIM_IC_Start_IT+0x24c>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d111      	bne.n	8006a26 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	f003 0307 	and.w	r3, r3, #7
 8006a0c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	2b06      	cmp	r3, #6
 8006a12:	d010      	beq.n	8006a36 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f042 0201 	orr.w	r2, r2, #1
 8006a22:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a24:	e007      	b.n	8006a36 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f042 0201 	orr.w	r2, r2, #1
 8006a34:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3710      	adds	r7, #16
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}
 8006a40:	40010000 	.word	0x40010000
 8006a44:	40000400 	.word	0x40000400
 8006a48:	40000800 	.word	0x40000800
 8006a4c:	40000c00 	.word	0x40000c00
 8006a50:	40010400 	.word	0x40010400
 8006a54:	40014000 	.word	0x40014000
 8006a58:	40001800 	.word	0x40001800

08006a5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b082      	sub	sp, #8
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	691b      	ldr	r3, [r3, #16]
 8006a6a:	f003 0302 	and.w	r3, r3, #2
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d122      	bne.n	8006ab8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	f003 0302 	and.w	r3, r3, #2
 8006a7c:	2b02      	cmp	r3, #2
 8006a7e:	d11b      	bne.n	8006ab8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f06f 0202 	mvn.w	r2, #2
 8006a88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	699b      	ldr	r3, [r3, #24]
 8006a96:	f003 0303 	and.w	r3, r3, #3
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d003      	beq.n	8006aa6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f7fa fcb6 	bl	8001410 <HAL_TIM_IC_CaptureCallback>
 8006aa4:	e005      	b.n	8006ab2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 fb05 	bl	80070b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 fb0c 	bl	80070ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	f003 0304 	and.w	r3, r3, #4
 8006ac2:	2b04      	cmp	r3, #4
 8006ac4:	d122      	bne.n	8006b0c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	f003 0304 	and.w	r3, r3, #4
 8006ad0:	2b04      	cmp	r3, #4
 8006ad2:	d11b      	bne.n	8006b0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f06f 0204 	mvn.w	r2, #4
 8006adc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2202      	movs	r2, #2
 8006ae2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	699b      	ldr	r3, [r3, #24]
 8006aea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d003      	beq.n	8006afa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f7fa fc8c 	bl	8001410 <HAL_TIM_IC_CaptureCallback>
 8006af8:	e005      	b.n	8006b06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f000 fadb 	bl	80070b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f000 fae2 	bl	80070ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	691b      	ldr	r3, [r3, #16]
 8006b12:	f003 0308 	and.w	r3, r3, #8
 8006b16:	2b08      	cmp	r3, #8
 8006b18:	d122      	bne.n	8006b60 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	68db      	ldr	r3, [r3, #12]
 8006b20:	f003 0308 	and.w	r3, r3, #8
 8006b24:	2b08      	cmp	r3, #8
 8006b26:	d11b      	bne.n	8006b60 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f06f 0208 	mvn.w	r2, #8
 8006b30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2204      	movs	r2, #4
 8006b36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	69db      	ldr	r3, [r3, #28]
 8006b3e:	f003 0303 	and.w	r3, r3, #3
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d003      	beq.n	8006b4e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f7fa fc62 	bl	8001410 <HAL_TIM_IC_CaptureCallback>
 8006b4c:	e005      	b.n	8006b5a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f000 fab1 	bl	80070b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f000 fab8 	bl	80070ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	691b      	ldr	r3, [r3, #16]
 8006b66:	f003 0310 	and.w	r3, r3, #16
 8006b6a:	2b10      	cmp	r3, #16
 8006b6c:	d122      	bne.n	8006bb4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	68db      	ldr	r3, [r3, #12]
 8006b74:	f003 0310 	and.w	r3, r3, #16
 8006b78:	2b10      	cmp	r3, #16
 8006b7a:	d11b      	bne.n	8006bb4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f06f 0210 	mvn.w	r2, #16
 8006b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2208      	movs	r2, #8
 8006b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	69db      	ldr	r3, [r3, #28]
 8006b92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d003      	beq.n	8006ba2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f7fa fc38 	bl	8001410 <HAL_TIM_IC_CaptureCallback>
 8006ba0:	e005      	b.n	8006bae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f000 fa87 	bl	80070b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f000 fa8e 	bl	80070ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	f003 0301 	and.w	r3, r3, #1
 8006bbe:	2b01      	cmp	r3, #1
 8006bc0:	d10e      	bne.n	8006be0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	f003 0301 	and.w	r3, r3, #1
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d107      	bne.n	8006be0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f06f 0201 	mvn.w	r2, #1
 8006bd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f7fa fc78 	bl	80014d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	691b      	ldr	r3, [r3, #16]
 8006be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bea:	2b80      	cmp	r3, #128	; 0x80
 8006bec:	d10e      	bne.n	8006c0c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bf8:	2b80      	cmp	r3, #128	; 0x80
 8006bfa:	d107      	bne.n	8006c0c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 ff34 	bl	8007a74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	691b      	ldr	r3, [r3, #16]
 8006c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c16:	2b40      	cmp	r3, #64	; 0x40
 8006c18:	d10e      	bne.n	8006c38 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c24:	2b40      	cmp	r3, #64	; 0x40
 8006c26:	d107      	bne.n	8006c38 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f000 fa53 	bl	80070de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	f003 0320 	and.w	r3, r3, #32
 8006c42:	2b20      	cmp	r3, #32
 8006c44:	d10e      	bne.n	8006c64 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	68db      	ldr	r3, [r3, #12]
 8006c4c:	f003 0320 	and.w	r3, r3, #32
 8006c50:	2b20      	cmp	r3, #32
 8006c52:	d107      	bne.n	8006c64 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f06f 0220 	mvn.w	r2, #32
 8006c5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 fefe 	bl	8007a60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c64:	bf00      	nop
 8006c66:	3708      	adds	r7, #8
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}

08006c6c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b086      	sub	sp, #24
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	60f8      	str	r0, [r7, #12]
 8006c74:	60b9      	str	r1, [r7, #8]
 8006c76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c78:	2300      	movs	r3, #0
 8006c7a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d101      	bne.n	8006c8a <HAL_TIM_IC_ConfigChannel+0x1e>
 8006c86:	2302      	movs	r3, #2
 8006c88:	e088      	b.n	8006d9c <HAL_TIM_IC_ConfigChannel+0x130>
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d11b      	bne.n	8006cd0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	6818      	ldr	r0, [r3, #0]
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	6819      	ldr	r1, [r3, #0]
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	685a      	ldr	r2, [r3, #4]
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	f000 fc74 	bl	8007594 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	699a      	ldr	r2, [r3, #24]
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f022 020c 	bic.w	r2, r2, #12
 8006cba:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	6999      	ldr	r1, [r3, #24]
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	689a      	ldr	r2, [r3, #8]
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	430a      	orrs	r2, r1
 8006ccc:	619a      	str	r2, [r3, #24]
 8006cce:	e060      	b.n	8006d92 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2b04      	cmp	r3, #4
 8006cd4:	d11c      	bne.n	8006d10 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6818      	ldr	r0, [r3, #0]
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	6819      	ldr	r1, [r3, #0]
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	685a      	ldr	r2, [r3, #4]
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	68db      	ldr	r3, [r3, #12]
 8006ce6:	f000 fcf8 	bl	80076da <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	699a      	ldr	r2, [r3, #24]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006cf8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	6999      	ldr	r1, [r3, #24]
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	021a      	lsls	r2, r3, #8
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	430a      	orrs	r2, r1
 8006d0c:	619a      	str	r2, [r3, #24]
 8006d0e:	e040      	b.n	8006d92 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2b08      	cmp	r3, #8
 8006d14:	d11b      	bne.n	8006d4e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	6818      	ldr	r0, [r3, #0]
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	6819      	ldr	r1, [r3, #0]
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	685a      	ldr	r2, [r3, #4]
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	f000 fd45 	bl	80077b4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	69da      	ldr	r2, [r3, #28]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f022 020c 	bic.w	r2, r2, #12
 8006d38:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	69d9      	ldr	r1, [r3, #28]
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	689a      	ldr	r2, [r3, #8]
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	430a      	orrs	r2, r1
 8006d4a:	61da      	str	r2, [r3, #28]
 8006d4c:	e021      	b.n	8006d92 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2b0c      	cmp	r3, #12
 8006d52:	d11c      	bne.n	8006d8e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6818      	ldr	r0, [r3, #0]
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	6819      	ldr	r1, [r3, #0]
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	685a      	ldr	r2, [r3, #4]
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	68db      	ldr	r3, [r3, #12]
 8006d64:	f000 fd62 	bl	800782c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	69da      	ldr	r2, [r3, #28]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006d76:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	69d9      	ldr	r1, [r3, #28]
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	021a      	lsls	r2, r3, #8
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	430a      	orrs	r2, r1
 8006d8a:	61da      	str	r2, [r3, #28]
 8006d8c:	e001      	b.n	8006d92 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2200      	movs	r2, #0
 8006d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3718      	adds	r7, #24
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}

08006da4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b086      	sub	sp, #24
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	60f8      	str	r0, [r7, #12]
 8006dac:	60b9      	str	r1, [r7, #8]
 8006dae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006db0:	2300      	movs	r3, #0
 8006db2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	d101      	bne.n	8006dc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006dbe:	2302      	movs	r3, #2
 8006dc0:	e0ae      	b.n	8006f20 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2b0c      	cmp	r3, #12
 8006dce:	f200 809f 	bhi.w	8006f10 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006dd2:	a201      	add	r2, pc, #4	; (adr r2, 8006dd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dd8:	08006e0d 	.word	0x08006e0d
 8006ddc:	08006f11 	.word	0x08006f11
 8006de0:	08006f11 	.word	0x08006f11
 8006de4:	08006f11 	.word	0x08006f11
 8006de8:	08006e4d 	.word	0x08006e4d
 8006dec:	08006f11 	.word	0x08006f11
 8006df0:	08006f11 	.word	0x08006f11
 8006df4:	08006f11 	.word	0x08006f11
 8006df8:	08006e8f 	.word	0x08006e8f
 8006dfc:	08006f11 	.word	0x08006f11
 8006e00:	08006f11 	.word	0x08006f11
 8006e04:	08006f11 	.word	0x08006f11
 8006e08:	08006ecf 	.word	0x08006ecf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68b9      	ldr	r1, [r7, #8]
 8006e12:	4618      	mov	r0, r3
 8006e14:	f000 fa0e 	bl	8007234 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	699a      	ldr	r2, [r3, #24]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f042 0208 	orr.w	r2, r2, #8
 8006e26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	699a      	ldr	r2, [r3, #24]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f022 0204 	bic.w	r2, r2, #4
 8006e36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	6999      	ldr	r1, [r3, #24]
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	691a      	ldr	r2, [r3, #16]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	430a      	orrs	r2, r1
 8006e48:	619a      	str	r2, [r3, #24]
      break;
 8006e4a:	e064      	b.n	8006f16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	68b9      	ldr	r1, [r7, #8]
 8006e52:	4618      	mov	r0, r3
 8006e54:	f000 fa5e 	bl	8007314 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	699a      	ldr	r2, [r3, #24]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	699a      	ldr	r2, [r3, #24]
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	6999      	ldr	r1, [r3, #24]
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	021a      	lsls	r2, r3, #8
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	430a      	orrs	r2, r1
 8006e8a:	619a      	str	r2, [r3, #24]
      break;
 8006e8c:	e043      	b.n	8006f16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	68b9      	ldr	r1, [r7, #8]
 8006e94:	4618      	mov	r0, r3
 8006e96:	f000 fab3 	bl	8007400 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	69da      	ldr	r2, [r3, #28]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f042 0208 	orr.w	r2, r2, #8
 8006ea8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	69da      	ldr	r2, [r3, #28]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f022 0204 	bic.w	r2, r2, #4
 8006eb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	69d9      	ldr	r1, [r3, #28]
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	691a      	ldr	r2, [r3, #16]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	430a      	orrs	r2, r1
 8006eca:	61da      	str	r2, [r3, #28]
      break;
 8006ecc:	e023      	b.n	8006f16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	68b9      	ldr	r1, [r7, #8]
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f000 fb07 	bl	80074e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	69da      	ldr	r2, [r3, #28]
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ee8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	69da      	ldr	r2, [r3, #28]
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ef8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	69d9      	ldr	r1, [r3, #28]
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	691b      	ldr	r3, [r3, #16]
 8006f04:	021a      	lsls	r2, r3, #8
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	430a      	orrs	r2, r1
 8006f0c:	61da      	str	r2, [r3, #28]
      break;
 8006f0e:	e002      	b.n	8006f16 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006f10:	2301      	movs	r3, #1
 8006f12:	75fb      	strb	r3, [r7, #23]
      break;
 8006f14:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f20:	4618      	mov	r0, r3
 8006f22:	3718      	adds	r7, #24
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}

08006f28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b084      	sub	sp, #16
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f32:	2300      	movs	r3, #0
 8006f34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d101      	bne.n	8006f44 <HAL_TIM_ConfigClockSource+0x1c>
 8006f40:	2302      	movs	r3, #2
 8006f42:	e0b4      	b.n	80070ae <HAL_TIM_ConfigClockSource+0x186>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2202      	movs	r2, #2
 8006f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006f62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	68ba      	ldr	r2, [r7, #8]
 8006f72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f7c:	d03e      	beq.n	8006ffc <HAL_TIM_ConfigClockSource+0xd4>
 8006f7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f82:	f200 8087 	bhi.w	8007094 <HAL_TIM_ConfigClockSource+0x16c>
 8006f86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f8a:	f000 8086 	beq.w	800709a <HAL_TIM_ConfigClockSource+0x172>
 8006f8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f92:	d87f      	bhi.n	8007094 <HAL_TIM_ConfigClockSource+0x16c>
 8006f94:	2b70      	cmp	r3, #112	; 0x70
 8006f96:	d01a      	beq.n	8006fce <HAL_TIM_ConfigClockSource+0xa6>
 8006f98:	2b70      	cmp	r3, #112	; 0x70
 8006f9a:	d87b      	bhi.n	8007094 <HAL_TIM_ConfigClockSource+0x16c>
 8006f9c:	2b60      	cmp	r3, #96	; 0x60
 8006f9e:	d050      	beq.n	8007042 <HAL_TIM_ConfigClockSource+0x11a>
 8006fa0:	2b60      	cmp	r3, #96	; 0x60
 8006fa2:	d877      	bhi.n	8007094 <HAL_TIM_ConfigClockSource+0x16c>
 8006fa4:	2b50      	cmp	r3, #80	; 0x50
 8006fa6:	d03c      	beq.n	8007022 <HAL_TIM_ConfigClockSource+0xfa>
 8006fa8:	2b50      	cmp	r3, #80	; 0x50
 8006faa:	d873      	bhi.n	8007094 <HAL_TIM_ConfigClockSource+0x16c>
 8006fac:	2b40      	cmp	r3, #64	; 0x40
 8006fae:	d058      	beq.n	8007062 <HAL_TIM_ConfigClockSource+0x13a>
 8006fb0:	2b40      	cmp	r3, #64	; 0x40
 8006fb2:	d86f      	bhi.n	8007094 <HAL_TIM_ConfigClockSource+0x16c>
 8006fb4:	2b30      	cmp	r3, #48	; 0x30
 8006fb6:	d064      	beq.n	8007082 <HAL_TIM_ConfigClockSource+0x15a>
 8006fb8:	2b30      	cmp	r3, #48	; 0x30
 8006fba:	d86b      	bhi.n	8007094 <HAL_TIM_ConfigClockSource+0x16c>
 8006fbc:	2b20      	cmp	r3, #32
 8006fbe:	d060      	beq.n	8007082 <HAL_TIM_ConfigClockSource+0x15a>
 8006fc0:	2b20      	cmp	r3, #32
 8006fc2:	d867      	bhi.n	8007094 <HAL_TIM_ConfigClockSource+0x16c>
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d05c      	beq.n	8007082 <HAL_TIM_ConfigClockSource+0x15a>
 8006fc8:	2b10      	cmp	r3, #16
 8006fca:	d05a      	beq.n	8007082 <HAL_TIM_ConfigClockSource+0x15a>
 8006fcc:	e062      	b.n	8007094 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6818      	ldr	r0, [r3, #0]
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	6899      	ldr	r1, [r3, #8]
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	685a      	ldr	r2, [r3, #4]
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	f000 fc7d 	bl	80078dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006ff0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	68ba      	ldr	r2, [r7, #8]
 8006ff8:	609a      	str	r2, [r3, #8]
      break;
 8006ffa:	e04f      	b.n	800709c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6818      	ldr	r0, [r3, #0]
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	6899      	ldr	r1, [r3, #8]
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	685a      	ldr	r2, [r3, #4]
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	f000 fc66 	bl	80078dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	689a      	ldr	r2, [r3, #8]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800701e:	609a      	str	r2, [r3, #8]
      break;
 8007020:	e03c      	b.n	800709c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6818      	ldr	r0, [r3, #0]
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	6859      	ldr	r1, [r3, #4]
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	461a      	mov	r2, r3
 8007030:	f000 fb24 	bl	800767c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2150      	movs	r1, #80	; 0x50
 800703a:	4618      	mov	r0, r3
 800703c:	f000 fc33 	bl	80078a6 <TIM_ITRx_SetConfig>
      break;
 8007040:	e02c      	b.n	800709c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6818      	ldr	r0, [r3, #0]
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	6859      	ldr	r1, [r3, #4]
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	68db      	ldr	r3, [r3, #12]
 800704e:	461a      	mov	r2, r3
 8007050:	f000 fb80 	bl	8007754 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	2160      	movs	r1, #96	; 0x60
 800705a:	4618      	mov	r0, r3
 800705c:	f000 fc23 	bl	80078a6 <TIM_ITRx_SetConfig>
      break;
 8007060:	e01c      	b.n	800709c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6818      	ldr	r0, [r3, #0]
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	6859      	ldr	r1, [r3, #4]
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	68db      	ldr	r3, [r3, #12]
 800706e:	461a      	mov	r2, r3
 8007070:	f000 fb04 	bl	800767c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2140      	movs	r1, #64	; 0x40
 800707a:	4618      	mov	r0, r3
 800707c:	f000 fc13 	bl	80078a6 <TIM_ITRx_SetConfig>
      break;
 8007080:	e00c      	b.n	800709c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4619      	mov	r1, r3
 800708c:	4610      	mov	r0, r2
 800708e:	f000 fc0a 	bl	80078a6 <TIM_ITRx_SetConfig>
      break;
 8007092:	e003      	b.n	800709c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007094:	2301      	movs	r3, #1
 8007096:	73fb      	strb	r3, [r7, #15]
      break;
 8007098:	e000      	b.n	800709c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800709a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2201      	movs	r2, #1
 80070a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2200      	movs	r2, #0
 80070a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80070ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3710      	adds	r7, #16
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}

080070b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80070b6:	b480      	push	{r7}
 80070b8:	b083      	sub	sp, #12
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80070be:	bf00      	nop
 80070c0:	370c      	adds	r7, #12
 80070c2:	46bd      	mov	sp, r7
 80070c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c8:	4770      	bx	lr

080070ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80070ca:	b480      	push	{r7}
 80070cc:	b083      	sub	sp, #12
 80070ce:	af00      	add	r7, sp, #0
 80070d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80070d2:	bf00      	nop
 80070d4:	370c      	adds	r7, #12
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr

080070de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80070de:	b480      	push	{r7}
 80070e0:	b083      	sub	sp, #12
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80070e6:	bf00      	nop
 80070e8:	370c      	adds	r7, #12
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr
	...

080070f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b085      	sub	sp, #20
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	4a40      	ldr	r2, [pc, #256]	; (8007208 <TIM_Base_SetConfig+0x114>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d013      	beq.n	8007134 <TIM_Base_SetConfig+0x40>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007112:	d00f      	beq.n	8007134 <TIM_Base_SetConfig+0x40>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	4a3d      	ldr	r2, [pc, #244]	; (800720c <TIM_Base_SetConfig+0x118>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d00b      	beq.n	8007134 <TIM_Base_SetConfig+0x40>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	4a3c      	ldr	r2, [pc, #240]	; (8007210 <TIM_Base_SetConfig+0x11c>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d007      	beq.n	8007134 <TIM_Base_SetConfig+0x40>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	4a3b      	ldr	r2, [pc, #236]	; (8007214 <TIM_Base_SetConfig+0x120>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d003      	beq.n	8007134 <TIM_Base_SetConfig+0x40>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	4a3a      	ldr	r2, [pc, #232]	; (8007218 <TIM_Base_SetConfig+0x124>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d108      	bne.n	8007146 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800713a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	68fa      	ldr	r2, [r7, #12]
 8007142:	4313      	orrs	r3, r2
 8007144:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	4a2f      	ldr	r2, [pc, #188]	; (8007208 <TIM_Base_SetConfig+0x114>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d02b      	beq.n	80071a6 <TIM_Base_SetConfig+0xb2>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007154:	d027      	beq.n	80071a6 <TIM_Base_SetConfig+0xb2>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	4a2c      	ldr	r2, [pc, #176]	; (800720c <TIM_Base_SetConfig+0x118>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d023      	beq.n	80071a6 <TIM_Base_SetConfig+0xb2>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4a2b      	ldr	r2, [pc, #172]	; (8007210 <TIM_Base_SetConfig+0x11c>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d01f      	beq.n	80071a6 <TIM_Base_SetConfig+0xb2>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	4a2a      	ldr	r2, [pc, #168]	; (8007214 <TIM_Base_SetConfig+0x120>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d01b      	beq.n	80071a6 <TIM_Base_SetConfig+0xb2>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a29      	ldr	r2, [pc, #164]	; (8007218 <TIM_Base_SetConfig+0x124>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d017      	beq.n	80071a6 <TIM_Base_SetConfig+0xb2>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4a28      	ldr	r2, [pc, #160]	; (800721c <TIM_Base_SetConfig+0x128>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d013      	beq.n	80071a6 <TIM_Base_SetConfig+0xb2>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a27      	ldr	r2, [pc, #156]	; (8007220 <TIM_Base_SetConfig+0x12c>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d00f      	beq.n	80071a6 <TIM_Base_SetConfig+0xb2>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	4a26      	ldr	r2, [pc, #152]	; (8007224 <TIM_Base_SetConfig+0x130>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d00b      	beq.n	80071a6 <TIM_Base_SetConfig+0xb2>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	4a25      	ldr	r2, [pc, #148]	; (8007228 <TIM_Base_SetConfig+0x134>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d007      	beq.n	80071a6 <TIM_Base_SetConfig+0xb2>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	4a24      	ldr	r2, [pc, #144]	; (800722c <TIM_Base_SetConfig+0x138>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d003      	beq.n	80071a6 <TIM_Base_SetConfig+0xb2>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	4a23      	ldr	r2, [pc, #140]	; (8007230 <TIM_Base_SetConfig+0x13c>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d108      	bne.n	80071b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	68db      	ldr	r3, [r3, #12]
 80071b2:	68fa      	ldr	r2, [r7, #12]
 80071b4:	4313      	orrs	r3, r2
 80071b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	695b      	ldr	r3, [r3, #20]
 80071c2:	4313      	orrs	r3, r2
 80071c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	68fa      	ldr	r2, [r7, #12]
 80071ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	689a      	ldr	r2, [r3, #8]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	4a0a      	ldr	r2, [pc, #40]	; (8007208 <TIM_Base_SetConfig+0x114>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d003      	beq.n	80071ec <TIM_Base_SetConfig+0xf8>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	4a0c      	ldr	r2, [pc, #48]	; (8007218 <TIM_Base_SetConfig+0x124>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d103      	bne.n	80071f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	691a      	ldr	r2, [r3, #16]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2201      	movs	r2, #1
 80071f8:	615a      	str	r2, [r3, #20]
}
 80071fa:	bf00      	nop
 80071fc:	3714      	adds	r7, #20
 80071fe:	46bd      	mov	sp, r7
 8007200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007204:	4770      	bx	lr
 8007206:	bf00      	nop
 8007208:	40010000 	.word	0x40010000
 800720c:	40000400 	.word	0x40000400
 8007210:	40000800 	.word	0x40000800
 8007214:	40000c00 	.word	0x40000c00
 8007218:	40010400 	.word	0x40010400
 800721c:	40014000 	.word	0x40014000
 8007220:	40014400 	.word	0x40014400
 8007224:	40014800 	.word	0x40014800
 8007228:	40001800 	.word	0x40001800
 800722c:	40001c00 	.word	0x40001c00
 8007230:	40002000 	.word	0x40002000

08007234 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007234:	b480      	push	{r7}
 8007236:	b087      	sub	sp, #28
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6a1b      	ldr	r3, [r3, #32]
 8007242:	f023 0201 	bic.w	r2, r3, #1
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6a1b      	ldr	r3, [r3, #32]
 800724e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	699b      	ldr	r3, [r3, #24]
 800725a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007262:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f023 0303 	bic.w	r3, r3, #3
 800726a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	68fa      	ldr	r2, [r7, #12]
 8007272:	4313      	orrs	r3, r2
 8007274:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	f023 0302 	bic.w	r3, r3, #2
 800727c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	697a      	ldr	r2, [r7, #20]
 8007284:	4313      	orrs	r3, r2
 8007286:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	4a20      	ldr	r2, [pc, #128]	; (800730c <TIM_OC1_SetConfig+0xd8>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d003      	beq.n	8007298 <TIM_OC1_SetConfig+0x64>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	4a1f      	ldr	r2, [pc, #124]	; (8007310 <TIM_OC1_SetConfig+0xdc>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d10c      	bne.n	80072b2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	f023 0308 	bic.w	r3, r3, #8
 800729e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	697a      	ldr	r2, [r7, #20]
 80072a6:	4313      	orrs	r3, r2
 80072a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	f023 0304 	bic.w	r3, r3, #4
 80072b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	4a15      	ldr	r2, [pc, #84]	; (800730c <TIM_OC1_SetConfig+0xd8>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d003      	beq.n	80072c2 <TIM_OC1_SetConfig+0x8e>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	4a14      	ldr	r2, [pc, #80]	; (8007310 <TIM_OC1_SetConfig+0xdc>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d111      	bne.n	80072e6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80072c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80072d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	695b      	ldr	r3, [r3, #20]
 80072d6:	693a      	ldr	r2, [r7, #16]
 80072d8:	4313      	orrs	r3, r2
 80072da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	699b      	ldr	r3, [r3, #24]
 80072e0:	693a      	ldr	r2, [r7, #16]
 80072e2:	4313      	orrs	r3, r2
 80072e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	693a      	ldr	r2, [r7, #16]
 80072ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	685a      	ldr	r2, [r3, #4]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	697a      	ldr	r2, [r7, #20]
 80072fe:	621a      	str	r2, [r3, #32]
}
 8007300:	bf00      	nop
 8007302:	371c      	adds	r7, #28
 8007304:	46bd      	mov	sp, r7
 8007306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730a:	4770      	bx	lr
 800730c:	40010000 	.word	0x40010000
 8007310:	40010400 	.word	0x40010400

08007314 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007314:	b480      	push	{r7}
 8007316:	b087      	sub	sp, #28
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6a1b      	ldr	r3, [r3, #32]
 8007322:	f023 0210 	bic.w	r2, r3, #16
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6a1b      	ldr	r3, [r3, #32]
 800732e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	699b      	ldr	r3, [r3, #24]
 800733a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800734a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	021b      	lsls	r3, r3, #8
 8007352:	68fa      	ldr	r2, [r7, #12]
 8007354:	4313      	orrs	r3, r2
 8007356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	f023 0320 	bic.w	r3, r3, #32
 800735e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	011b      	lsls	r3, r3, #4
 8007366:	697a      	ldr	r2, [r7, #20]
 8007368:	4313      	orrs	r3, r2
 800736a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4a22      	ldr	r2, [pc, #136]	; (80073f8 <TIM_OC2_SetConfig+0xe4>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d003      	beq.n	800737c <TIM_OC2_SetConfig+0x68>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	4a21      	ldr	r2, [pc, #132]	; (80073fc <TIM_OC2_SetConfig+0xe8>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d10d      	bne.n	8007398 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007382:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	68db      	ldr	r3, [r3, #12]
 8007388:	011b      	lsls	r3, r3, #4
 800738a:	697a      	ldr	r2, [r7, #20]
 800738c:	4313      	orrs	r3, r2
 800738e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007396:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	4a17      	ldr	r2, [pc, #92]	; (80073f8 <TIM_OC2_SetConfig+0xe4>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d003      	beq.n	80073a8 <TIM_OC2_SetConfig+0x94>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	4a16      	ldr	r2, [pc, #88]	; (80073fc <TIM_OC2_SetConfig+0xe8>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d113      	bne.n	80073d0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80073ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80073b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	695b      	ldr	r3, [r3, #20]
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	693a      	ldr	r2, [r7, #16]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	699b      	ldr	r3, [r3, #24]
 80073c8:	009b      	lsls	r3, r3, #2
 80073ca:	693a      	ldr	r2, [r7, #16]
 80073cc:	4313      	orrs	r3, r2
 80073ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	693a      	ldr	r2, [r7, #16]
 80073d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	68fa      	ldr	r2, [r7, #12]
 80073da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	685a      	ldr	r2, [r3, #4]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	697a      	ldr	r2, [r7, #20]
 80073e8:	621a      	str	r2, [r3, #32]
}
 80073ea:	bf00      	nop
 80073ec:	371c      	adds	r7, #28
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr
 80073f6:	bf00      	nop
 80073f8:	40010000 	.word	0x40010000
 80073fc:	40010400 	.word	0x40010400

08007400 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007400:	b480      	push	{r7}
 8007402:	b087      	sub	sp, #28
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6a1b      	ldr	r3, [r3, #32]
 800740e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6a1b      	ldr	r3, [r3, #32]
 800741a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	69db      	ldr	r3, [r3, #28]
 8007426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800742e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f023 0303 	bic.w	r3, r3, #3
 8007436:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	68fa      	ldr	r2, [r7, #12]
 800743e:	4313      	orrs	r3, r2
 8007440:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007448:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	021b      	lsls	r3, r3, #8
 8007450:	697a      	ldr	r2, [r7, #20]
 8007452:	4313      	orrs	r3, r2
 8007454:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	4a21      	ldr	r2, [pc, #132]	; (80074e0 <TIM_OC3_SetConfig+0xe0>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d003      	beq.n	8007466 <TIM_OC3_SetConfig+0x66>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	4a20      	ldr	r2, [pc, #128]	; (80074e4 <TIM_OC3_SetConfig+0xe4>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d10d      	bne.n	8007482 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800746c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	021b      	lsls	r3, r3, #8
 8007474:	697a      	ldr	r2, [r7, #20]
 8007476:	4313      	orrs	r3, r2
 8007478:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007480:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	4a16      	ldr	r2, [pc, #88]	; (80074e0 <TIM_OC3_SetConfig+0xe0>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d003      	beq.n	8007492 <TIM_OC3_SetConfig+0x92>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	4a15      	ldr	r2, [pc, #84]	; (80074e4 <TIM_OC3_SetConfig+0xe4>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d113      	bne.n	80074ba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007498:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80074a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	695b      	ldr	r3, [r3, #20]
 80074a6:	011b      	lsls	r3, r3, #4
 80074a8:	693a      	ldr	r2, [r7, #16]
 80074aa:	4313      	orrs	r3, r2
 80074ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	699b      	ldr	r3, [r3, #24]
 80074b2:	011b      	lsls	r3, r3, #4
 80074b4:	693a      	ldr	r2, [r7, #16]
 80074b6:	4313      	orrs	r3, r2
 80074b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	693a      	ldr	r2, [r7, #16]
 80074be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	68fa      	ldr	r2, [r7, #12]
 80074c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	685a      	ldr	r2, [r3, #4]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	697a      	ldr	r2, [r7, #20]
 80074d2:	621a      	str	r2, [r3, #32]
}
 80074d4:	bf00      	nop
 80074d6:	371c      	adds	r7, #28
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr
 80074e0:	40010000 	.word	0x40010000
 80074e4:	40010400 	.word	0x40010400

080074e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b087      	sub	sp, #28
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a1b      	ldr	r3, [r3, #32]
 80074f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a1b      	ldr	r3, [r3, #32]
 8007502:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	69db      	ldr	r3, [r3, #28]
 800750e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800751e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	021b      	lsls	r3, r3, #8
 8007526:	68fa      	ldr	r2, [r7, #12]
 8007528:	4313      	orrs	r3, r2
 800752a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007532:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	031b      	lsls	r3, r3, #12
 800753a:	693a      	ldr	r2, [r7, #16]
 800753c:	4313      	orrs	r3, r2
 800753e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	4a12      	ldr	r2, [pc, #72]	; (800758c <TIM_OC4_SetConfig+0xa4>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d003      	beq.n	8007550 <TIM_OC4_SetConfig+0x68>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4a11      	ldr	r2, [pc, #68]	; (8007590 <TIM_OC4_SetConfig+0xa8>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d109      	bne.n	8007564 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007556:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	695b      	ldr	r3, [r3, #20]
 800755c:	019b      	lsls	r3, r3, #6
 800755e:	697a      	ldr	r2, [r7, #20]
 8007560:	4313      	orrs	r3, r2
 8007562:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	697a      	ldr	r2, [r7, #20]
 8007568:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	68fa      	ldr	r2, [r7, #12]
 800756e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	685a      	ldr	r2, [r3, #4]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	693a      	ldr	r2, [r7, #16]
 800757c:	621a      	str	r2, [r3, #32]
}
 800757e:	bf00      	nop
 8007580:	371c      	adds	r7, #28
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr
 800758a:	bf00      	nop
 800758c:	40010000 	.word	0x40010000
 8007590:	40010400 	.word	0x40010400

08007594 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007594:	b480      	push	{r7}
 8007596:	b087      	sub	sp, #28
 8007598:	af00      	add	r7, sp, #0
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	607a      	str	r2, [r7, #4]
 80075a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	6a1b      	ldr	r3, [r3, #32]
 80075a6:	f023 0201 	bic.w	r2, r3, #1
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	699b      	ldr	r3, [r3, #24]
 80075b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	6a1b      	ldr	r3, [r3, #32]
 80075b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	4a28      	ldr	r2, [pc, #160]	; (8007660 <TIM_TI1_SetConfig+0xcc>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d01b      	beq.n	80075fa <TIM_TI1_SetConfig+0x66>
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075c8:	d017      	beq.n	80075fa <TIM_TI1_SetConfig+0x66>
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	4a25      	ldr	r2, [pc, #148]	; (8007664 <TIM_TI1_SetConfig+0xd0>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d013      	beq.n	80075fa <TIM_TI1_SetConfig+0x66>
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	4a24      	ldr	r2, [pc, #144]	; (8007668 <TIM_TI1_SetConfig+0xd4>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d00f      	beq.n	80075fa <TIM_TI1_SetConfig+0x66>
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	4a23      	ldr	r2, [pc, #140]	; (800766c <TIM_TI1_SetConfig+0xd8>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d00b      	beq.n	80075fa <TIM_TI1_SetConfig+0x66>
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	4a22      	ldr	r2, [pc, #136]	; (8007670 <TIM_TI1_SetConfig+0xdc>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d007      	beq.n	80075fa <TIM_TI1_SetConfig+0x66>
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	4a21      	ldr	r2, [pc, #132]	; (8007674 <TIM_TI1_SetConfig+0xe0>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d003      	beq.n	80075fa <TIM_TI1_SetConfig+0x66>
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	4a20      	ldr	r2, [pc, #128]	; (8007678 <TIM_TI1_SetConfig+0xe4>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d101      	bne.n	80075fe <TIM_TI1_SetConfig+0x6a>
 80075fa:	2301      	movs	r3, #1
 80075fc:	e000      	b.n	8007600 <TIM_TI1_SetConfig+0x6c>
 80075fe:	2300      	movs	r3, #0
 8007600:	2b00      	cmp	r3, #0
 8007602:	d008      	beq.n	8007616 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	f023 0303 	bic.w	r3, r3, #3
 800760a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800760c:	697a      	ldr	r2, [r7, #20]
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4313      	orrs	r3, r2
 8007612:	617b      	str	r3, [r7, #20]
 8007614:	e003      	b.n	800761e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	f043 0301 	orr.w	r3, r3, #1
 800761c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007624:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	011b      	lsls	r3, r3, #4
 800762a:	b2db      	uxtb	r3, r3
 800762c:	697a      	ldr	r2, [r7, #20]
 800762e:	4313      	orrs	r3, r2
 8007630:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007632:	693b      	ldr	r3, [r7, #16]
 8007634:	f023 030a 	bic.w	r3, r3, #10
 8007638:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	f003 030a 	and.w	r3, r3, #10
 8007640:	693a      	ldr	r2, [r7, #16]
 8007642:	4313      	orrs	r3, r2
 8007644:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	697a      	ldr	r2, [r7, #20]
 800764a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	693a      	ldr	r2, [r7, #16]
 8007650:	621a      	str	r2, [r3, #32]
}
 8007652:	bf00      	nop
 8007654:	371c      	adds	r7, #28
 8007656:	46bd      	mov	sp, r7
 8007658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765c:	4770      	bx	lr
 800765e:	bf00      	nop
 8007660:	40010000 	.word	0x40010000
 8007664:	40000400 	.word	0x40000400
 8007668:	40000800 	.word	0x40000800
 800766c:	40000c00 	.word	0x40000c00
 8007670:	40010400 	.word	0x40010400
 8007674:	40014000 	.word	0x40014000
 8007678:	40001800 	.word	0x40001800

0800767c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800767c:	b480      	push	{r7}
 800767e:	b087      	sub	sp, #28
 8007680:	af00      	add	r7, sp, #0
 8007682:	60f8      	str	r0, [r7, #12]
 8007684:	60b9      	str	r1, [r7, #8]
 8007686:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	6a1b      	ldr	r3, [r3, #32]
 800768c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	6a1b      	ldr	r3, [r3, #32]
 8007692:	f023 0201 	bic.w	r2, r3, #1
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	699b      	ldr	r3, [r3, #24]
 800769e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80076a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	011b      	lsls	r3, r3, #4
 80076ac:	693a      	ldr	r2, [r7, #16]
 80076ae:	4313      	orrs	r3, r2
 80076b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	f023 030a 	bic.w	r3, r3, #10
 80076b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80076ba:	697a      	ldr	r2, [r7, #20]
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	4313      	orrs	r3, r2
 80076c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	693a      	ldr	r2, [r7, #16]
 80076c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	697a      	ldr	r2, [r7, #20]
 80076cc:	621a      	str	r2, [r3, #32]
}
 80076ce:	bf00      	nop
 80076d0:	371c      	adds	r7, #28
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr

080076da <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80076da:	b480      	push	{r7}
 80076dc:	b087      	sub	sp, #28
 80076de:	af00      	add	r7, sp, #0
 80076e0:	60f8      	str	r0, [r7, #12]
 80076e2:	60b9      	str	r1, [r7, #8]
 80076e4:	607a      	str	r2, [r7, #4]
 80076e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	6a1b      	ldr	r3, [r3, #32]
 80076ec:	f023 0210 	bic.w	r2, r3, #16
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	699b      	ldr	r3, [r3, #24]
 80076f8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	6a1b      	ldr	r3, [r3, #32]
 80076fe:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007706:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	021b      	lsls	r3, r3, #8
 800770c:	697a      	ldr	r2, [r7, #20]
 800770e:	4313      	orrs	r3, r2
 8007710:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007718:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	031b      	lsls	r3, r3, #12
 800771e:	b29b      	uxth	r3, r3
 8007720:	697a      	ldr	r2, [r7, #20]
 8007722:	4313      	orrs	r3, r2
 8007724:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007726:	693b      	ldr	r3, [r7, #16]
 8007728:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800772c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	011b      	lsls	r3, r3, #4
 8007732:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007736:	693a      	ldr	r2, [r7, #16]
 8007738:	4313      	orrs	r3, r2
 800773a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	697a      	ldr	r2, [r7, #20]
 8007740:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	693a      	ldr	r2, [r7, #16]
 8007746:	621a      	str	r2, [r3, #32]
}
 8007748:	bf00      	nop
 800774a:	371c      	adds	r7, #28
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr

08007754 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007754:	b480      	push	{r7}
 8007756:	b087      	sub	sp, #28
 8007758:	af00      	add	r7, sp, #0
 800775a:	60f8      	str	r0, [r7, #12]
 800775c:	60b9      	str	r1, [r7, #8]
 800775e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6a1b      	ldr	r3, [r3, #32]
 8007764:	f023 0210 	bic.w	r2, r3, #16
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	699b      	ldr	r3, [r3, #24]
 8007770:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6a1b      	ldr	r3, [r3, #32]
 8007776:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800777e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	031b      	lsls	r3, r3, #12
 8007784:	697a      	ldr	r2, [r7, #20]
 8007786:	4313      	orrs	r3, r2
 8007788:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007790:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	011b      	lsls	r3, r3, #4
 8007796:	693a      	ldr	r2, [r7, #16]
 8007798:	4313      	orrs	r3, r2
 800779a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	697a      	ldr	r2, [r7, #20]
 80077a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	693a      	ldr	r2, [r7, #16]
 80077a6:	621a      	str	r2, [r3, #32]
}
 80077a8:	bf00      	nop
 80077aa:	371c      	adds	r7, #28
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr

080077b4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b087      	sub	sp, #28
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	60f8      	str	r0, [r7, #12]
 80077bc:	60b9      	str	r1, [r7, #8]
 80077be:	607a      	str	r2, [r7, #4]
 80077c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	6a1b      	ldr	r3, [r3, #32]
 80077c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	69db      	ldr	r3, [r3, #28]
 80077d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6a1b      	ldr	r3, [r3, #32]
 80077d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	f023 0303 	bic.w	r3, r3, #3
 80077e0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80077e2:	697a      	ldr	r2, [r7, #20]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	4313      	orrs	r3, r2
 80077e8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80077f0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	011b      	lsls	r3, r3, #4
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	697a      	ldr	r2, [r7, #20]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007804:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	021b      	lsls	r3, r3, #8
 800780a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800780e:	693a      	ldr	r2, [r7, #16]
 8007810:	4313      	orrs	r3, r2
 8007812:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	697a      	ldr	r2, [r7, #20]
 8007818:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	693a      	ldr	r2, [r7, #16]
 800781e:	621a      	str	r2, [r3, #32]
}
 8007820:	bf00      	nop
 8007822:	371c      	adds	r7, #28
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800782c:	b480      	push	{r7}
 800782e:	b087      	sub	sp, #28
 8007830:	af00      	add	r7, sp, #0
 8007832:	60f8      	str	r0, [r7, #12]
 8007834:	60b9      	str	r1, [r7, #8]
 8007836:	607a      	str	r2, [r7, #4]
 8007838:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	6a1b      	ldr	r3, [r3, #32]
 800783e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	69db      	ldr	r3, [r3, #28]
 800784a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6a1b      	ldr	r3, [r3, #32]
 8007850:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007858:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	021b      	lsls	r3, r3, #8
 800785e:	697a      	ldr	r2, [r7, #20]
 8007860:	4313      	orrs	r3, r2
 8007862:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800786a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	031b      	lsls	r3, r3, #12
 8007870:	b29b      	uxth	r3, r3
 8007872:	697a      	ldr	r2, [r7, #20]
 8007874:	4313      	orrs	r3, r2
 8007876:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800787e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	031b      	lsls	r3, r3, #12
 8007884:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007888:	693a      	ldr	r2, [r7, #16]
 800788a:	4313      	orrs	r3, r2
 800788c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	697a      	ldr	r2, [r7, #20]
 8007892:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	693a      	ldr	r2, [r7, #16]
 8007898:	621a      	str	r2, [r3, #32]
}
 800789a:	bf00      	nop
 800789c:	371c      	adds	r7, #28
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr

080078a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078a6:	b480      	push	{r7}
 80078a8:	b085      	sub	sp, #20
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]
 80078ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078be:	683a      	ldr	r2, [r7, #0]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	4313      	orrs	r3, r2
 80078c4:	f043 0307 	orr.w	r3, r3, #7
 80078c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	68fa      	ldr	r2, [r7, #12]
 80078ce:	609a      	str	r2, [r3, #8]
}
 80078d0:	bf00      	nop
 80078d2:	3714      	adds	r7, #20
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr

080078dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80078dc:	b480      	push	{r7}
 80078de:	b087      	sub	sp, #28
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	60b9      	str	r1, [r7, #8]
 80078e6:	607a      	str	r2, [r7, #4]
 80078e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80078f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	021a      	lsls	r2, r3, #8
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	431a      	orrs	r2, r3
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	4313      	orrs	r3, r2
 8007904:	697a      	ldr	r2, [r7, #20]
 8007906:	4313      	orrs	r3, r2
 8007908:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	697a      	ldr	r2, [r7, #20]
 800790e:	609a      	str	r2, [r3, #8]
}
 8007910:	bf00      	nop
 8007912:	371c      	adds	r7, #28
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800791c:	b480      	push	{r7}
 800791e:	b087      	sub	sp, #28
 8007920:	af00      	add	r7, sp, #0
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	60b9      	str	r1, [r7, #8]
 8007926:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	f003 031f 	and.w	r3, r3, #31
 800792e:	2201      	movs	r2, #1
 8007930:	fa02 f303 	lsl.w	r3, r2, r3
 8007934:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	6a1a      	ldr	r2, [r3, #32]
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	43db      	mvns	r3, r3
 800793e:	401a      	ands	r2, r3
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	6a1a      	ldr	r2, [r3, #32]
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	f003 031f 	and.w	r3, r3, #31
 800794e:	6879      	ldr	r1, [r7, #4]
 8007950:	fa01 f303 	lsl.w	r3, r1, r3
 8007954:	431a      	orrs	r2, r3
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	621a      	str	r2, [r3, #32]
}
 800795a:	bf00      	nop
 800795c:	371c      	adds	r7, #28
 800795e:	46bd      	mov	sp, r7
 8007960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007964:	4770      	bx	lr
	...

08007968 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007968:	b480      	push	{r7}
 800796a:	b085      	sub	sp, #20
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007978:	2b01      	cmp	r3, #1
 800797a:	d101      	bne.n	8007980 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800797c:	2302      	movs	r3, #2
 800797e:	e05a      	b.n	8007a36 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2201      	movs	r2, #1
 8007984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2202      	movs	r2, #2
 800798c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	689b      	ldr	r3, [r3, #8]
 800799e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	68fa      	ldr	r2, [r7, #12]
 80079ae:	4313      	orrs	r3, r2
 80079b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4a21      	ldr	r2, [pc, #132]	; (8007a44 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d022      	beq.n	8007a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079cc:	d01d      	beq.n	8007a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4a1d      	ldr	r2, [pc, #116]	; (8007a48 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d018      	beq.n	8007a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	4a1b      	ldr	r2, [pc, #108]	; (8007a4c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d013      	beq.n	8007a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a1a      	ldr	r2, [pc, #104]	; (8007a50 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d00e      	beq.n	8007a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a18      	ldr	r2, [pc, #96]	; (8007a54 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d009      	beq.n	8007a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a17      	ldr	r2, [pc, #92]	; (8007a58 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d004      	beq.n	8007a0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a15      	ldr	r2, [pc, #84]	; (8007a5c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d10c      	bne.n	8007a24 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	68ba      	ldr	r2, [r7, #8]
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	68ba      	ldr	r2, [r7, #8]
 8007a22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a34:	2300      	movs	r3, #0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3714      	adds	r7, #20
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr
 8007a42:	bf00      	nop
 8007a44:	40010000 	.word	0x40010000
 8007a48:	40000400 	.word	0x40000400
 8007a4c:	40000800 	.word	0x40000800
 8007a50:	40000c00 	.word	0x40000c00
 8007a54:	40010400 	.word	0x40010400
 8007a58:	40014000 	.word	0x40014000
 8007a5c:	40001800 	.word	0x40001800

08007a60 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b083      	sub	sp, #12
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a68:	bf00      	nop
 8007a6a:	370c      	adds	r7, #12
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a72:	4770      	bx	lr

08007a74 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b083      	sub	sp, #12
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a7c:	bf00      	nop
 8007a7e:	370c      	adds	r7, #12
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr

08007a88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b082      	sub	sp, #8
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d101      	bne.n	8007a9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a96:	2301      	movs	r3, #1
 8007a98:	e03f      	b.n	8007b1a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007aa0:	b2db      	uxtb	r3, r3
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d106      	bne.n	8007ab4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f7fa f978 	bl	8001da4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2224      	movs	r2, #36	; 0x24
 8007ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	68da      	ldr	r2, [r3, #12]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007aca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f000 fddb 	bl	8008688 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	691a      	ldr	r2, [r3, #16]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007ae0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	695a      	ldr	r2, [r3, #20]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007af0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	68da      	ldr	r2, [r3, #12]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2200      	movs	r2, #0
 8007b06:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2220      	movs	r2, #32
 8007b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2220      	movs	r2, #32
 8007b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007b18:	2300      	movs	r3, #0
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	3708      	adds	r7, #8
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}

08007b22 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b22:	b580      	push	{r7, lr}
 8007b24:	b08a      	sub	sp, #40	; 0x28
 8007b26:	af02      	add	r7, sp, #8
 8007b28:	60f8      	str	r0, [r7, #12]
 8007b2a:	60b9      	str	r1, [r7, #8]
 8007b2c:	603b      	str	r3, [r7, #0]
 8007b2e:	4613      	mov	r3, r2
 8007b30:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007b32:	2300      	movs	r3, #0
 8007b34:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b3c:	b2db      	uxtb	r3, r3
 8007b3e:	2b20      	cmp	r3, #32
 8007b40:	d17c      	bne.n	8007c3c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d002      	beq.n	8007b4e <HAL_UART_Transmit+0x2c>
 8007b48:	88fb      	ldrh	r3, [r7, #6]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d101      	bne.n	8007b52 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e075      	b.n	8007c3e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	d101      	bne.n	8007b60 <HAL_UART_Transmit+0x3e>
 8007b5c:	2302      	movs	r3, #2
 8007b5e:	e06e      	b.n	8007c3e <HAL_UART_Transmit+0x11c>
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2201      	movs	r2, #1
 8007b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2221      	movs	r2, #33	; 0x21
 8007b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007b76:	f7fd fb19 	bl	80051ac <HAL_GetTick>
 8007b7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	88fa      	ldrh	r2, [r7, #6]
 8007b80:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	88fa      	ldrh	r2, [r7, #6]
 8007b86:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	689b      	ldr	r3, [r3, #8]
 8007b8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b90:	d108      	bne.n	8007ba4 <HAL_UART_Transmit+0x82>
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	691b      	ldr	r3, [r3, #16]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d104      	bne.n	8007ba4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007b9e:	68bb      	ldr	r3, [r7, #8]
 8007ba0:	61bb      	str	r3, [r7, #24]
 8007ba2:	e003      	b.n	8007bac <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007bb4:	e02a      	b.n	8007c0c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	9300      	str	r3, [sp, #0]
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	2180      	movs	r1, #128	; 0x80
 8007bc0:	68f8      	ldr	r0, [r7, #12]
 8007bc2:	f000 fb1f 	bl	8008204 <UART_WaitOnFlagUntilTimeout>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d001      	beq.n	8007bd0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007bcc:	2303      	movs	r3, #3
 8007bce:	e036      	b.n	8007c3e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007bd0:	69fb      	ldr	r3, [r7, #28]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d10b      	bne.n	8007bee <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007bd6:	69bb      	ldr	r3, [r7, #24]
 8007bd8:	881b      	ldrh	r3, [r3, #0]
 8007bda:	461a      	mov	r2, r3
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007be4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007be6:	69bb      	ldr	r3, [r7, #24]
 8007be8:	3302      	adds	r3, #2
 8007bea:	61bb      	str	r3, [r7, #24]
 8007bec:	e007      	b.n	8007bfe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007bee:	69fb      	ldr	r3, [r7, #28]
 8007bf0:	781a      	ldrb	r2, [r3, #0]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007bf8:	69fb      	ldr	r3, [r7, #28]
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c02:	b29b      	uxth	r3, r3
 8007c04:	3b01      	subs	r3, #1
 8007c06:	b29a      	uxth	r2, r3
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d1cf      	bne.n	8007bb6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	9300      	str	r3, [sp, #0]
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	2140      	movs	r1, #64	; 0x40
 8007c20:	68f8      	ldr	r0, [r7, #12]
 8007c22:	f000 faef 	bl	8008204 <UART_WaitOnFlagUntilTimeout>
 8007c26:	4603      	mov	r3, r0
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d001      	beq.n	8007c30 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007c2c:	2303      	movs	r3, #3
 8007c2e:	e006      	b.n	8007c3e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2220      	movs	r2, #32
 8007c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	e000      	b.n	8007c3e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007c3c:	2302      	movs	r3, #2
  }
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3720      	adds	r7, #32
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}

08007c46 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c46:	b580      	push	{r7, lr}
 8007c48:	b084      	sub	sp, #16
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	60f8      	str	r0, [r7, #12]
 8007c4e:	60b9      	str	r1, [r7, #8]
 8007c50:	4613      	mov	r3, r2
 8007c52:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	2b20      	cmp	r3, #32
 8007c5e:	d11d      	bne.n	8007c9c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d002      	beq.n	8007c6c <HAL_UART_Receive_IT+0x26>
 8007c66:	88fb      	ldrh	r3, [r7, #6]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d101      	bne.n	8007c70 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	e016      	b.n	8007c9e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d101      	bne.n	8007c7e <HAL_UART_Receive_IT+0x38>
 8007c7a:	2302      	movs	r3, #2
 8007c7c:	e00f      	b.n	8007c9e <HAL_UART_Receive_IT+0x58>
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2201      	movs	r2, #1
 8007c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007c8c:	88fb      	ldrh	r3, [r7, #6]
 8007c8e:	461a      	mov	r2, r3
 8007c90:	68b9      	ldr	r1, [r7, #8]
 8007c92:	68f8      	ldr	r0, [r7, #12]
 8007c94:	f000 fb24 	bl	80082e0 <UART_Start_Receive_IT>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	e000      	b.n	8007c9e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007c9c:	2302      	movs	r3, #2
  }
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3710      	adds	r7, #16
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}
	...

08007ca8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b0ba      	sub	sp, #232	; 0xe8
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	68db      	ldr	r3, [r3, #12]
 8007cc0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	695b      	ldr	r3, [r3, #20]
 8007cca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cde:	f003 030f 	and.w	r3, r3, #15
 8007ce2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007ce6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d10f      	bne.n	8007d0e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007cee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cf2:	f003 0320 	and.w	r3, r3, #32
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d009      	beq.n	8007d0e <HAL_UART_IRQHandler+0x66>
 8007cfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007cfe:	f003 0320 	and.w	r3, r3, #32
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d003      	beq.n	8007d0e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f000 fc03 	bl	8008512 <UART_Receive_IT>
      return;
 8007d0c:	e256      	b.n	80081bc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007d0e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	f000 80de 	beq.w	8007ed4 <HAL_UART_IRQHandler+0x22c>
 8007d18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d1c:	f003 0301 	and.w	r3, r3, #1
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d106      	bne.n	8007d32 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007d24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d28:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	f000 80d1 	beq.w	8007ed4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007d32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d36:	f003 0301 	and.w	r3, r3, #1
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d00b      	beq.n	8007d56 <HAL_UART_IRQHandler+0xae>
 8007d3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d005      	beq.n	8007d56 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d4e:	f043 0201 	orr.w	r2, r3, #1
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d5a:	f003 0304 	and.w	r3, r3, #4
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d00b      	beq.n	8007d7a <HAL_UART_IRQHandler+0xd2>
 8007d62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d66:	f003 0301 	and.w	r3, r3, #1
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d005      	beq.n	8007d7a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d72:	f043 0202 	orr.w	r2, r3, #2
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d7e:	f003 0302 	and.w	r3, r3, #2
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d00b      	beq.n	8007d9e <HAL_UART_IRQHandler+0xf6>
 8007d86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d8a:	f003 0301 	and.w	r3, r3, #1
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d005      	beq.n	8007d9e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d96:	f043 0204 	orr.w	r2, r3, #4
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007da2:	f003 0308 	and.w	r3, r3, #8
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d011      	beq.n	8007dce <HAL_UART_IRQHandler+0x126>
 8007daa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dae:	f003 0320 	and.w	r3, r3, #32
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d105      	bne.n	8007dc2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007db6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007dba:	f003 0301 	and.w	r3, r3, #1
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d005      	beq.n	8007dce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dc6:	f043 0208 	orr.w	r2, r3, #8
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	f000 81ed 	beq.w	80081b2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007dd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ddc:	f003 0320 	and.w	r3, r3, #32
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d008      	beq.n	8007df6 <HAL_UART_IRQHandler+0x14e>
 8007de4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007de8:	f003 0320 	and.w	r3, r3, #32
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d002      	beq.n	8007df6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f000 fb8e 	bl	8008512 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	695b      	ldr	r3, [r3, #20]
 8007dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e00:	2b40      	cmp	r3, #64	; 0x40
 8007e02:	bf0c      	ite	eq
 8007e04:	2301      	moveq	r3, #1
 8007e06:	2300      	movne	r3, #0
 8007e08:	b2db      	uxtb	r3, r3
 8007e0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e12:	f003 0308 	and.w	r3, r3, #8
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d103      	bne.n	8007e22 <HAL_UART_IRQHandler+0x17a>
 8007e1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d04f      	beq.n	8007ec2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f000 fa96 	bl	8008354 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	695b      	ldr	r3, [r3, #20]
 8007e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e32:	2b40      	cmp	r3, #64	; 0x40
 8007e34:	d141      	bne.n	8007eba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	3314      	adds	r3, #20
 8007e3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007e44:	e853 3f00 	ldrex	r3, [r3]
 8007e48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007e4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007e50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	3314      	adds	r3, #20
 8007e5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007e62:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007e66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007e6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007e72:	e841 2300 	strex	r3, r2, [r1]
 8007e76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007e7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d1d9      	bne.n	8007e36 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d013      	beq.n	8007eb2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e8e:	4a7d      	ldr	r2, [pc, #500]	; (8008084 <HAL_UART_IRQHandler+0x3dc>)
 8007e90:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e96:	4618      	mov	r0, r3
 8007e98:	f7fd fb56 	bl	8005548 <HAL_DMA_Abort_IT>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d016      	beq.n	8007ed0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ea6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007eac:	4610      	mov	r0, r2
 8007eae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007eb0:	e00e      	b.n	8007ed0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 f990 	bl	80081d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007eb8:	e00a      	b.n	8007ed0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f000 f98c 	bl	80081d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ec0:	e006      	b.n	8007ed0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f000 f988 	bl	80081d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007ece:	e170      	b.n	80081b2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ed0:	bf00      	nop
    return;
 8007ed2:	e16e      	b.n	80081b2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	f040 814a 	bne.w	8008172 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007ede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ee2:	f003 0310 	and.w	r3, r3, #16
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	f000 8143 	beq.w	8008172 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007eec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ef0:	f003 0310 	and.w	r3, r3, #16
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	f000 813c 	beq.w	8008172 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007efa:	2300      	movs	r3, #0
 8007efc:	60bb      	str	r3, [r7, #8]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	60bb      	str	r3, [r7, #8]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	60bb      	str	r3, [r7, #8]
 8007f0e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	695b      	ldr	r3, [r3, #20]
 8007f16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f1a:	2b40      	cmp	r3, #64	; 0x40
 8007f1c:	f040 80b4 	bne.w	8008088 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	685b      	ldr	r3, [r3, #4]
 8007f28:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007f2c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	f000 8140 	beq.w	80081b6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007f3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	f080 8139 	bcs.w	80081b6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007f4a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f50:	69db      	ldr	r3, [r3, #28]
 8007f52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f56:	f000 8088 	beq.w	800806a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	330c      	adds	r3, #12
 8007f60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f64:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007f68:	e853 3f00 	ldrex	r3, [r3]
 8007f6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007f70:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007f74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f78:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	330c      	adds	r3, #12
 8007f82:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007f86:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007f8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f8e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007f92:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007f96:	e841 2300 	strex	r3, r2, [r1]
 8007f9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007f9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d1d9      	bne.n	8007f5a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	3314      	adds	r3, #20
 8007fac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fb0:	e853 3f00 	ldrex	r3, [r3]
 8007fb4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007fb6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007fb8:	f023 0301 	bic.w	r3, r3, #1
 8007fbc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	3314      	adds	r3, #20
 8007fc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007fca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007fce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007fd2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007fd6:	e841 2300 	strex	r3, r2, [r1]
 8007fda:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007fdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d1e1      	bne.n	8007fa6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	3314      	adds	r3, #20
 8007fe8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007fec:	e853 3f00 	ldrex	r3, [r3]
 8007ff0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007ff2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007ff4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ff8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	3314      	adds	r3, #20
 8008002:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008006:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008008:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800800a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800800c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800800e:	e841 2300 	strex	r3, r2, [r1]
 8008012:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008014:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008016:	2b00      	cmp	r3, #0
 8008018:	d1e3      	bne.n	8007fe2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2220      	movs	r2, #32
 800801e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2200      	movs	r2, #0
 8008026:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	330c      	adds	r3, #12
 800802e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008030:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008032:	e853 3f00 	ldrex	r3, [r3]
 8008036:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008038:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800803a:	f023 0310 	bic.w	r3, r3, #16
 800803e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	330c      	adds	r3, #12
 8008048:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800804c:	65ba      	str	r2, [r7, #88]	; 0x58
 800804e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008050:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008052:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008054:	e841 2300 	strex	r3, r2, [r1]
 8008058:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800805a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800805c:	2b00      	cmp	r3, #0
 800805e:	d1e3      	bne.n	8008028 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008064:	4618      	mov	r0, r3
 8008066:	f7fd f9ff 	bl	8005468 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008072:	b29b      	uxth	r3, r3
 8008074:	1ad3      	subs	r3, r2, r3
 8008076:	b29b      	uxth	r3, r3
 8008078:	4619      	mov	r1, r3
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f000 f8b6 	bl	80081ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008080:	e099      	b.n	80081b6 <HAL_UART_IRQHandler+0x50e>
 8008082:	bf00      	nop
 8008084:	0800841b 	.word	0x0800841b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008090:	b29b      	uxth	r3, r3
 8008092:	1ad3      	subs	r3, r2, r3
 8008094:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800809c:	b29b      	uxth	r3, r3
 800809e:	2b00      	cmp	r3, #0
 80080a0:	f000 808b 	beq.w	80081ba <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80080a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	f000 8086 	beq.w	80081ba <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	330c      	adds	r3, #12
 80080b4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080b8:	e853 3f00 	ldrex	r3, [r3]
 80080bc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80080be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80080c4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	330c      	adds	r3, #12
 80080ce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80080d2:	647a      	str	r2, [r7, #68]	; 0x44
 80080d4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80080d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080da:	e841 2300 	strex	r3, r2, [r1]
 80080de:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80080e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d1e3      	bne.n	80080ae <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	3314      	adds	r3, #20
 80080ec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f0:	e853 3f00 	ldrex	r3, [r3]
 80080f4:	623b      	str	r3, [r7, #32]
   return(result);
 80080f6:	6a3b      	ldr	r3, [r7, #32]
 80080f8:	f023 0301 	bic.w	r3, r3, #1
 80080fc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	3314      	adds	r3, #20
 8008106:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800810a:	633a      	str	r2, [r7, #48]	; 0x30
 800810c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800810e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008110:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008112:	e841 2300 	strex	r3, r2, [r1]
 8008116:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800811a:	2b00      	cmp	r3, #0
 800811c:	d1e3      	bne.n	80080e6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2220      	movs	r2, #32
 8008122:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2200      	movs	r2, #0
 800812a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	330c      	adds	r3, #12
 8008132:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	e853 3f00 	ldrex	r3, [r3]
 800813a:	60fb      	str	r3, [r7, #12]
   return(result);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f023 0310 	bic.w	r3, r3, #16
 8008142:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	330c      	adds	r3, #12
 800814c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008150:	61fa      	str	r2, [r7, #28]
 8008152:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008154:	69b9      	ldr	r1, [r7, #24]
 8008156:	69fa      	ldr	r2, [r7, #28]
 8008158:	e841 2300 	strex	r3, r2, [r1]
 800815c:	617b      	str	r3, [r7, #20]
   return(result);
 800815e:	697b      	ldr	r3, [r7, #20]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d1e3      	bne.n	800812c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008164:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008168:	4619      	mov	r1, r3
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 f83e 	bl	80081ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008170:	e023      	b.n	80081ba <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800817a:	2b00      	cmp	r3, #0
 800817c:	d009      	beq.n	8008192 <HAL_UART_IRQHandler+0x4ea>
 800817e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008182:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008186:	2b00      	cmp	r3, #0
 8008188:	d003      	beq.n	8008192 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f000 f959 	bl	8008442 <UART_Transmit_IT>
    return;
 8008190:	e014      	b.n	80081bc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800819a:	2b00      	cmp	r3, #0
 800819c:	d00e      	beq.n	80081bc <HAL_UART_IRQHandler+0x514>
 800819e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d008      	beq.n	80081bc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 f999 	bl	80084e2 <UART_EndTransmit_IT>
    return;
 80081b0:	e004      	b.n	80081bc <HAL_UART_IRQHandler+0x514>
    return;
 80081b2:	bf00      	nop
 80081b4:	e002      	b.n	80081bc <HAL_UART_IRQHandler+0x514>
      return;
 80081b6:	bf00      	nop
 80081b8:	e000      	b.n	80081bc <HAL_UART_IRQHandler+0x514>
      return;
 80081ba:	bf00      	nop
  }
}
 80081bc:	37e8      	adds	r7, #232	; 0xe8
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}
 80081c2:	bf00      	nop

080081c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b083      	sub	sp, #12
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80081cc:	bf00      	nop
 80081ce:	370c      	adds	r7, #12
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80081d8:	b480      	push	{r7}
 80081da:	b083      	sub	sp, #12
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80081e0:	bf00      	nop
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b083      	sub	sp, #12
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	460b      	mov	r3, r1
 80081f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80081f8:	bf00      	nop
 80081fa:	370c      	adds	r7, #12
 80081fc:	46bd      	mov	sp, r7
 80081fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008202:	4770      	bx	lr

08008204 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b090      	sub	sp, #64	; 0x40
 8008208:	af00      	add	r7, sp, #0
 800820a:	60f8      	str	r0, [r7, #12]
 800820c:	60b9      	str	r1, [r7, #8]
 800820e:	603b      	str	r3, [r7, #0]
 8008210:	4613      	mov	r3, r2
 8008212:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008214:	e050      	b.n	80082b8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008216:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800821c:	d04c      	beq.n	80082b8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800821e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008220:	2b00      	cmp	r3, #0
 8008222:	d007      	beq.n	8008234 <UART_WaitOnFlagUntilTimeout+0x30>
 8008224:	f7fc ffc2 	bl	80051ac <HAL_GetTick>
 8008228:	4602      	mov	r2, r0
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	1ad3      	subs	r3, r2, r3
 800822e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008230:	429a      	cmp	r2, r3
 8008232:	d241      	bcs.n	80082b8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	330c      	adds	r3, #12
 800823a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800823c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800823e:	e853 3f00 	ldrex	r3, [r3]
 8008242:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008246:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800824a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	330c      	adds	r3, #12
 8008252:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008254:	637a      	str	r2, [r7, #52]	; 0x34
 8008256:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008258:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800825a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800825c:	e841 2300 	strex	r3, r2, [r1]
 8008260:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008264:	2b00      	cmp	r3, #0
 8008266:	d1e5      	bne.n	8008234 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	3314      	adds	r3, #20
 800826e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	e853 3f00 	ldrex	r3, [r3]
 8008276:	613b      	str	r3, [r7, #16]
   return(result);
 8008278:	693b      	ldr	r3, [r7, #16]
 800827a:	f023 0301 	bic.w	r3, r3, #1
 800827e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	3314      	adds	r3, #20
 8008286:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008288:	623a      	str	r2, [r7, #32]
 800828a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828c:	69f9      	ldr	r1, [r7, #28]
 800828e:	6a3a      	ldr	r2, [r7, #32]
 8008290:	e841 2300 	strex	r3, r2, [r1]
 8008294:	61bb      	str	r3, [r7, #24]
   return(result);
 8008296:	69bb      	ldr	r3, [r7, #24]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d1e5      	bne.n	8008268 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2220      	movs	r2, #32
 80082a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	2220      	movs	r2, #32
 80082a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80082b4:	2303      	movs	r3, #3
 80082b6:	e00f      	b.n	80082d8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	4013      	ands	r3, r2
 80082c2:	68ba      	ldr	r2, [r7, #8]
 80082c4:	429a      	cmp	r2, r3
 80082c6:	bf0c      	ite	eq
 80082c8:	2301      	moveq	r3, #1
 80082ca:	2300      	movne	r3, #0
 80082cc:	b2db      	uxtb	r3, r3
 80082ce:	461a      	mov	r2, r3
 80082d0:	79fb      	ldrb	r3, [r7, #7]
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d09f      	beq.n	8008216 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80082d6:	2300      	movs	r3, #0
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3740      	adds	r7, #64	; 0x40
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	60f8      	str	r0, [r7, #12]
 80082e8:	60b9      	str	r1, [r7, #8]
 80082ea:	4613      	mov	r3, r2
 80082ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	68ba      	ldr	r2, [r7, #8]
 80082f2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	88fa      	ldrh	r2, [r7, #6]
 80082f8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	88fa      	ldrh	r2, [r7, #6]
 80082fe:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	2200      	movs	r2, #0
 8008304:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2222      	movs	r2, #34	; 0x22
 800830a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2200      	movs	r2, #0
 8008312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	68da      	ldr	r2, [r3, #12]
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008324:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	695a      	ldr	r2, [r3, #20]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f042 0201 	orr.w	r2, r2, #1
 8008334:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	68da      	ldr	r2, [r3, #12]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f042 0220 	orr.w	r2, r2, #32
 8008344:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008346:	2300      	movs	r3, #0
}
 8008348:	4618      	mov	r0, r3
 800834a:	3714      	adds	r7, #20
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr

08008354 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008354:	b480      	push	{r7}
 8008356:	b095      	sub	sp, #84	; 0x54
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	330c      	adds	r3, #12
 8008362:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008364:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008366:	e853 3f00 	ldrex	r3, [r3]
 800836a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800836c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800836e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008372:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	330c      	adds	r3, #12
 800837a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800837c:	643a      	str	r2, [r7, #64]	; 0x40
 800837e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008380:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008382:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008384:	e841 2300 	strex	r3, r2, [r1]
 8008388:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800838a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800838c:	2b00      	cmp	r3, #0
 800838e:	d1e5      	bne.n	800835c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	3314      	adds	r3, #20
 8008396:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008398:	6a3b      	ldr	r3, [r7, #32]
 800839a:	e853 3f00 	ldrex	r3, [r3]
 800839e:	61fb      	str	r3, [r7, #28]
   return(result);
 80083a0:	69fb      	ldr	r3, [r7, #28]
 80083a2:	f023 0301 	bic.w	r3, r3, #1
 80083a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	3314      	adds	r3, #20
 80083ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083b0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80083b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80083b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80083b8:	e841 2300 	strex	r3, r2, [r1]
 80083bc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80083be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d1e5      	bne.n	8008390 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	d119      	bne.n	8008400 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	330c      	adds	r3, #12
 80083d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	e853 3f00 	ldrex	r3, [r3]
 80083da:	60bb      	str	r3, [r7, #8]
   return(result);
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	f023 0310 	bic.w	r3, r3, #16
 80083e2:	647b      	str	r3, [r7, #68]	; 0x44
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	330c      	adds	r3, #12
 80083ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80083ec:	61ba      	str	r2, [r7, #24]
 80083ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f0:	6979      	ldr	r1, [r7, #20]
 80083f2:	69ba      	ldr	r2, [r7, #24]
 80083f4:	e841 2300 	strex	r3, r2, [r1]
 80083f8:	613b      	str	r3, [r7, #16]
   return(result);
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d1e5      	bne.n	80083cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2220      	movs	r2, #32
 8008404:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2200      	movs	r2, #0
 800840c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800840e:	bf00      	nop
 8008410:	3754      	adds	r7, #84	; 0x54
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr

0800841a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800841a:	b580      	push	{r7, lr}
 800841c:	b084      	sub	sp, #16
 800841e:	af00      	add	r7, sp, #0
 8008420:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008426:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2200      	movs	r2, #0
 800842c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2200      	movs	r2, #0
 8008432:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f7ff fecf 	bl	80081d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800843a:	bf00      	nop
 800843c:	3710      	adds	r7, #16
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}

08008442 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008442:	b480      	push	{r7}
 8008444:	b085      	sub	sp, #20
 8008446:	af00      	add	r7, sp, #0
 8008448:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008450:	b2db      	uxtb	r3, r3
 8008452:	2b21      	cmp	r3, #33	; 0x21
 8008454:	d13e      	bne.n	80084d4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	689b      	ldr	r3, [r3, #8]
 800845a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800845e:	d114      	bne.n	800848a <UART_Transmit_IT+0x48>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	691b      	ldr	r3, [r3, #16]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d110      	bne.n	800848a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6a1b      	ldr	r3, [r3, #32]
 800846c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	881b      	ldrh	r3, [r3, #0]
 8008472:	461a      	mov	r2, r3
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800847c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6a1b      	ldr	r3, [r3, #32]
 8008482:	1c9a      	adds	r2, r3, #2
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	621a      	str	r2, [r3, #32]
 8008488:	e008      	b.n	800849c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6a1b      	ldr	r3, [r3, #32]
 800848e:	1c59      	adds	r1, r3, #1
 8008490:	687a      	ldr	r2, [r7, #4]
 8008492:	6211      	str	r1, [r2, #32]
 8008494:	781a      	ldrb	r2, [r3, #0]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	3b01      	subs	r3, #1
 80084a4:	b29b      	uxth	r3, r3
 80084a6:	687a      	ldr	r2, [r7, #4]
 80084a8:	4619      	mov	r1, r3
 80084aa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d10f      	bne.n	80084d0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	68da      	ldr	r2, [r3, #12]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80084be:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	68da      	ldr	r2, [r3, #12]
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80084ce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80084d0:	2300      	movs	r3, #0
 80084d2:	e000      	b.n	80084d6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80084d4:	2302      	movs	r3, #2
  }
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3714      	adds	r7, #20
 80084da:	46bd      	mov	sp, r7
 80084dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e0:	4770      	bx	lr

080084e2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80084e2:	b580      	push	{r7, lr}
 80084e4:	b082      	sub	sp, #8
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	68da      	ldr	r2, [r3, #12]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084f8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2220      	movs	r2, #32
 80084fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f7ff fe5e 	bl	80081c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008508:	2300      	movs	r3, #0
}
 800850a:	4618      	mov	r0, r3
 800850c:	3708      	adds	r7, #8
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}

08008512 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008512:	b580      	push	{r7, lr}
 8008514:	b08c      	sub	sp, #48	; 0x30
 8008516:	af00      	add	r7, sp, #0
 8008518:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008520:	b2db      	uxtb	r3, r3
 8008522:	2b22      	cmp	r3, #34	; 0x22
 8008524:	f040 80ab 	bne.w	800867e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	689b      	ldr	r3, [r3, #8]
 800852c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008530:	d117      	bne.n	8008562 <UART_Receive_IT+0x50>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	691b      	ldr	r3, [r3, #16]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d113      	bne.n	8008562 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800853a:	2300      	movs	r3, #0
 800853c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008542:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	b29b      	uxth	r3, r3
 800854c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008550:	b29a      	uxth	r2, r3
 8008552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008554:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800855a:	1c9a      	adds	r2, r3, #2
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	629a      	str	r2, [r3, #40]	; 0x28
 8008560:	e026      	b.n	80085b0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008566:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008568:	2300      	movs	r3, #0
 800856a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	689b      	ldr	r3, [r3, #8]
 8008570:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008574:	d007      	beq.n	8008586 <UART_Receive_IT+0x74>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d10a      	bne.n	8008594 <UART_Receive_IT+0x82>
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	691b      	ldr	r3, [r3, #16]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d106      	bne.n	8008594 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	b2da      	uxtb	r2, r3
 800858e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008590:	701a      	strb	r2, [r3, #0]
 8008592:	e008      	b.n	80085a6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	b2db      	uxtb	r3, r3
 800859c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085a0:	b2da      	uxtb	r2, r3
 80085a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085a4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085aa:	1c5a      	adds	r2, r3, #1
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085b4:	b29b      	uxth	r3, r3
 80085b6:	3b01      	subs	r3, #1
 80085b8:	b29b      	uxth	r3, r3
 80085ba:	687a      	ldr	r2, [r7, #4]
 80085bc:	4619      	mov	r1, r3
 80085be:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d15a      	bne.n	800867a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	68da      	ldr	r2, [r3, #12]
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f022 0220 	bic.w	r2, r2, #32
 80085d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	68da      	ldr	r2, [r3, #12]
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80085e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	695a      	ldr	r2, [r3, #20]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f022 0201 	bic.w	r2, r2, #1
 80085f2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2220      	movs	r2, #32
 80085f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008600:	2b01      	cmp	r3, #1
 8008602:	d135      	bne.n	8008670 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2200      	movs	r2, #0
 8008608:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	330c      	adds	r3, #12
 8008610:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	e853 3f00 	ldrex	r3, [r3]
 8008618:	613b      	str	r3, [r7, #16]
   return(result);
 800861a:	693b      	ldr	r3, [r7, #16]
 800861c:	f023 0310 	bic.w	r3, r3, #16
 8008620:	627b      	str	r3, [r7, #36]	; 0x24
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	330c      	adds	r3, #12
 8008628:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800862a:	623a      	str	r2, [r7, #32]
 800862c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800862e:	69f9      	ldr	r1, [r7, #28]
 8008630:	6a3a      	ldr	r2, [r7, #32]
 8008632:	e841 2300 	strex	r3, r2, [r1]
 8008636:	61bb      	str	r3, [r7, #24]
   return(result);
 8008638:	69bb      	ldr	r3, [r7, #24]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d1e5      	bne.n	800860a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f003 0310 	and.w	r3, r3, #16
 8008648:	2b10      	cmp	r3, #16
 800864a:	d10a      	bne.n	8008662 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800864c:	2300      	movs	r3, #0
 800864e:	60fb      	str	r3, [r7, #12]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	60fb      	str	r3, [r7, #12]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	60fb      	str	r3, [r7, #12]
 8008660:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008666:	4619      	mov	r1, r3
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f7ff fdbf 	bl	80081ec <HAL_UARTEx_RxEventCallback>
 800866e:	e002      	b.n	8008676 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f000 fd3f 	bl	80090f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008676:	2300      	movs	r3, #0
 8008678:	e002      	b.n	8008680 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800867a:	2300      	movs	r3, #0
 800867c:	e000      	b.n	8008680 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800867e:	2302      	movs	r3, #2
  }
}
 8008680:	4618      	mov	r0, r3
 8008682:	3730      	adds	r7, #48	; 0x30
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}

08008688 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800868c:	b09f      	sub	sp, #124	; 0x7c
 800868e:	af00      	add	r7, sp, #0
 8008690:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008692:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	691b      	ldr	r3, [r3, #16]
 8008698:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800869c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800869e:	68d9      	ldr	r1, [r3, #12]
 80086a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	ea40 0301 	orr.w	r3, r0, r1
 80086a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80086aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086ac:	689a      	ldr	r2, [r3, #8]
 80086ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086b0:	691b      	ldr	r3, [r3, #16]
 80086b2:	431a      	orrs	r2, r3
 80086b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086b6:	695b      	ldr	r3, [r3, #20]
 80086b8:	431a      	orrs	r2, r3
 80086ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086bc:	69db      	ldr	r3, [r3, #28]
 80086be:	4313      	orrs	r3, r2
 80086c0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80086c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	68db      	ldr	r3, [r3, #12]
 80086c8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80086cc:	f021 010c 	bic.w	r1, r1, #12
 80086d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086d2:	681a      	ldr	r2, [r3, #0]
 80086d4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80086d6:	430b      	orrs	r3, r1
 80086d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80086da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	695b      	ldr	r3, [r3, #20]
 80086e0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80086e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086e6:	6999      	ldr	r1, [r3, #24]
 80086e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	ea40 0301 	orr.w	r3, r0, r1
 80086f0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80086f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086f4:	681a      	ldr	r2, [r3, #0]
 80086f6:	4bc5      	ldr	r3, [pc, #788]	; (8008a0c <UART_SetConfig+0x384>)
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d004      	beq.n	8008706 <UART_SetConfig+0x7e>
 80086fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086fe:	681a      	ldr	r2, [r3, #0]
 8008700:	4bc3      	ldr	r3, [pc, #780]	; (8008a10 <UART_SetConfig+0x388>)
 8008702:	429a      	cmp	r2, r3
 8008704:	d103      	bne.n	800870e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008706:	f7fd fda1 	bl	800624c <HAL_RCC_GetPCLK2Freq>
 800870a:	6778      	str	r0, [r7, #116]	; 0x74
 800870c:	e002      	b.n	8008714 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800870e:	f7fd fd89 	bl	8006224 <HAL_RCC_GetPCLK1Freq>
 8008712:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008714:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008716:	69db      	ldr	r3, [r3, #28]
 8008718:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800871c:	f040 80b6 	bne.w	800888c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008720:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008722:	461c      	mov	r4, r3
 8008724:	f04f 0500 	mov.w	r5, #0
 8008728:	4622      	mov	r2, r4
 800872a:	462b      	mov	r3, r5
 800872c:	1891      	adds	r1, r2, r2
 800872e:	6439      	str	r1, [r7, #64]	; 0x40
 8008730:	415b      	adcs	r3, r3
 8008732:	647b      	str	r3, [r7, #68]	; 0x44
 8008734:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008738:	1912      	adds	r2, r2, r4
 800873a:	eb45 0303 	adc.w	r3, r5, r3
 800873e:	f04f 0000 	mov.w	r0, #0
 8008742:	f04f 0100 	mov.w	r1, #0
 8008746:	00d9      	lsls	r1, r3, #3
 8008748:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800874c:	00d0      	lsls	r0, r2, #3
 800874e:	4602      	mov	r2, r0
 8008750:	460b      	mov	r3, r1
 8008752:	1911      	adds	r1, r2, r4
 8008754:	6639      	str	r1, [r7, #96]	; 0x60
 8008756:	416b      	adcs	r3, r5
 8008758:	667b      	str	r3, [r7, #100]	; 0x64
 800875a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	461a      	mov	r2, r3
 8008760:	f04f 0300 	mov.w	r3, #0
 8008764:	1891      	adds	r1, r2, r2
 8008766:	63b9      	str	r1, [r7, #56]	; 0x38
 8008768:	415b      	adcs	r3, r3
 800876a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800876c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008770:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008774:	f7f8 fa56 	bl	8000c24 <__aeabi_uldivmod>
 8008778:	4602      	mov	r2, r0
 800877a:	460b      	mov	r3, r1
 800877c:	4ba5      	ldr	r3, [pc, #660]	; (8008a14 <UART_SetConfig+0x38c>)
 800877e:	fba3 2302 	umull	r2, r3, r3, r2
 8008782:	095b      	lsrs	r3, r3, #5
 8008784:	011e      	lsls	r6, r3, #4
 8008786:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008788:	461c      	mov	r4, r3
 800878a:	f04f 0500 	mov.w	r5, #0
 800878e:	4622      	mov	r2, r4
 8008790:	462b      	mov	r3, r5
 8008792:	1891      	adds	r1, r2, r2
 8008794:	6339      	str	r1, [r7, #48]	; 0x30
 8008796:	415b      	adcs	r3, r3
 8008798:	637b      	str	r3, [r7, #52]	; 0x34
 800879a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800879e:	1912      	adds	r2, r2, r4
 80087a0:	eb45 0303 	adc.w	r3, r5, r3
 80087a4:	f04f 0000 	mov.w	r0, #0
 80087a8:	f04f 0100 	mov.w	r1, #0
 80087ac:	00d9      	lsls	r1, r3, #3
 80087ae:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80087b2:	00d0      	lsls	r0, r2, #3
 80087b4:	4602      	mov	r2, r0
 80087b6:	460b      	mov	r3, r1
 80087b8:	1911      	adds	r1, r2, r4
 80087ba:	65b9      	str	r1, [r7, #88]	; 0x58
 80087bc:	416b      	adcs	r3, r5
 80087be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80087c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087c2:	685b      	ldr	r3, [r3, #4]
 80087c4:	461a      	mov	r2, r3
 80087c6:	f04f 0300 	mov.w	r3, #0
 80087ca:	1891      	adds	r1, r2, r2
 80087cc:	62b9      	str	r1, [r7, #40]	; 0x28
 80087ce:	415b      	adcs	r3, r3
 80087d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80087d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80087d6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80087da:	f7f8 fa23 	bl	8000c24 <__aeabi_uldivmod>
 80087de:	4602      	mov	r2, r0
 80087e0:	460b      	mov	r3, r1
 80087e2:	4b8c      	ldr	r3, [pc, #560]	; (8008a14 <UART_SetConfig+0x38c>)
 80087e4:	fba3 1302 	umull	r1, r3, r3, r2
 80087e8:	095b      	lsrs	r3, r3, #5
 80087ea:	2164      	movs	r1, #100	; 0x64
 80087ec:	fb01 f303 	mul.w	r3, r1, r3
 80087f0:	1ad3      	subs	r3, r2, r3
 80087f2:	00db      	lsls	r3, r3, #3
 80087f4:	3332      	adds	r3, #50	; 0x32
 80087f6:	4a87      	ldr	r2, [pc, #540]	; (8008a14 <UART_SetConfig+0x38c>)
 80087f8:	fba2 2303 	umull	r2, r3, r2, r3
 80087fc:	095b      	lsrs	r3, r3, #5
 80087fe:	005b      	lsls	r3, r3, #1
 8008800:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008804:	441e      	add	r6, r3
 8008806:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008808:	4618      	mov	r0, r3
 800880a:	f04f 0100 	mov.w	r1, #0
 800880e:	4602      	mov	r2, r0
 8008810:	460b      	mov	r3, r1
 8008812:	1894      	adds	r4, r2, r2
 8008814:	623c      	str	r4, [r7, #32]
 8008816:	415b      	adcs	r3, r3
 8008818:	627b      	str	r3, [r7, #36]	; 0x24
 800881a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800881e:	1812      	adds	r2, r2, r0
 8008820:	eb41 0303 	adc.w	r3, r1, r3
 8008824:	f04f 0400 	mov.w	r4, #0
 8008828:	f04f 0500 	mov.w	r5, #0
 800882c:	00dd      	lsls	r5, r3, #3
 800882e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008832:	00d4      	lsls	r4, r2, #3
 8008834:	4622      	mov	r2, r4
 8008836:	462b      	mov	r3, r5
 8008838:	1814      	adds	r4, r2, r0
 800883a:	653c      	str	r4, [r7, #80]	; 0x50
 800883c:	414b      	adcs	r3, r1
 800883e:	657b      	str	r3, [r7, #84]	; 0x54
 8008840:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	461a      	mov	r2, r3
 8008846:	f04f 0300 	mov.w	r3, #0
 800884a:	1891      	adds	r1, r2, r2
 800884c:	61b9      	str	r1, [r7, #24]
 800884e:	415b      	adcs	r3, r3
 8008850:	61fb      	str	r3, [r7, #28]
 8008852:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008856:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800885a:	f7f8 f9e3 	bl	8000c24 <__aeabi_uldivmod>
 800885e:	4602      	mov	r2, r0
 8008860:	460b      	mov	r3, r1
 8008862:	4b6c      	ldr	r3, [pc, #432]	; (8008a14 <UART_SetConfig+0x38c>)
 8008864:	fba3 1302 	umull	r1, r3, r3, r2
 8008868:	095b      	lsrs	r3, r3, #5
 800886a:	2164      	movs	r1, #100	; 0x64
 800886c:	fb01 f303 	mul.w	r3, r1, r3
 8008870:	1ad3      	subs	r3, r2, r3
 8008872:	00db      	lsls	r3, r3, #3
 8008874:	3332      	adds	r3, #50	; 0x32
 8008876:	4a67      	ldr	r2, [pc, #412]	; (8008a14 <UART_SetConfig+0x38c>)
 8008878:	fba2 2303 	umull	r2, r3, r2, r3
 800887c:	095b      	lsrs	r3, r3, #5
 800887e:	f003 0207 	and.w	r2, r3, #7
 8008882:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4432      	add	r2, r6
 8008888:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800888a:	e0b9      	b.n	8008a00 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800888c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800888e:	461c      	mov	r4, r3
 8008890:	f04f 0500 	mov.w	r5, #0
 8008894:	4622      	mov	r2, r4
 8008896:	462b      	mov	r3, r5
 8008898:	1891      	adds	r1, r2, r2
 800889a:	6139      	str	r1, [r7, #16]
 800889c:	415b      	adcs	r3, r3
 800889e:	617b      	str	r3, [r7, #20]
 80088a0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80088a4:	1912      	adds	r2, r2, r4
 80088a6:	eb45 0303 	adc.w	r3, r5, r3
 80088aa:	f04f 0000 	mov.w	r0, #0
 80088ae:	f04f 0100 	mov.w	r1, #0
 80088b2:	00d9      	lsls	r1, r3, #3
 80088b4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80088b8:	00d0      	lsls	r0, r2, #3
 80088ba:	4602      	mov	r2, r0
 80088bc:	460b      	mov	r3, r1
 80088be:	eb12 0804 	adds.w	r8, r2, r4
 80088c2:	eb43 0905 	adc.w	r9, r3, r5
 80088c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	4618      	mov	r0, r3
 80088cc:	f04f 0100 	mov.w	r1, #0
 80088d0:	f04f 0200 	mov.w	r2, #0
 80088d4:	f04f 0300 	mov.w	r3, #0
 80088d8:	008b      	lsls	r3, r1, #2
 80088da:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80088de:	0082      	lsls	r2, r0, #2
 80088e0:	4640      	mov	r0, r8
 80088e2:	4649      	mov	r1, r9
 80088e4:	f7f8 f99e 	bl	8000c24 <__aeabi_uldivmod>
 80088e8:	4602      	mov	r2, r0
 80088ea:	460b      	mov	r3, r1
 80088ec:	4b49      	ldr	r3, [pc, #292]	; (8008a14 <UART_SetConfig+0x38c>)
 80088ee:	fba3 2302 	umull	r2, r3, r3, r2
 80088f2:	095b      	lsrs	r3, r3, #5
 80088f4:	011e      	lsls	r6, r3, #4
 80088f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80088f8:	4618      	mov	r0, r3
 80088fa:	f04f 0100 	mov.w	r1, #0
 80088fe:	4602      	mov	r2, r0
 8008900:	460b      	mov	r3, r1
 8008902:	1894      	adds	r4, r2, r2
 8008904:	60bc      	str	r4, [r7, #8]
 8008906:	415b      	adcs	r3, r3
 8008908:	60fb      	str	r3, [r7, #12]
 800890a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800890e:	1812      	adds	r2, r2, r0
 8008910:	eb41 0303 	adc.w	r3, r1, r3
 8008914:	f04f 0400 	mov.w	r4, #0
 8008918:	f04f 0500 	mov.w	r5, #0
 800891c:	00dd      	lsls	r5, r3, #3
 800891e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008922:	00d4      	lsls	r4, r2, #3
 8008924:	4622      	mov	r2, r4
 8008926:	462b      	mov	r3, r5
 8008928:	1814      	adds	r4, r2, r0
 800892a:	64bc      	str	r4, [r7, #72]	; 0x48
 800892c:	414b      	adcs	r3, r1
 800892e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008930:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	4618      	mov	r0, r3
 8008936:	f04f 0100 	mov.w	r1, #0
 800893a:	f04f 0200 	mov.w	r2, #0
 800893e:	f04f 0300 	mov.w	r3, #0
 8008942:	008b      	lsls	r3, r1, #2
 8008944:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008948:	0082      	lsls	r2, r0, #2
 800894a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800894e:	f7f8 f969 	bl	8000c24 <__aeabi_uldivmod>
 8008952:	4602      	mov	r2, r0
 8008954:	460b      	mov	r3, r1
 8008956:	4b2f      	ldr	r3, [pc, #188]	; (8008a14 <UART_SetConfig+0x38c>)
 8008958:	fba3 1302 	umull	r1, r3, r3, r2
 800895c:	095b      	lsrs	r3, r3, #5
 800895e:	2164      	movs	r1, #100	; 0x64
 8008960:	fb01 f303 	mul.w	r3, r1, r3
 8008964:	1ad3      	subs	r3, r2, r3
 8008966:	011b      	lsls	r3, r3, #4
 8008968:	3332      	adds	r3, #50	; 0x32
 800896a:	4a2a      	ldr	r2, [pc, #168]	; (8008a14 <UART_SetConfig+0x38c>)
 800896c:	fba2 2303 	umull	r2, r3, r2, r3
 8008970:	095b      	lsrs	r3, r3, #5
 8008972:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008976:	441e      	add	r6, r3
 8008978:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800897a:	4618      	mov	r0, r3
 800897c:	f04f 0100 	mov.w	r1, #0
 8008980:	4602      	mov	r2, r0
 8008982:	460b      	mov	r3, r1
 8008984:	1894      	adds	r4, r2, r2
 8008986:	603c      	str	r4, [r7, #0]
 8008988:	415b      	adcs	r3, r3
 800898a:	607b      	str	r3, [r7, #4]
 800898c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008990:	1812      	adds	r2, r2, r0
 8008992:	eb41 0303 	adc.w	r3, r1, r3
 8008996:	f04f 0400 	mov.w	r4, #0
 800899a:	f04f 0500 	mov.w	r5, #0
 800899e:	00dd      	lsls	r5, r3, #3
 80089a0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80089a4:	00d4      	lsls	r4, r2, #3
 80089a6:	4622      	mov	r2, r4
 80089a8:	462b      	mov	r3, r5
 80089aa:	eb12 0a00 	adds.w	sl, r2, r0
 80089ae:	eb43 0b01 	adc.w	fp, r3, r1
 80089b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	4618      	mov	r0, r3
 80089b8:	f04f 0100 	mov.w	r1, #0
 80089bc:	f04f 0200 	mov.w	r2, #0
 80089c0:	f04f 0300 	mov.w	r3, #0
 80089c4:	008b      	lsls	r3, r1, #2
 80089c6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80089ca:	0082      	lsls	r2, r0, #2
 80089cc:	4650      	mov	r0, sl
 80089ce:	4659      	mov	r1, fp
 80089d0:	f7f8 f928 	bl	8000c24 <__aeabi_uldivmod>
 80089d4:	4602      	mov	r2, r0
 80089d6:	460b      	mov	r3, r1
 80089d8:	4b0e      	ldr	r3, [pc, #56]	; (8008a14 <UART_SetConfig+0x38c>)
 80089da:	fba3 1302 	umull	r1, r3, r3, r2
 80089de:	095b      	lsrs	r3, r3, #5
 80089e0:	2164      	movs	r1, #100	; 0x64
 80089e2:	fb01 f303 	mul.w	r3, r1, r3
 80089e6:	1ad3      	subs	r3, r2, r3
 80089e8:	011b      	lsls	r3, r3, #4
 80089ea:	3332      	adds	r3, #50	; 0x32
 80089ec:	4a09      	ldr	r2, [pc, #36]	; (8008a14 <UART_SetConfig+0x38c>)
 80089ee:	fba2 2303 	umull	r2, r3, r2, r3
 80089f2:	095b      	lsrs	r3, r3, #5
 80089f4:	f003 020f 	and.w	r2, r3, #15
 80089f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4432      	add	r2, r6
 80089fe:	609a      	str	r2, [r3, #8]
}
 8008a00:	bf00      	nop
 8008a02:	377c      	adds	r7, #124	; 0x7c
 8008a04:	46bd      	mov	sp, r7
 8008a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a0a:	bf00      	nop
 8008a0c:	40011000 	.word	0x40011000
 8008a10:	40011400 	.word	0x40011400
 8008a14:	51eb851f 	.word	0x51eb851f

08008a18 <ProcessMessage>:


uint8 cmd_buffer[CMD_MAX_SIZE];//
 
void ProcessMessage( PCTRL_MSG msg, uint16 size)
{
 8008a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a1a:	b08d      	sub	sp, #52	; 0x34
 8008a1c:	af04      	add	r7, sp, #16
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	460b      	mov	r3, r1
 8008a22:	817b      	strh	r3, [r7, #10]
	uint8 cmd_type = msg->cmd_type;//
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	785b      	ldrb	r3, [r3, #1]
 8008a28:	77fb      	strb	r3, [r7, #31]
	uint8 ctrl_msg = msg->ctrl_msg;   //
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	789b      	ldrb	r3, [r3, #2]
 8008a2e:	77bb      	strb	r3, [r7, #30]
	uint8 control_type = msg->control_type;//
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	79db      	ldrb	r3, [r3, #7]
 8008a34:	777b      	strb	r3, [r7, #29]
	uint16 screen_id = PTR2U16(&msg->screen_id);//ID
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	3303      	adds	r3, #3
 8008a3a:	781b      	ldrb	r3, [r3, #0]
 8008a3c:	021b      	lsls	r3, r3, #8
 8008a3e:	b21a      	sxth	r2, r3
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	3303      	adds	r3, #3
 8008a44:	3301      	adds	r3, #1
 8008a46:	781b      	ldrb	r3, [r3, #0]
 8008a48:	b21b      	sxth	r3, r3
 8008a4a:	4313      	orrs	r3, r2
 8008a4c:	b21b      	sxth	r3, r3
 8008a4e:	837b      	strh	r3, [r7, #26]
	uint16 control_id = PTR2U16(&msg->control_id);//ID
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	3305      	adds	r3, #5
 8008a54:	781b      	ldrb	r3, [r3, #0]
 8008a56:	021b      	lsls	r3, r3, #8
 8008a58:	b21a      	sxth	r2, r3
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	3305      	adds	r3, #5
 8008a5e:	3301      	adds	r3, #1
 8008a60:	781b      	ldrb	r3, [r3, #0]
 8008a62:	b21b      	sxth	r3, r3
 8008a64:	4313      	orrs	r3, r2
 8008a66:	b21b      	sxth	r3, r3
 8008a68:	833b      	strh	r3, [r7, #24]
	uint32 value = PTR2U32(msg->param);//
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	7a1b      	ldrb	r3, [r3, #8]
 8008a6e:	061a      	lsls	r2, r3, #24
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	7a5b      	ldrb	r3, [r3, #9]
 8008a74:	041b      	lsls	r3, r3, #16
 8008a76:	431a      	orrs	r2, r3
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	7a9b      	ldrb	r3, [r3, #10]
 8008a7c:	021b      	lsls	r3, r3, #8
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	7ad2      	ldrb	r2, [r2, #11]
 8008a84:	4313      	orrs	r3, r2
 8008a86:	617b      	str	r3, [r7, #20]

	switch(cmd_type)
 8008a88:	7ffb      	ldrb	r3, [r7, #31]
 8008a8a:	2bf7      	cmp	r3, #247	; 0xf7
 8008a8c:	d063      	beq.n	8008b56 <ProcessMessage+0x13e>
 8008a8e:	2bf7      	cmp	r3, #247	; 0xf7
 8008a90:	f300 80e6 	bgt.w	8008c60 <ProcessMessage+0x248>
 8008a94:	2b0f      	cmp	r3, #15
 8008a96:	dc27      	bgt.n	8008ae8 <ProcessMessage+0xd0>
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	f340 80e1 	ble.w	8008c60 <ProcessMessage+0x248>
 8008a9e:	3b01      	subs	r3, #1
 8008aa0:	2b0e      	cmp	r3, #14
 8008aa2:	f200 80dd 	bhi.w	8008c60 <ProcessMessage+0x248>
 8008aa6:	a201      	add	r2, pc, #4	; (adr r2, 8008aac <ProcessMessage+0x94>)
 8008aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aac:	08008aef 	.word	0x08008aef
 8008ab0:	08008c61 	.word	0x08008c61
 8008ab4:	08008aef 	.word	0x08008aef
 8008ab8:	08008c61 	.word	0x08008c61
 8008abc:	08008c61 	.word	0x08008c61
 8008ac0:	08008c61 	.word	0x08008c61
 8008ac4:	08008c61 	.word	0x08008c61
 8008ac8:	08008c61 	.word	0x08008c61
 8008acc:	08008c61 	.word	0x08008c61
 8008ad0:	08008c61 	.word	0x08008c61
 8008ad4:	08008b37 	.word	0x08008b37
 8008ad8:	08008b23 	.word	0x08008b23
 8008adc:	08008b2d 	.word	0x08008b2d
 8008ae0:	08008c61 	.word	0x08008c61
 8008ae4:	08008b49 	.word	0x08008b49
 8008ae8:	2bb1      	cmp	r3, #177	; 0xb1
 8008aea:	d04f      	beq.n	8008b8c <ProcessMessage+0x174>
				}
			}			
		}
		break;
	default:
		break;
 8008aec:	e0b8      	b.n	8008c60 <ProcessMessage+0x248>
		NotifyTouchXY(cmd_buffer[1],PTR2U16(cmd_buffer+2),PTR2U16(cmd_buffer+4),NULL);
 8008aee:	4b5f      	ldr	r3, [pc, #380]	; (8008c6c <ProcessMessage+0x254>)
 8008af0:	7858      	ldrb	r0, [r3, #1]
 8008af2:	4b5e      	ldr	r3, [pc, #376]	; (8008c6c <ProcessMessage+0x254>)
 8008af4:	789b      	ldrb	r3, [r3, #2]
 8008af6:	021b      	lsls	r3, r3, #8
 8008af8:	b21a      	sxth	r2, r3
 8008afa:	4b5c      	ldr	r3, [pc, #368]	; (8008c6c <ProcessMessage+0x254>)
 8008afc:	78db      	ldrb	r3, [r3, #3]
 8008afe:	b21b      	sxth	r3, r3
 8008b00:	4313      	orrs	r3, r2
 8008b02:	b21b      	sxth	r3, r3
 8008b04:	b299      	uxth	r1, r3
 8008b06:	4b59      	ldr	r3, [pc, #356]	; (8008c6c <ProcessMessage+0x254>)
 8008b08:	791b      	ldrb	r3, [r3, #4]
 8008b0a:	021b      	lsls	r3, r3, #8
 8008b0c:	b21a      	sxth	r2, r3
 8008b0e:	4b57      	ldr	r3, [pc, #348]	; (8008c6c <ProcessMessage+0x254>)
 8008b10:	795b      	ldrb	r3, [r3, #5]
 8008b12:	b21b      	sxth	r3, r3
 8008b14:	4313      	orrs	r3, r2
 8008b16:	b21b      	sxth	r3, r3
 8008b18:	b29a      	uxth	r2, r3
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	f000 f8b6 	bl	8008c8c <NotifyTouchXY>
		break;	
 8008b20:	e09f      	b.n	8008c62 <ProcessMessage+0x24a>
		NotifyWriteFlash(1,NULL);
 8008b22:	2100      	movs	r1, #0
 8008b24:	2001      	movs	r0, #1
 8008b26:	f000 f94e 	bl	8008dc6 <NotifyWriteFlash>
		break;
 8008b2a:	e09a      	b.n	8008c62 <ProcessMessage+0x24a>
		NotifyWriteFlash(0,NULL);
 8008b2c:	2100      	movs	r1, #0
 8008b2e:	2000      	movs	r0, #0
 8008b30:	f000 f949 	bl	8008dc6 <NotifyWriteFlash>
		break;
 8008b34:	e095      	b.n	8008c62 <ProcessMessage+0x24a>
		NotifyReadFlash(1,cmd_buffer+2,size-6,NULL);//
 8008b36:	494e      	ldr	r1, [pc, #312]	; (8008c70 <ProcessMessage+0x258>)
 8008b38:	897b      	ldrh	r3, [r7, #10]
 8008b3a:	3b06      	subs	r3, #6
 8008b3c:	b29a      	uxth	r2, r3
 8008b3e:	2300      	movs	r3, #0
 8008b40:	2001      	movs	r0, #1
 8008b42:	f000 f931 	bl	8008da8 <NotifyReadFlash>
		break;
 8008b46:	e08c      	b.n	8008c62 <ProcessMessage+0x24a>
		NotifyReadFlash(0,0,0,NULL);
 8008b48:	2300      	movs	r3, #0
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	2100      	movs	r1, #0
 8008b4e:	2000      	movs	r0, #0
 8008b50:	f000 f92a 	bl	8008da8 <NotifyReadFlash>
		break;
 8008b54:	e085      	b.n	8008c62 <ProcessMessage+0x24a>
		NotifyReadRTC(cmd_buffer[1],cmd_buffer[2],cmd_buffer[3],cmd_buffer[4],cmd_buffer[5],cmd_buffer[6],cmd_buffer[7],NULL);
 8008b56:	4b45      	ldr	r3, [pc, #276]	; (8008c6c <ProcessMessage+0x254>)
 8008b58:	7858      	ldrb	r0, [r3, #1]
 8008b5a:	4b44      	ldr	r3, [pc, #272]	; (8008c6c <ProcessMessage+0x254>)
 8008b5c:	789c      	ldrb	r4, [r3, #2]
 8008b5e:	4b43      	ldr	r3, [pc, #268]	; (8008c6c <ProcessMessage+0x254>)
 8008b60:	78dd      	ldrb	r5, [r3, #3]
 8008b62:	4b42      	ldr	r3, [pc, #264]	; (8008c6c <ProcessMessage+0x254>)
 8008b64:	791e      	ldrb	r6, [r3, #4]
 8008b66:	4b41      	ldr	r3, [pc, #260]	; (8008c6c <ProcessMessage+0x254>)
 8008b68:	795b      	ldrb	r3, [r3, #5]
 8008b6a:	607b      	str	r3, [r7, #4]
 8008b6c:	4a3f      	ldr	r2, [pc, #252]	; (8008c6c <ProcessMessage+0x254>)
 8008b6e:	7992      	ldrb	r2, [r2, #6]
 8008b70:	493e      	ldr	r1, [pc, #248]	; (8008c6c <ProcessMessage+0x254>)
 8008b72:	79c9      	ldrb	r1, [r1, #7]
 8008b74:	2300      	movs	r3, #0
 8008b76:	9303      	str	r3, [sp, #12]
 8008b78:	9102      	str	r1, [sp, #8]
 8008b7a:	9201      	str	r2, [sp, #4]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	9300      	str	r3, [sp, #0]
 8008b80:	4633      	mov	r3, r6
 8008b82:	462a      	mov	r2, r5
 8008b84:	4621      	mov	r1, r4
 8008b86:	f000 f92a 	bl	8008dde <NotifyReadRTC>
		break;
 8008b8a:	e06a      	b.n	8008c62 <ProcessMessage+0x24a>
			if(ctrl_msg==MSG_GET_CURRENT_SCREEN)//ID
 8008b8c:	7fbb      	ldrb	r3, [r7, #30]
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d105      	bne.n	8008b9e <ProcessMessage+0x186>
				NotifyScreen(screen_id,NULL);
 8008b92:	8b7b      	ldrh	r3, [r7, #26]
 8008b94:	2100      	movs	r1, #0
 8008b96:	4618      	mov	r0, r3
 8008b98:	f000 f86c 	bl	8008c74 <NotifyScreen>
		break;
 8008b9c:	e061      	b.n	8008c62 <ProcessMessage+0x24a>
				switch(control_type)
 8008b9e:	7f7b      	ldrb	r3, [r7, #29]
 8008ba0:	3b10      	subs	r3, #16
 8008ba2:	2b0b      	cmp	r3, #11
 8008ba4:	d85a      	bhi.n	8008c5c <ProcessMessage+0x244>
 8008ba6:	a201      	add	r2, pc, #4	; (adr r2, 8008bac <ProcessMessage+0x194>)
 8008ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bac:	08008bdd 	.word	0x08008bdd
 8008bb0:	08008bed 	.word	0x08008bed
 8008bb4:	08008bff 	.word	0x08008bff
 8008bb8:	08008c0d 	.word	0x08008c0d
 8008bbc:	08008c1b 	.word	0x08008c1b
 8008bc0:	08008c5d 	.word	0x08008c5d
 8008bc4:	08008c5d 	.word	0x08008c5d
 8008bc8:	08008c4f 	.word	0x08008c4f
 8008bcc:	08008c5d 	.word	0x08008c5d
 8008bd0:	08008c5d 	.word	0x08008c5d
 8008bd4:	08008c29 	.word	0x08008c29
 8008bd8:	08008c3f 	.word	0x08008c3f
					NotifyButton(screen_id,control_id,msg->param[0],NULL);
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	7a1a      	ldrb	r2, [r3, #8]
 8008be0:	8b39      	ldrh	r1, [r7, #24]
 8008be2:	8b78      	ldrh	r0, [r7, #26]
 8008be4:	2300      	movs	r3, #0
 8008be6:	f000 f861 	bl	8008cac <NotifyButton>
					break;
 8008bea:	e038      	b.n	8008c5e <ProcessMessage+0x246>
					NotifyText(screen_id,control_id,msg->param,NULL);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f103 0208 	add.w	r2, r3, #8
 8008bf2:	8b39      	ldrh	r1, [r7, #24]
 8008bf4:	8b78      	ldrh	r0, [r7, #26]
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	f000 f868 	bl	8008ccc <NotifyText>
					break;
 8008bfc:	e02f      	b.n	8008c5e <ProcessMessage+0x246>
					NotifyProgress(screen_id,control_id,value,NULL);
 8008bfe:	8b39      	ldrh	r1, [r7, #24]
 8008c00:	8b78      	ldrh	r0, [r7, #26]
 8008c02:	2300      	movs	r3, #0
 8008c04:	697a      	ldr	r2, [r7, #20]
 8008c06:	f000 f870 	bl	8008cea <NotifyProgress>
					break;
 8008c0a:	e028      	b.n	8008c5e <ProcessMessage+0x246>
					NotifySlider(screen_id,control_id,value,NULL);
 8008c0c:	8b39      	ldrh	r1, [r7, #24]
 8008c0e:	8b78      	ldrh	r0, [r7, #26]
 8008c10:	2300      	movs	r3, #0
 8008c12:	697a      	ldr	r2, [r7, #20]
 8008c14:	f000 f878 	bl	8008d08 <NotifySlider>
					break;
 8008c18:	e021      	b.n	8008c5e <ProcessMessage+0x246>
					NotifyMeter(screen_id,control_id,value,NULL);
 8008c1a:	8b39      	ldrh	r1, [r7, #24]
 8008c1c:	8b78      	ldrh	r0, [r7, #26]
 8008c1e:	2300      	movs	r3, #0
 8008c20:	697a      	ldr	r2, [r7, #20]
 8008c22:	f000 f880 	bl	8008d26 <NotifyMeter>
					break;
 8008c26:	e01a      	b.n	8008c5e <ProcessMessage+0x246>
					NotifyMenu(screen_id,control_id,msg->param[0],msg->param[1],NULL);
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	7a1a      	ldrb	r2, [r3, #8]
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	7a5b      	ldrb	r3, [r3, #9]
 8008c30:	8b39      	ldrh	r1, [r7, #24]
 8008c32:	8b78      	ldrh	r0, [r7, #26]
 8008c34:	2400      	movs	r4, #0
 8008c36:	9400      	str	r4, [sp, #0]
 8008c38:	f000 f884 	bl	8008d44 <NotifyMenu>
					break;
 8008c3c:	e00f      	b.n	8008c5e <ProcessMessage+0x246>
					NotifySelector(screen_id,control_id,msg->param[0],NULL);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	7a1a      	ldrb	r2, [r3, #8]
 8008c42:	8b39      	ldrh	r1, [r7, #24]
 8008c44:	8b78      	ldrh	r0, [r7, #26]
 8008c46:	2300      	movs	r3, #0
 8008c48:	f000 f890 	bl	8008d6c <NotifySelector>
					break;
 8008c4c:	e007      	b.n	8008c5e <ProcessMessage+0x246>
					NotifyTimer(screen_id,control_id,NULL);
 8008c4e:	8b39      	ldrh	r1, [r7, #24]
 8008c50:	8b7b      	ldrh	r3, [r7, #26]
 8008c52:	2200      	movs	r2, #0
 8008c54:	4618      	mov	r0, r3
 8008c56:	f000 f899 	bl	8008d8c <NotifyTimer>
					break;
 8008c5a:	e000      	b.n	8008c5e <ProcessMessage+0x246>
					break;
 8008c5c:	bf00      	nop
		break;
 8008c5e:	e000      	b.n	8008c62 <ProcessMessage+0x24a>
		break;
 8008c60:	bf00      	nop
	}
}
 8008c62:	bf00      	nop
 8008c64:	3724      	adds	r7, #36	; 0x24
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c6a:	bf00      	nop
 8008c6c:	20006200 	.word	0x20006200
 8008c70:	20006202 	.word	0x20006202

08008c74 <NotifyScreen>:
 *  \brief  
 *  \details  (GetScreen)
 *  \param screen_id ID
 */
void NotifyScreen(uint16 screen_id,void* userdata)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b083      	sub	sp, #12
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	6039      	str	r1, [r7, #0]
 8008c7e:	80fb      	strh	r3, [r7, #6]
   
}
 8008c80:	bf00      	nop
 8008c82:	370c      	adds	r7, #12
 8008c84:	46bd      	mov	sp, r7
 8008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8a:	4770      	bx	lr

08008c8c <NotifyTouchXY>:
 *  \param press 13
 *  \param x x
 *  \param y y
 */
void NotifyTouchXY(uint8 press,uint16 x,uint16 y,void* userdata)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b085      	sub	sp, #20
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	607b      	str	r3, [r7, #4]
 8008c94:	4603      	mov	r3, r0
 8008c96:	73fb      	strb	r3, [r7, #15]
 8008c98:	460b      	mov	r3, r1
 8008c9a:	81bb      	strh	r3, [r7, #12]
 8008c9c:	4613      	mov	r3, r2
 8008c9e:	817b      	strh	r3, [r7, #10]
	//TODO: 
}
 8008ca0:	bf00      	nop
 8008ca2:	3714      	adds	r7, #20
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008caa:	4770      	bx	lr

08008cac <NotifyButton>:
 *  \param control_id ID
 *  \param state 01
 */

void NotifyButton(uint16 screen_id, uint16 control_id, uint8  state,void* userdata)
{
 8008cac:	b480      	push	{r7}
 8008cae:	b085      	sub	sp, #20
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	607b      	str	r3, [r7, #4]
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	81fb      	strh	r3, [r7, #14]
 8008cb8:	460b      	mov	r3, r1
 8008cba:	81bb      	strh	r3, [r7, #12]
 8008cbc:	4613      	mov	r3, r2
 8008cbe:	72fb      	strb	r3, [r7, #11]
		 else if(control_id==3)
		 {
			 
		 }
	 }
}
 8008cc0:	bf00      	nop
 8008cc2:	3714      	adds	r7, #20
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cca:	4770      	bx	lr

08008ccc <NotifyText>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param str 
 */
void NotifyText(uint16 screen_id, uint16 control_id, uint8 *str,void* userdata)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b085      	sub	sp, #20
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60ba      	str	r2, [r7, #8]
 8008cd4:	607b      	str	r3, [r7, #4]
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	81fb      	strh	r3, [r7, #14]
 8008cda:	460b      	mov	r3, r1
 8008cdc:	81bb      	strh	r3, [r7, #12]
	
}
 8008cde:	bf00      	nop
 8008ce0:	3714      	adds	r7, #20
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce8:	4770      	bx	lr

08008cea <NotifyProgress>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifyProgress(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 8008cea:	b480      	push	{r7}
 8008cec:	b085      	sub	sp, #20
 8008cee:	af00      	add	r7, sp, #0
 8008cf0:	60ba      	str	r2, [r7, #8]
 8008cf2:	607b      	str	r3, [r7, #4]
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	81fb      	strh	r3, [r7, #14]
 8008cf8:	460b      	mov	r3, r1
 8008cfa:	81bb      	strh	r3, [r7, #12]
	//TODO: 
}
 8008cfc:	bf00      	nop
 8008cfe:	3714      	adds	r7, #20
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr

08008d08 <NotifySlider>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifySlider(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b085      	sub	sp, #20
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	60ba      	str	r2, [r7, #8]
 8008d10:	607b      	str	r3, [r7, #4]
 8008d12:	4603      	mov	r3, r0
 8008d14:	81fb      	strh	r3, [r7, #14]
 8008d16:	460b      	mov	r3, r1
 8008d18:	81bb      	strh	r3, [r7, #12]
	//TODO: 
}
 8008d1a:	bf00      	nop
 8008d1c:	3714      	adds	r7, #20
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d24:	4770      	bx	lr

08008d26 <NotifyMeter>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifyMeter(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 8008d26:	b480      	push	{r7}
 8008d28:	b085      	sub	sp, #20
 8008d2a:	af00      	add	r7, sp, #0
 8008d2c:	60ba      	str	r2, [r7, #8]
 8008d2e:	607b      	str	r3, [r7, #4]
 8008d30:	4603      	mov	r3, r0
 8008d32:	81fb      	strh	r3, [r7, #14]
 8008d34:	460b      	mov	r3, r1
 8008d36:	81bb      	strh	r3, [r7, #12]
	//TODO: 
}
 8008d38:	bf00      	nop
 8008d3a:	3714      	adds	r7, #20
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d42:	4770      	bx	lr

08008d44 <NotifyMenu>:
 *  \param control_id ID
 *  \param item 
 *  \param state 01
 */
void NotifyMenu(uint16 screen_id, uint16 control_id, uint8  item, uint8  state,void* userdata)
{
 8008d44:	b490      	push	{r4, r7}
 8008d46:	b082      	sub	sp, #8
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	4604      	mov	r4, r0
 8008d4c:	4608      	mov	r0, r1
 8008d4e:	4611      	mov	r1, r2
 8008d50:	461a      	mov	r2, r3
 8008d52:	4623      	mov	r3, r4
 8008d54:	80fb      	strh	r3, [r7, #6]
 8008d56:	4603      	mov	r3, r0
 8008d58:	80bb      	strh	r3, [r7, #4]
 8008d5a:	460b      	mov	r3, r1
 8008d5c:	70fb      	strb	r3, [r7, #3]
 8008d5e:	4613      	mov	r3, r2
 8008d60:	70bb      	strb	r3, [r7, #2]
	//TODO: 
}
 8008d62:	bf00      	nop
 8008d64:	3708      	adds	r7, #8
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bc90      	pop	{r4, r7}
 8008d6a:	4770      	bx	lr

08008d6c <NotifySelector>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param item 
 */
void NotifySelector(uint16 screen_id, uint16 control_id, uint8  item,void* userdata)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b085      	sub	sp, #20
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	607b      	str	r3, [r7, #4]
 8008d74:	4603      	mov	r3, r0
 8008d76:	81fb      	strh	r3, [r7, #14]
 8008d78:	460b      	mov	r3, r1
 8008d7a:	81bb      	strh	r3, [r7, #12]
 8008d7c:	4613      	mov	r3, r2
 8008d7e:	72fb      	strb	r3, [r7, #11]
    
	//TODO:  
}
 8008d80:	bf00      	nop
 8008d82:	3714      	adds	r7, #20
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <NotifyTimer>:
 *  \brief  
 *  \param screen_id ID
 *  \param control_id ID
 */
void NotifyTimer(uint16 screen_id, uint16 control_id,void* userdata)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b083      	sub	sp, #12
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	4603      	mov	r3, r0
 8008d94:	603a      	str	r2, [r7, #0]
 8008d96:	80fb      	strh	r3, [r7, #6]
 8008d98:	460b      	mov	r3, r1
 8008d9a:	80bb      	strh	r3, [r7, #4]
	//TODO: 
}
 8008d9c:	bf00      	nop
 8008d9e:	370c      	adds	r7, #12
 8008da0:	46bd      	mov	sp, r7
 8008da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da6:	4770      	bx	lr

08008da8 <NotifyReadFlash>:
 *  \param status 01
 *  \param _data 
 *  \param length 
 */
void NotifyReadFlash(uint8 status,uint8 *_data,uint16 length,void* userdata)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b085      	sub	sp, #20
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60b9      	str	r1, [r7, #8]
 8008db0:	607b      	str	r3, [r7, #4]
 8008db2:	4603      	mov	r3, r0
 8008db4:	73fb      	strb	r3, [r7, #15]
 8008db6:	4613      	mov	r3, r2
 8008db8:	81bb      	strh	r3, [r7, #12]
	//TODO: 
}
 8008dba:	bf00      	nop
 8008dbc:	3714      	adds	r7, #20
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc4:	4770      	bx	lr

08008dc6 <NotifyWriteFlash>:
/*! 
 *  \brief  FLASH
 *  \param status 01
 */
void NotifyWriteFlash(uint8 status,void* userdata)
{
 8008dc6:	b480      	push	{r7}
 8008dc8:	b083      	sub	sp, #12
 8008dca:	af00      	add	r7, sp, #0
 8008dcc:	4603      	mov	r3, r0
 8008dce:	6039      	str	r1, [r7, #0]
 8008dd0:	71fb      	strb	r3, [r7, #7]
	//TODO: 
}
 8008dd2:	bf00      	nop
 8008dd4:	370c      	adds	r7, #12
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ddc:	4770      	bx	lr

08008dde <NotifyReadRTC>:
 *  \param hour BCD
 *  \param minute BCD
 *  \param second BCD
 */
void NotifyReadRTC(uint8 year,uint8 month,uint8 week,uint8 day,uint8 hour,uint8 minute,uint8 second,void* userdata)
{
 8008dde:	b490      	push	{r4, r7}
 8008de0:	b082      	sub	sp, #8
 8008de2:	af00      	add	r7, sp, #0
 8008de4:	4604      	mov	r4, r0
 8008de6:	4608      	mov	r0, r1
 8008de8:	4611      	mov	r1, r2
 8008dea:	461a      	mov	r2, r3
 8008dec:	4623      	mov	r3, r4
 8008dee:	71fb      	strb	r3, [r7, #7]
 8008df0:	4603      	mov	r3, r0
 8008df2:	71bb      	strb	r3, [r7, #6]
 8008df4:	460b      	mov	r3, r1
 8008df6:	717b      	strb	r3, [r7, #5]
 8008df8:	4613      	mov	r3, r2
 8008dfa:	713b      	strb	r3, [r7, #4]
    
}
 8008dfc:	bf00      	nop
 8008dfe:	3708      	adds	r7, #8
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bc90      	pop	{r4, r7}
 8008e04:	4770      	bx	lr
	...

08008e08 <queue_reset>:
static QUEUE que = {0,0,0};  //
static uint32 cmd_state = 0;  //
static qsize cmd_pos = 0;  //

void queue_reset()
{
 8008e08:	b480      	push	{r7}
 8008e0a:	af00      	add	r7, sp, #0
	que._head = que._tail = 0;
 8008e0c:	4b08      	ldr	r3, [pc, #32]	; (8008e30 <queue_reset+0x28>)
 8008e0e:	2200      	movs	r2, #0
 8008e10:	805a      	strh	r2, [r3, #2]
 8008e12:	4b07      	ldr	r3, [pc, #28]	; (8008e30 <queue_reset+0x28>)
 8008e14:	885a      	ldrh	r2, [r3, #2]
 8008e16:	4b06      	ldr	r3, [pc, #24]	; (8008e30 <queue_reset+0x28>)
 8008e18:	801a      	strh	r2, [r3, #0]
	cmd_pos = cmd_state = 0;
 8008e1a:	4b06      	ldr	r3, [pc, #24]	; (8008e34 <queue_reset+0x2c>)
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	601a      	str	r2, [r3, #0]
 8008e20:	4b05      	ldr	r3, [pc, #20]	; (8008e38 <queue_reset+0x30>)
 8008e22:	2200      	movs	r2, #0
 8008e24:	801a      	strh	r2, [r3, #0]
}
 8008e26:	bf00      	nop
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2e:	4770      	bx	lr
 8008e30:	200000a8 	.word	0x200000a8
 8008e34:	200002ac 	.word	0x200002ac
 8008e38:	200002b0 	.word	0x200002b0

08008e3c <queue_push>:

void queue_push(qdata _data)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b085      	sub	sp, #20
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	4603      	mov	r3, r0
 8008e44:	71fb      	strb	r3, [r7, #7]
	qsize pos = (que._head+1)%QUEUE_MAX_SIZE;
 8008e46:	4b10      	ldr	r3, [pc, #64]	; (8008e88 <queue_push+0x4c>)
 8008e48:	881b      	ldrh	r3, [r3, #0]
 8008e4a:	3301      	adds	r3, #1
 8008e4c:	425a      	negs	r2, r3
 8008e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e52:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e56:	bf58      	it	pl
 8008e58:	4253      	negpl	r3, r2
 8008e5a:	81fb      	strh	r3, [r7, #14]
	if(pos!=que._tail)//
 8008e5c:	4b0a      	ldr	r3, [pc, #40]	; (8008e88 <queue_push+0x4c>)
 8008e5e:	885b      	ldrh	r3, [r3, #2]
 8008e60:	89fa      	ldrh	r2, [r7, #14]
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d009      	beq.n	8008e7a <queue_push+0x3e>
	{
		que._data[que._head] = _data;
 8008e66:	4b08      	ldr	r3, [pc, #32]	; (8008e88 <queue_push+0x4c>)
 8008e68:	881b      	ldrh	r3, [r3, #0]
 8008e6a:	461a      	mov	r2, r3
 8008e6c:	4b06      	ldr	r3, [pc, #24]	; (8008e88 <queue_push+0x4c>)
 8008e6e:	4413      	add	r3, r2
 8008e70:	79fa      	ldrb	r2, [r7, #7]
 8008e72:	711a      	strb	r2, [r3, #4]
		que._head = pos;
 8008e74:	4a04      	ldr	r2, [pc, #16]	; (8008e88 <queue_push+0x4c>)
 8008e76:	89fb      	ldrh	r3, [r7, #14]
 8008e78:	8013      	strh	r3, [r2, #0]
	}
}
 8008e7a:	bf00      	nop
 8008e7c:	3714      	adds	r7, #20
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr
 8008e86:	bf00      	nop
 8008e88:	200000a8 	.word	0x200000a8

08008e8c <queue_pop>:

//
static void queue_pop(qdata* _data)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b083      	sub	sp, #12
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
	if(que._tail!=que._head)//
 8008e94:	4b10      	ldr	r3, [pc, #64]	; (8008ed8 <queue_pop+0x4c>)
 8008e96:	885a      	ldrh	r2, [r3, #2]
 8008e98:	4b0f      	ldr	r3, [pc, #60]	; (8008ed8 <queue_pop+0x4c>)
 8008e9a:	881b      	ldrh	r3, [r3, #0]
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	d014      	beq.n	8008eca <queue_pop+0x3e>
	{
		*_data = que._data[que._tail];
 8008ea0:	4b0d      	ldr	r3, [pc, #52]	; (8008ed8 <queue_pop+0x4c>)
 8008ea2:	885b      	ldrh	r3, [r3, #2]
 8008ea4:	461a      	mov	r2, r3
 8008ea6:	4b0c      	ldr	r3, [pc, #48]	; (8008ed8 <queue_pop+0x4c>)
 8008ea8:	4413      	add	r3, r2
 8008eaa:	791a      	ldrb	r2, [r3, #4]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	701a      	strb	r2, [r3, #0]
		que._tail = (que._tail+1)%QUEUE_MAX_SIZE;
 8008eb0:	4b09      	ldr	r3, [pc, #36]	; (8008ed8 <queue_pop+0x4c>)
 8008eb2:	885b      	ldrh	r3, [r3, #2]
 8008eb4:	3301      	adds	r3, #1
 8008eb6:	425a      	negs	r2, r3
 8008eb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ebc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ec0:	bf58      	it	pl
 8008ec2:	4253      	negpl	r3, r2
 8008ec4:	b29a      	uxth	r2, r3
 8008ec6:	4b04      	ldr	r3, [pc, #16]	; (8008ed8 <queue_pop+0x4c>)
 8008ec8:	805a      	strh	r2, [r3, #2]
	}
}
 8008eca:	bf00      	nop
 8008ecc:	370c      	adds	r7, #12
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed4:	4770      	bx	lr
 8008ed6:	bf00      	nop
 8008ed8:	200000a8 	.word	0x200000a8

08008edc <queue_size>:

//
static qsize queue_size()
{
 8008edc:	b480      	push	{r7}
 8008ede:	af00      	add	r7, sp, #0
	return ((que._head+QUEUE_MAX_SIZE-que._tail)%QUEUE_MAX_SIZE);
 8008ee0:	4b09      	ldr	r3, [pc, #36]	; (8008f08 <queue_size+0x2c>)
 8008ee2:	881b      	ldrh	r3, [r3, #0]
 8008ee4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8008ee8:	4a07      	ldr	r2, [pc, #28]	; (8008f08 <queue_size+0x2c>)
 8008eea:	8852      	ldrh	r2, [r2, #2]
 8008eec:	1a9b      	subs	r3, r3, r2
 8008eee:	425a      	negs	r2, r3
 8008ef0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ef4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ef8:	bf58      	it	pl
 8008efa:	4253      	negpl	r3, r2
 8008efc:	b29b      	uxth	r3, r3
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	46bd      	mov	sp, r7
 8008f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f06:	4770      	bx	lr
 8008f08:	200000a8 	.word	0x200000a8

08008f0c <queue_find_cmd>:

qsize queue_find_cmd(qdata *buffer,qsize buf_len)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b084      	sub	sp, #16
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	460b      	mov	r3, r1
 8008f16:	807b      	strh	r3, [r7, #2]
	qsize cmd_size = 0;
 8008f18:	2300      	movs	r3, #0
 8008f1a:	81fb      	strh	r3, [r7, #14]
	qdata _data = 0;
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	737b      	strb	r3, [r7, #13]
	while(queue_size()>0)
 8008f20:	e034      	b.n	8008f8c <queue_find_cmd+0x80>
	{
		//
		queue_pop(&_data);
 8008f22:	f107 030d 	add.w	r3, r7, #13
 8008f26:	4618      	mov	r0, r3
 8008f28:	f7ff ffb0 	bl	8008e8c <queue_pop>

		if(cmd_pos==0&&_data!=CMD_HEAD)//
 8008f2c:	4b1c      	ldr	r3, [pc, #112]	; (8008fa0 <queue_find_cmd+0x94>)
 8008f2e:	881b      	ldrh	r3, [r3, #0]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d103      	bne.n	8008f3c <queue_find_cmd+0x30>
 8008f34:	7b7b      	ldrb	r3, [r7, #13]
 8008f36:	2bee      	cmp	r3, #238	; 0xee
 8008f38:	d000      	beq.n	8008f3c <queue_find_cmd+0x30>
		    continue;
 8008f3a:	e027      	b.n	8008f8c <queue_find_cmd+0x80>

		if(cmd_pos<buf_len)//
 8008f3c:	4b18      	ldr	r3, [pc, #96]	; (8008fa0 <queue_find_cmd+0x94>)
 8008f3e:	881b      	ldrh	r3, [r3, #0]
 8008f40:	887a      	ldrh	r2, [r7, #2]
 8008f42:	429a      	cmp	r2, r3
 8008f44:	d90a      	bls.n	8008f5c <queue_find_cmd+0x50>
			buffer[cmd_pos++] = _data;
 8008f46:	4b16      	ldr	r3, [pc, #88]	; (8008fa0 <queue_find_cmd+0x94>)
 8008f48:	881b      	ldrh	r3, [r3, #0]
 8008f4a:	1c5a      	adds	r2, r3, #1
 8008f4c:	b291      	uxth	r1, r2
 8008f4e:	4a14      	ldr	r2, [pc, #80]	; (8008fa0 <queue_find_cmd+0x94>)
 8008f50:	8011      	strh	r1, [r2, #0]
 8008f52:	461a      	mov	r2, r3
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	4413      	add	r3, r2
 8008f58:	7b7a      	ldrb	r2, [r7, #13]
 8008f5a:	701a      	strb	r2, [r3, #0]

		cmd_state = ((cmd_state<<8)|_data);//432
 8008f5c:	4b11      	ldr	r3, [pc, #68]	; (8008fa4 <queue_find_cmd+0x98>)
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	021b      	lsls	r3, r3, #8
 8008f62:	7b7a      	ldrb	r2, [r7, #13]
 8008f64:	4313      	orrs	r3, r2
 8008f66:	4a0f      	ldr	r2, [pc, #60]	; (8008fa4 <queue_find_cmd+0x98>)
 8008f68:	6013      	str	r3, [r2, #0]

		//4
		if(cmd_state==CMD_TAIL)
 8008f6a:	4b0e      	ldr	r3, [pc, #56]	; (8008fa4 <queue_find_cmd+0x98>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f46f 3240 	mvn.w	r2, #196608	; 0x30000
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d10a      	bne.n	8008f8c <queue_find_cmd+0x80>
		{
			cmd_size = cmd_pos; //
 8008f76:	4b0a      	ldr	r3, [pc, #40]	; (8008fa0 <queue_find_cmd+0x94>)
 8008f78:	881b      	ldrh	r3, [r3, #0]
 8008f7a:	81fb      	strh	r3, [r7, #14]
			cmd_state = 0;  //
 8008f7c:	4b09      	ldr	r3, [pc, #36]	; (8008fa4 <queue_find_cmd+0x98>)
 8008f7e:	2200      	movs	r2, #0
 8008f80:	601a      	str	r2, [r3, #0]
			cmd_pos = 0; //
 8008f82:	4b07      	ldr	r3, [pc, #28]	; (8008fa0 <queue_find_cmd+0x94>)
 8008f84:	2200      	movs	r2, #0
 8008f86:	801a      	strh	r2, [r3, #0]
				return 0;

			cmd_size -= 2;//CRC162
#endif

			return cmd_size;
 8008f88:	89fb      	ldrh	r3, [r7, #14]
 8008f8a:	e005      	b.n	8008f98 <queue_find_cmd+0x8c>
	while(queue_size()>0)
 8008f8c:	f7ff ffa6 	bl	8008edc <queue_size>
 8008f90:	4603      	mov	r3, r0
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d1c5      	bne.n	8008f22 <queue_find_cmd+0x16>
		}
	}

	return 0;//
 8008f96:	2300      	movs	r3, #0
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	3710      	adds	r7, #16
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}
 8008fa0:	200002b0 	.word	0x200002b0
 8008fa4:	200002ac 	.word	0x200002ac

08008fa8 <SetTextFloat>:
*  \param  value 
*  \param  precision 
*  \param  show_zeros 10
*/
void SetTextFloat(uint16 screen_id,uint16 control_id,float value,uint8 precision,uint8 show_zeros)
{
 8008fa8:	b590      	push	{r4, r7, lr}
 8008faa:	b087      	sub	sp, #28
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	4604      	mov	r4, r0
 8008fb0:	4608      	mov	r0, r1
 8008fb2:	ed87 0a02 	vstr	s0, [r7, #8]
 8008fb6:	4611      	mov	r1, r2
 8008fb8:	461a      	mov	r2, r3
 8008fba:	4623      	mov	r3, r4
 8008fbc:	81fb      	strh	r3, [r7, #14]
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	81bb      	strh	r3, [r7, #12]
 8008fc2:	460b      	mov	r3, r1
 8008fc4:	71fb      	strb	r3, [r7, #7]
 8008fc6:	4613      	mov	r3, r2
 8008fc8:	71bb      	strb	r3, [r7, #6]
	uint8 i = 0;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	75fb      	strb	r3, [r7, #23]

	BEGIN_CMD();
 8008fce:	20ee      	movs	r0, #238	; 0xee
 8008fd0:	f000 f8b4 	bl	800913c <SendChar>
	TX_8(0xB1);
 8008fd4:	20b1      	movs	r0, #177	; 0xb1
 8008fd6:	f000 f8b1 	bl	800913c <SendChar>
	TX_8(0x07);
 8008fda:	2007      	movs	r0, #7
 8008fdc:	f000 f8ae 	bl	800913c <SendChar>
	TX_16(screen_id);
 8008fe0:	89fb      	ldrh	r3, [r7, #14]
 8008fe2:	0a1b      	lsrs	r3, r3, #8
 8008fe4:	b29b      	uxth	r3, r3
 8008fe6:	b2db      	uxtb	r3, r3
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f000 f8a7 	bl	800913c <SendChar>
 8008fee:	89fb      	ldrh	r3, [r7, #14]
 8008ff0:	b2db      	uxtb	r3, r3
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	f000 f8a2 	bl	800913c <SendChar>
	TX_16(control_id);
 8008ff8:	89bb      	ldrh	r3, [r7, #12]
 8008ffa:	0a1b      	lsrs	r3, r3, #8
 8008ffc:	b29b      	uxth	r3, r3
 8008ffe:	b2db      	uxtb	r3, r3
 8009000:	4618      	mov	r0, r3
 8009002:	f000 f89b 	bl	800913c <SendChar>
 8009006:	89bb      	ldrh	r3, [r7, #12]
 8009008:	b2db      	uxtb	r3, r3
 800900a:	4618      	mov	r0, r3
 800900c:	f000 f896 	bl	800913c <SendChar>
	TX_8(0x02);
 8009010:	2002      	movs	r0, #2
 8009012:	f000 f893 	bl	800913c <SendChar>
	TX_8((precision&0x0f)|(show_zeros?0x80:0x00));
 8009016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800901a:	f003 030f 	and.w	r3, r3, #15
 800901e:	b25b      	sxtb	r3, r3
 8009020:	79ba      	ldrb	r2, [r7, #6]
 8009022:	2a00      	cmp	r2, #0
 8009024:	d002      	beq.n	800902c <SetTextFloat+0x84>
 8009026:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 800902a:	e000      	b.n	800902e <SetTextFloat+0x86>
 800902c:	2200      	movs	r2, #0
 800902e:	4313      	orrs	r3, r2
 8009030:	b25b      	sxtb	r3, r3
 8009032:	b2db      	uxtb	r3, r3
 8009034:	4618      	mov	r0, r3
 8009036:	f000 f881 	bl	800913c <SendChar>
	
	for (i=0;i<4;++i)
 800903a:	2300      	movs	r3, #0
 800903c:	75fb      	strb	r3, [r7, #23]
 800903e:	e00d      	b.n	800905c <SetTextFloat+0xb4>
	{
	 //
#if(0)
		TX_8(((uint8 *)&value)[i]);
#else
		TX_8(((uint8 *)&value)[3-i]);
 8009040:	7dfb      	ldrb	r3, [r7, #23]
 8009042:	f1c3 0303 	rsb	r3, r3, #3
 8009046:	461a      	mov	r2, r3
 8009048:	f107 0308 	add.w	r3, r7, #8
 800904c:	4413      	add	r3, r2
 800904e:	781b      	ldrb	r3, [r3, #0]
 8009050:	4618      	mov	r0, r3
 8009052:	f000 f873 	bl	800913c <SendChar>
	for (i=0;i<4;++i)
 8009056:	7dfb      	ldrb	r3, [r7, #23]
 8009058:	3301      	adds	r3, #1
 800905a:	75fb      	strb	r3, [r7, #23]
 800905c:	7dfb      	ldrb	r3, [r7, #23]
 800905e:	2b03      	cmp	r3, #3
 8009060:	d9ee      	bls.n	8009040 <SetTextFloat+0x98>
#endif
	}
	END_CMD();
 8009062:	20ff      	movs	r0, #255	; 0xff
 8009064:	f000 f86a 	bl	800913c <SendChar>
 8009068:	20fc      	movs	r0, #252	; 0xfc
 800906a:	f000 f867 	bl	800913c <SendChar>
 800906e:	20ff      	movs	r0, #255	; 0xff
 8009070:	f000 f864 	bl	800913c <SendChar>
 8009074:	20ff      	movs	r0, #255	; 0xff
 8009076:	f000 f861 	bl	800913c <SendChar>
}
 800907a:	bf00      	nop
 800907c:	371c      	adds	r7, #28
 800907e:	46bd      	mov	sp, r7
 8009080:	bd90      	pop	{r4, r7, pc}
	...

08009084 <TFT_Init>:
#define R_UART_	USART1

unsigned char buffer[1];

void TFT_Init(void)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&R_UART, buffer,sizeof(buffer));//
 8009088:	2201      	movs	r2, #1
 800908a:	4904      	ldr	r1, [pc, #16]	; (800909c <TFT_Init+0x18>)
 800908c:	4804      	ldr	r0, [pc, #16]	; (80090a0 <TFT_Init+0x1c>)
 800908e:	f7fe fdda 	bl	8007c46 <HAL_UART_Receive_IT>
    queue_reset();
 8009092:	f7ff feb9 	bl	8008e08 <queue_reset>
}
 8009096:	bf00      	nop
 8009098:	bd80      	pop	{r7, pc}
 800909a:	bf00      	nop
 800909c:	2000621c 	.word	0x2000621c
 80090a0:	20006174 	.word	0x20006174

080090a4 <Param_Update>:
void Param_Update(void) //
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b082      	sub	sp, #8
 80090a8:	af00      	add	r7, sp, #0
    qsize size = queue_find_cmd(cmd_buffer,CMD_MAX_SIZE);
 80090aa:	2119      	movs	r1, #25
 80090ac:	4808      	ldr	r0, [pc, #32]	; (80090d0 <Param_Update+0x2c>)
 80090ae:	f7ff ff2d 	bl	8008f0c <queue_find_cmd>
 80090b2:	4603      	mov	r3, r0
 80090b4:	80fb      	strh	r3, [r7, #6]
    if(size)
 80090b6:	88fb      	ldrh	r3, [r7, #6]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d004      	beq.n	80090c6 <Param_Update+0x22>
    {
        ProcessMessage((PCTRL_MSG)cmd_buffer, size);//
 80090bc:	88fb      	ldrh	r3, [r7, #6]
 80090be:	4619      	mov	r1, r3
 80090c0:	4803      	ldr	r0, [pc, #12]	; (80090d0 <Param_Update+0x2c>)
 80090c2:	f7ff fca9 	bl	8008a18 <ProcessMessage>
        //LED1_T;
    }
}
 80090c6:	bf00      	nop
 80090c8:	3708      	adds	r7, #8
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}
 80090ce:	bf00      	nop
 80090d0:	20006200 	.word	0x20006200

080090d4 <USART1_IRQHandler>:
void USART1_IRQHandler() 
{ 
 80090d4:	b580      	push	{r7, lr}
 80090d6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&R_UART); 
 80090d8:	4804      	ldr	r0, [pc, #16]	; (80090ec <USART1_IRQHandler+0x18>)
 80090da:	f7fe fde5 	bl	8007ca8 <HAL_UART_IRQHandler>
	HAL_UART_Receive_IT(&R_UART, buffer,sizeof(buffer));
 80090de:	2201      	movs	r2, #1
 80090e0:	4903      	ldr	r1, [pc, #12]	; (80090f0 <USART1_IRQHandler+0x1c>)
 80090e2:	4802      	ldr	r0, [pc, #8]	; (80090ec <USART1_IRQHandler+0x18>)
 80090e4:	f7fe fdaf 	bl	8007c46 <HAL_UART_Receive_IT>
}
 80090e8:	bf00      	nop
 80090ea:	bd80      	pop	{r7, pc}
 80090ec:	20006174 	.word	0x20006174
 80090f0:	2000621c 	.word	0x2000621c

080090f4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b084      	sub	sp, #16
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
	if(huart->Instance==R_UART_)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	4a0b      	ldr	r2, [pc, #44]	; (8009130 <HAL_UART_RxCpltCallback+0x3c>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d10f      	bne.n	8009126 <HAL_UART_RxCpltCallback+0x32>
	{
		u8 rec=*((huart->pRxBuffPtr)-1); //
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800910a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800910e:	73fb      	strb	r3, [r7, #15]
		queue_push(rec);//
 8009110:	7bfb      	ldrb	r3, [r7, #15]
 8009112:	4618      	mov	r0, r3
 8009114:	f7ff fe92 	bl	8008e3c <queue_push>
		Param_Update();//
 8009118:	f7ff ffc4 	bl	80090a4 <Param_Update>
		HAL_UART_Receive_IT(&R_UART, buffer,sizeof(buffer));
 800911c:	2201      	movs	r2, #1
 800911e:	4905      	ldr	r1, [pc, #20]	; (8009134 <HAL_UART_RxCpltCallback+0x40>)
 8009120:	4805      	ldr	r0, [pc, #20]	; (8009138 <HAL_UART_RxCpltCallback+0x44>)
 8009122:	f7fe fd90 	bl	8007c46 <HAL_UART_Receive_IT>
	}
}
 8009126:	bf00      	nop
 8009128:	3710      	adds	r7, #16
 800912a:	46bd      	mov	sp, r7
 800912c:	bd80      	pop	{r7, pc}
 800912e:	bf00      	nop
 8009130:	40011000 	.word	0x40011000
 8009134:	2000621c 	.word	0x2000621c
 8009138:	20006174 	.word	0x20006174

0800913c <SendChar>:
*      1
*  t  
*  
 *****************************************************************/
void  SendChar(uchar t)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b082      	sub	sp, #8
 8009140:	af00      	add	r7, sp, #0
 8009142:	4603      	mov	r3, r0
 8009144:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&T_UART,&t,1,1000);
 8009146:	1df9      	adds	r1, r7, #7
 8009148:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800914c:	2201      	movs	r2, #1
 800914e:	4803      	ldr	r0, [pc, #12]	; (800915c <SendChar+0x20>)
 8009150:	f7fe fce7 	bl	8007b22 <HAL_UART_Transmit>
}
 8009154:	bf00      	nop
 8009156:	3708      	adds	r7, #8
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}
 800915c:	20006174 	.word	0x20006174

08009160 <delay_init>:
#include "base.h" 
static u8 fac_us=0;
void delay_init(u8 SYSCLK) 
{ 
 8009160:	b580      	push	{r7, lr}
 8009162:	b082      	sub	sp, #8
 8009164:	af00      	add	r7, sp, #0
 8009166:	4603      	mov	r3, r0
 8009168:	71fb      	strb	r3, [r7, #7]
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);//SysTick HCLK STM32
 800916a:	2004      	movs	r0, #4
 800916c:	f7fc f960 	bl	8005430 <HAL_SYSTICK_CLKSourceConfig>
	fac_us=SYSCLK; 
 8009170:	4a03      	ldr	r2, [pc, #12]	; (8009180 <delay_init+0x20>)
 8009172:	79fb      	ldrb	r3, [r7, #7]
 8009174:	7013      	strb	r3, [r2, #0]
}
 8009176:	bf00      	nop
 8009178:	3708      	adds	r7, #8
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}
 800917e:	bf00      	nop
 8009180:	200002b2 	.word	0x200002b2

08009184 <delay_us>:
{ 
	do { ; } 
	while (--t); 
}
void delay_us(u32 nus) 
{ 
 8009184:	b480      	push	{r7}
 8009186:	b089      	sub	sp, #36	; 0x24
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
	u32 ticks; 
	u32 told,tnow,tcnt=0; 
 800918c:	2300      	movs	r3, #0
 800918e:	61bb      	str	r3, [r7, #24]
	u32 reload=SysTick->LOAD; //LOAD 
 8009190:	4b1a      	ldr	r3, [pc, #104]	; (80091fc <delay_us+0x78>)
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; // 
 8009196:	4b1a      	ldr	r3, [pc, #104]	; (8009200 <delay_us+0x7c>)
 8009198:	781b      	ldrb	r3, [r3, #0]
 800919a:	461a      	mov	r2, r3
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	fb02 f303 	mul.w	r3, r2, r3
 80091a2:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL; //? 
 80091a4:	4b15      	ldr	r3, [pc, #84]	; (80091fc <delay_us+0x78>)
 80091a6:	689b      	ldr	r3, [r3, #8]
 80091a8:	61fb      	str	r3, [r7, #28]
	while(1) 
	{ 
		tnow=SysTick->VAL; 
 80091aa:	4b14      	ldr	r3, [pc, #80]	; (80091fc <delay_us+0x78>)
 80091ac:	689b      	ldr	r3, [r3, #8]
 80091ae:	60fb      	str	r3, [r7, #12]
		if(tnow!=told) 
 80091b0:	68fa      	ldr	r2, [r7, #12]
 80091b2:	69fb      	ldr	r3, [r7, #28]
 80091b4:	429a      	cmp	r2, r3
 80091b6:	d0f8      	beq.n	80091aa <delay_us+0x26>
		{ 
			if(tnow<told)tcnt+=told-tnow; //??SYSTICK? . 
 80091b8:	68fa      	ldr	r2, [r7, #12]
 80091ba:	69fb      	ldr	r3, [r7, #28]
 80091bc:	429a      	cmp	r2, r3
 80091be:	d206      	bcs.n	80091ce <delay_us+0x4a>
 80091c0:	69fa      	ldr	r2, [r7, #28]
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	1ad3      	subs	r3, r2, r3
 80091c6:	69ba      	ldr	r2, [r7, #24]
 80091c8:	4413      	add	r3, r2
 80091ca:	61bb      	str	r3, [r7, #24]
 80091cc:	e007      	b.n	80091de <delay_us+0x5a>
			else tcnt+=reload-tnow+told; 
 80091ce:	697a      	ldr	r2, [r7, #20]
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	1ad2      	subs	r2, r2, r3
 80091d4:	69fb      	ldr	r3, [r7, #28]
 80091d6:	4413      	add	r3, r2
 80091d8:	69ba      	ldr	r2, [r7, #24]
 80091da:	4413      	add	r3, r2
 80091dc:	61bb      	str	r3, [r7, #24]
			told=tnow; 
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break; ///,. 
 80091e2:	69ba      	ldr	r2, [r7, #24]
 80091e4:	693b      	ldr	r3, [r7, #16]
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d200      	bcs.n	80091ec <delay_us+0x68>
		tnow=SysTick->VAL; 
 80091ea:	e7de      	b.n	80091aa <delay_us+0x26>
			if(tcnt>=ticks)break; ///,. 
 80091ec:	bf00      	nop
			} 
	}; 
}
 80091ee:	bf00      	nop
 80091f0:	3724      	adds	r7, #36	; 0x24
 80091f2:	46bd      	mov	sp, r7
 80091f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f8:	4770      	bx	lr
 80091fa:	bf00      	nop
 80091fc:	e000e010 	.word	0xe000e010
 8009200:	200002b2 	.word	0x200002b2

08009204 <__errno>:
 8009204:	4b01      	ldr	r3, [pc, #4]	; (800920c <__errno+0x8>)
 8009206:	6818      	ldr	r0, [r3, #0]
 8009208:	4770      	bx	lr
 800920a:	bf00      	nop
 800920c:	20000014 	.word	0x20000014

08009210 <__libc_init_array>:
 8009210:	b570      	push	{r4, r5, r6, lr}
 8009212:	4d0d      	ldr	r5, [pc, #52]	; (8009248 <__libc_init_array+0x38>)
 8009214:	4c0d      	ldr	r4, [pc, #52]	; (800924c <__libc_init_array+0x3c>)
 8009216:	1b64      	subs	r4, r4, r5
 8009218:	10a4      	asrs	r4, r4, #2
 800921a:	2600      	movs	r6, #0
 800921c:	42a6      	cmp	r6, r4
 800921e:	d109      	bne.n	8009234 <__libc_init_array+0x24>
 8009220:	4d0b      	ldr	r5, [pc, #44]	; (8009250 <__libc_init_array+0x40>)
 8009222:	4c0c      	ldr	r4, [pc, #48]	; (8009254 <__libc_init_array+0x44>)
 8009224:	f001 fd4a 	bl	800acbc <_init>
 8009228:	1b64      	subs	r4, r4, r5
 800922a:	10a4      	asrs	r4, r4, #2
 800922c:	2600      	movs	r6, #0
 800922e:	42a6      	cmp	r6, r4
 8009230:	d105      	bne.n	800923e <__libc_init_array+0x2e>
 8009232:	bd70      	pop	{r4, r5, r6, pc}
 8009234:	f855 3b04 	ldr.w	r3, [r5], #4
 8009238:	4798      	blx	r3
 800923a:	3601      	adds	r6, #1
 800923c:	e7ee      	b.n	800921c <__libc_init_array+0xc>
 800923e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009242:	4798      	blx	r3
 8009244:	3601      	adds	r6, #1
 8009246:	e7f2      	b.n	800922e <__libc_init_array+0x1e>
 8009248:	0801e3c0 	.word	0x0801e3c0
 800924c:	0801e3c0 	.word	0x0801e3c0
 8009250:	0801e3c0 	.word	0x0801e3c0
 8009254:	0801e3c4 	.word	0x0801e3c4

08009258 <memset>:
 8009258:	4402      	add	r2, r0
 800925a:	4603      	mov	r3, r0
 800925c:	4293      	cmp	r3, r2
 800925e:	d100      	bne.n	8009262 <memset+0xa>
 8009260:	4770      	bx	lr
 8009262:	f803 1b01 	strb.w	r1, [r3], #1
 8009266:	e7f9      	b.n	800925c <memset+0x4>

08009268 <_puts_r>:
 8009268:	b570      	push	{r4, r5, r6, lr}
 800926a:	460e      	mov	r6, r1
 800926c:	4605      	mov	r5, r0
 800926e:	b118      	cbz	r0, 8009278 <_puts_r+0x10>
 8009270:	6983      	ldr	r3, [r0, #24]
 8009272:	b90b      	cbnz	r3, 8009278 <_puts_r+0x10>
 8009274:	f000 fa48 	bl	8009708 <__sinit>
 8009278:	69ab      	ldr	r3, [r5, #24]
 800927a:	68ac      	ldr	r4, [r5, #8]
 800927c:	b913      	cbnz	r3, 8009284 <_puts_r+0x1c>
 800927e:	4628      	mov	r0, r5
 8009280:	f000 fa42 	bl	8009708 <__sinit>
 8009284:	4b2c      	ldr	r3, [pc, #176]	; (8009338 <_puts_r+0xd0>)
 8009286:	429c      	cmp	r4, r3
 8009288:	d120      	bne.n	80092cc <_puts_r+0x64>
 800928a:	686c      	ldr	r4, [r5, #4]
 800928c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800928e:	07db      	lsls	r3, r3, #31
 8009290:	d405      	bmi.n	800929e <_puts_r+0x36>
 8009292:	89a3      	ldrh	r3, [r4, #12]
 8009294:	0598      	lsls	r0, r3, #22
 8009296:	d402      	bmi.n	800929e <_puts_r+0x36>
 8009298:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800929a:	f000 fad3 	bl	8009844 <__retarget_lock_acquire_recursive>
 800929e:	89a3      	ldrh	r3, [r4, #12]
 80092a0:	0719      	lsls	r1, r3, #28
 80092a2:	d51d      	bpl.n	80092e0 <_puts_r+0x78>
 80092a4:	6923      	ldr	r3, [r4, #16]
 80092a6:	b1db      	cbz	r3, 80092e0 <_puts_r+0x78>
 80092a8:	3e01      	subs	r6, #1
 80092aa:	68a3      	ldr	r3, [r4, #8]
 80092ac:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80092b0:	3b01      	subs	r3, #1
 80092b2:	60a3      	str	r3, [r4, #8]
 80092b4:	bb39      	cbnz	r1, 8009306 <_puts_r+0x9e>
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	da38      	bge.n	800932c <_puts_r+0xc4>
 80092ba:	4622      	mov	r2, r4
 80092bc:	210a      	movs	r1, #10
 80092be:	4628      	mov	r0, r5
 80092c0:	f000 f848 	bl	8009354 <__swbuf_r>
 80092c4:	3001      	adds	r0, #1
 80092c6:	d011      	beq.n	80092ec <_puts_r+0x84>
 80092c8:	250a      	movs	r5, #10
 80092ca:	e011      	b.n	80092f0 <_puts_r+0x88>
 80092cc:	4b1b      	ldr	r3, [pc, #108]	; (800933c <_puts_r+0xd4>)
 80092ce:	429c      	cmp	r4, r3
 80092d0:	d101      	bne.n	80092d6 <_puts_r+0x6e>
 80092d2:	68ac      	ldr	r4, [r5, #8]
 80092d4:	e7da      	b.n	800928c <_puts_r+0x24>
 80092d6:	4b1a      	ldr	r3, [pc, #104]	; (8009340 <_puts_r+0xd8>)
 80092d8:	429c      	cmp	r4, r3
 80092da:	bf08      	it	eq
 80092dc:	68ec      	ldreq	r4, [r5, #12]
 80092de:	e7d5      	b.n	800928c <_puts_r+0x24>
 80092e0:	4621      	mov	r1, r4
 80092e2:	4628      	mov	r0, r5
 80092e4:	f000 f888 	bl	80093f8 <__swsetup_r>
 80092e8:	2800      	cmp	r0, #0
 80092ea:	d0dd      	beq.n	80092a8 <_puts_r+0x40>
 80092ec:	f04f 35ff 	mov.w	r5, #4294967295
 80092f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092f2:	07da      	lsls	r2, r3, #31
 80092f4:	d405      	bmi.n	8009302 <_puts_r+0x9a>
 80092f6:	89a3      	ldrh	r3, [r4, #12]
 80092f8:	059b      	lsls	r3, r3, #22
 80092fa:	d402      	bmi.n	8009302 <_puts_r+0x9a>
 80092fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092fe:	f000 faa2 	bl	8009846 <__retarget_lock_release_recursive>
 8009302:	4628      	mov	r0, r5
 8009304:	bd70      	pop	{r4, r5, r6, pc}
 8009306:	2b00      	cmp	r3, #0
 8009308:	da04      	bge.n	8009314 <_puts_r+0xac>
 800930a:	69a2      	ldr	r2, [r4, #24]
 800930c:	429a      	cmp	r2, r3
 800930e:	dc06      	bgt.n	800931e <_puts_r+0xb6>
 8009310:	290a      	cmp	r1, #10
 8009312:	d004      	beq.n	800931e <_puts_r+0xb6>
 8009314:	6823      	ldr	r3, [r4, #0]
 8009316:	1c5a      	adds	r2, r3, #1
 8009318:	6022      	str	r2, [r4, #0]
 800931a:	7019      	strb	r1, [r3, #0]
 800931c:	e7c5      	b.n	80092aa <_puts_r+0x42>
 800931e:	4622      	mov	r2, r4
 8009320:	4628      	mov	r0, r5
 8009322:	f000 f817 	bl	8009354 <__swbuf_r>
 8009326:	3001      	adds	r0, #1
 8009328:	d1bf      	bne.n	80092aa <_puts_r+0x42>
 800932a:	e7df      	b.n	80092ec <_puts_r+0x84>
 800932c:	6823      	ldr	r3, [r4, #0]
 800932e:	250a      	movs	r5, #10
 8009330:	1c5a      	adds	r2, r3, #1
 8009332:	6022      	str	r2, [r4, #0]
 8009334:	701d      	strb	r5, [r3, #0]
 8009336:	e7db      	b.n	80092f0 <_puts_r+0x88>
 8009338:	0801e19c 	.word	0x0801e19c
 800933c:	0801e1bc 	.word	0x0801e1bc
 8009340:	0801e17c 	.word	0x0801e17c

08009344 <puts>:
 8009344:	4b02      	ldr	r3, [pc, #8]	; (8009350 <puts+0xc>)
 8009346:	4601      	mov	r1, r0
 8009348:	6818      	ldr	r0, [r3, #0]
 800934a:	f7ff bf8d 	b.w	8009268 <_puts_r>
 800934e:	bf00      	nop
 8009350:	20000014 	.word	0x20000014

08009354 <__swbuf_r>:
 8009354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009356:	460e      	mov	r6, r1
 8009358:	4614      	mov	r4, r2
 800935a:	4605      	mov	r5, r0
 800935c:	b118      	cbz	r0, 8009366 <__swbuf_r+0x12>
 800935e:	6983      	ldr	r3, [r0, #24]
 8009360:	b90b      	cbnz	r3, 8009366 <__swbuf_r+0x12>
 8009362:	f000 f9d1 	bl	8009708 <__sinit>
 8009366:	4b21      	ldr	r3, [pc, #132]	; (80093ec <__swbuf_r+0x98>)
 8009368:	429c      	cmp	r4, r3
 800936a:	d12b      	bne.n	80093c4 <__swbuf_r+0x70>
 800936c:	686c      	ldr	r4, [r5, #4]
 800936e:	69a3      	ldr	r3, [r4, #24]
 8009370:	60a3      	str	r3, [r4, #8]
 8009372:	89a3      	ldrh	r3, [r4, #12]
 8009374:	071a      	lsls	r2, r3, #28
 8009376:	d52f      	bpl.n	80093d8 <__swbuf_r+0x84>
 8009378:	6923      	ldr	r3, [r4, #16]
 800937a:	b36b      	cbz	r3, 80093d8 <__swbuf_r+0x84>
 800937c:	6923      	ldr	r3, [r4, #16]
 800937e:	6820      	ldr	r0, [r4, #0]
 8009380:	1ac0      	subs	r0, r0, r3
 8009382:	6963      	ldr	r3, [r4, #20]
 8009384:	b2f6      	uxtb	r6, r6
 8009386:	4283      	cmp	r3, r0
 8009388:	4637      	mov	r7, r6
 800938a:	dc04      	bgt.n	8009396 <__swbuf_r+0x42>
 800938c:	4621      	mov	r1, r4
 800938e:	4628      	mov	r0, r5
 8009390:	f000 f926 	bl	80095e0 <_fflush_r>
 8009394:	bb30      	cbnz	r0, 80093e4 <__swbuf_r+0x90>
 8009396:	68a3      	ldr	r3, [r4, #8]
 8009398:	3b01      	subs	r3, #1
 800939a:	60a3      	str	r3, [r4, #8]
 800939c:	6823      	ldr	r3, [r4, #0]
 800939e:	1c5a      	adds	r2, r3, #1
 80093a0:	6022      	str	r2, [r4, #0]
 80093a2:	701e      	strb	r6, [r3, #0]
 80093a4:	6963      	ldr	r3, [r4, #20]
 80093a6:	3001      	adds	r0, #1
 80093a8:	4283      	cmp	r3, r0
 80093aa:	d004      	beq.n	80093b6 <__swbuf_r+0x62>
 80093ac:	89a3      	ldrh	r3, [r4, #12]
 80093ae:	07db      	lsls	r3, r3, #31
 80093b0:	d506      	bpl.n	80093c0 <__swbuf_r+0x6c>
 80093b2:	2e0a      	cmp	r6, #10
 80093b4:	d104      	bne.n	80093c0 <__swbuf_r+0x6c>
 80093b6:	4621      	mov	r1, r4
 80093b8:	4628      	mov	r0, r5
 80093ba:	f000 f911 	bl	80095e0 <_fflush_r>
 80093be:	b988      	cbnz	r0, 80093e4 <__swbuf_r+0x90>
 80093c0:	4638      	mov	r0, r7
 80093c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093c4:	4b0a      	ldr	r3, [pc, #40]	; (80093f0 <__swbuf_r+0x9c>)
 80093c6:	429c      	cmp	r4, r3
 80093c8:	d101      	bne.n	80093ce <__swbuf_r+0x7a>
 80093ca:	68ac      	ldr	r4, [r5, #8]
 80093cc:	e7cf      	b.n	800936e <__swbuf_r+0x1a>
 80093ce:	4b09      	ldr	r3, [pc, #36]	; (80093f4 <__swbuf_r+0xa0>)
 80093d0:	429c      	cmp	r4, r3
 80093d2:	bf08      	it	eq
 80093d4:	68ec      	ldreq	r4, [r5, #12]
 80093d6:	e7ca      	b.n	800936e <__swbuf_r+0x1a>
 80093d8:	4621      	mov	r1, r4
 80093da:	4628      	mov	r0, r5
 80093dc:	f000 f80c 	bl	80093f8 <__swsetup_r>
 80093e0:	2800      	cmp	r0, #0
 80093e2:	d0cb      	beq.n	800937c <__swbuf_r+0x28>
 80093e4:	f04f 37ff 	mov.w	r7, #4294967295
 80093e8:	e7ea      	b.n	80093c0 <__swbuf_r+0x6c>
 80093ea:	bf00      	nop
 80093ec:	0801e19c 	.word	0x0801e19c
 80093f0:	0801e1bc 	.word	0x0801e1bc
 80093f4:	0801e17c 	.word	0x0801e17c

080093f8 <__swsetup_r>:
 80093f8:	4b32      	ldr	r3, [pc, #200]	; (80094c4 <__swsetup_r+0xcc>)
 80093fa:	b570      	push	{r4, r5, r6, lr}
 80093fc:	681d      	ldr	r5, [r3, #0]
 80093fe:	4606      	mov	r6, r0
 8009400:	460c      	mov	r4, r1
 8009402:	b125      	cbz	r5, 800940e <__swsetup_r+0x16>
 8009404:	69ab      	ldr	r3, [r5, #24]
 8009406:	b913      	cbnz	r3, 800940e <__swsetup_r+0x16>
 8009408:	4628      	mov	r0, r5
 800940a:	f000 f97d 	bl	8009708 <__sinit>
 800940e:	4b2e      	ldr	r3, [pc, #184]	; (80094c8 <__swsetup_r+0xd0>)
 8009410:	429c      	cmp	r4, r3
 8009412:	d10f      	bne.n	8009434 <__swsetup_r+0x3c>
 8009414:	686c      	ldr	r4, [r5, #4]
 8009416:	89a3      	ldrh	r3, [r4, #12]
 8009418:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800941c:	0719      	lsls	r1, r3, #28
 800941e:	d42c      	bmi.n	800947a <__swsetup_r+0x82>
 8009420:	06dd      	lsls	r5, r3, #27
 8009422:	d411      	bmi.n	8009448 <__swsetup_r+0x50>
 8009424:	2309      	movs	r3, #9
 8009426:	6033      	str	r3, [r6, #0]
 8009428:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800942c:	81a3      	strh	r3, [r4, #12]
 800942e:	f04f 30ff 	mov.w	r0, #4294967295
 8009432:	e03e      	b.n	80094b2 <__swsetup_r+0xba>
 8009434:	4b25      	ldr	r3, [pc, #148]	; (80094cc <__swsetup_r+0xd4>)
 8009436:	429c      	cmp	r4, r3
 8009438:	d101      	bne.n	800943e <__swsetup_r+0x46>
 800943a:	68ac      	ldr	r4, [r5, #8]
 800943c:	e7eb      	b.n	8009416 <__swsetup_r+0x1e>
 800943e:	4b24      	ldr	r3, [pc, #144]	; (80094d0 <__swsetup_r+0xd8>)
 8009440:	429c      	cmp	r4, r3
 8009442:	bf08      	it	eq
 8009444:	68ec      	ldreq	r4, [r5, #12]
 8009446:	e7e6      	b.n	8009416 <__swsetup_r+0x1e>
 8009448:	0758      	lsls	r0, r3, #29
 800944a:	d512      	bpl.n	8009472 <__swsetup_r+0x7a>
 800944c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800944e:	b141      	cbz	r1, 8009462 <__swsetup_r+0x6a>
 8009450:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009454:	4299      	cmp	r1, r3
 8009456:	d002      	beq.n	800945e <__swsetup_r+0x66>
 8009458:	4630      	mov	r0, r6
 800945a:	f000 fa59 	bl	8009910 <_free_r>
 800945e:	2300      	movs	r3, #0
 8009460:	6363      	str	r3, [r4, #52]	; 0x34
 8009462:	89a3      	ldrh	r3, [r4, #12]
 8009464:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009468:	81a3      	strh	r3, [r4, #12]
 800946a:	2300      	movs	r3, #0
 800946c:	6063      	str	r3, [r4, #4]
 800946e:	6923      	ldr	r3, [r4, #16]
 8009470:	6023      	str	r3, [r4, #0]
 8009472:	89a3      	ldrh	r3, [r4, #12]
 8009474:	f043 0308 	orr.w	r3, r3, #8
 8009478:	81a3      	strh	r3, [r4, #12]
 800947a:	6923      	ldr	r3, [r4, #16]
 800947c:	b94b      	cbnz	r3, 8009492 <__swsetup_r+0x9a>
 800947e:	89a3      	ldrh	r3, [r4, #12]
 8009480:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009484:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009488:	d003      	beq.n	8009492 <__swsetup_r+0x9a>
 800948a:	4621      	mov	r1, r4
 800948c:	4630      	mov	r0, r6
 800948e:	f000 f9ff 	bl	8009890 <__smakebuf_r>
 8009492:	89a0      	ldrh	r0, [r4, #12]
 8009494:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009498:	f010 0301 	ands.w	r3, r0, #1
 800949c:	d00a      	beq.n	80094b4 <__swsetup_r+0xbc>
 800949e:	2300      	movs	r3, #0
 80094a0:	60a3      	str	r3, [r4, #8]
 80094a2:	6963      	ldr	r3, [r4, #20]
 80094a4:	425b      	negs	r3, r3
 80094a6:	61a3      	str	r3, [r4, #24]
 80094a8:	6923      	ldr	r3, [r4, #16]
 80094aa:	b943      	cbnz	r3, 80094be <__swsetup_r+0xc6>
 80094ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80094b0:	d1ba      	bne.n	8009428 <__swsetup_r+0x30>
 80094b2:	bd70      	pop	{r4, r5, r6, pc}
 80094b4:	0781      	lsls	r1, r0, #30
 80094b6:	bf58      	it	pl
 80094b8:	6963      	ldrpl	r3, [r4, #20]
 80094ba:	60a3      	str	r3, [r4, #8]
 80094bc:	e7f4      	b.n	80094a8 <__swsetup_r+0xb0>
 80094be:	2000      	movs	r0, #0
 80094c0:	e7f7      	b.n	80094b2 <__swsetup_r+0xba>
 80094c2:	bf00      	nop
 80094c4:	20000014 	.word	0x20000014
 80094c8:	0801e19c 	.word	0x0801e19c
 80094cc:	0801e1bc 	.word	0x0801e1bc
 80094d0:	0801e17c 	.word	0x0801e17c

080094d4 <__sflush_r>:
 80094d4:	898a      	ldrh	r2, [r1, #12]
 80094d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094da:	4605      	mov	r5, r0
 80094dc:	0710      	lsls	r0, r2, #28
 80094de:	460c      	mov	r4, r1
 80094e0:	d458      	bmi.n	8009594 <__sflush_r+0xc0>
 80094e2:	684b      	ldr	r3, [r1, #4]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	dc05      	bgt.n	80094f4 <__sflush_r+0x20>
 80094e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	dc02      	bgt.n	80094f4 <__sflush_r+0x20>
 80094ee:	2000      	movs	r0, #0
 80094f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80094f6:	2e00      	cmp	r6, #0
 80094f8:	d0f9      	beq.n	80094ee <__sflush_r+0x1a>
 80094fa:	2300      	movs	r3, #0
 80094fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009500:	682f      	ldr	r7, [r5, #0]
 8009502:	602b      	str	r3, [r5, #0]
 8009504:	d032      	beq.n	800956c <__sflush_r+0x98>
 8009506:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009508:	89a3      	ldrh	r3, [r4, #12]
 800950a:	075a      	lsls	r2, r3, #29
 800950c:	d505      	bpl.n	800951a <__sflush_r+0x46>
 800950e:	6863      	ldr	r3, [r4, #4]
 8009510:	1ac0      	subs	r0, r0, r3
 8009512:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009514:	b10b      	cbz	r3, 800951a <__sflush_r+0x46>
 8009516:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009518:	1ac0      	subs	r0, r0, r3
 800951a:	2300      	movs	r3, #0
 800951c:	4602      	mov	r2, r0
 800951e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009520:	6a21      	ldr	r1, [r4, #32]
 8009522:	4628      	mov	r0, r5
 8009524:	47b0      	blx	r6
 8009526:	1c43      	adds	r3, r0, #1
 8009528:	89a3      	ldrh	r3, [r4, #12]
 800952a:	d106      	bne.n	800953a <__sflush_r+0x66>
 800952c:	6829      	ldr	r1, [r5, #0]
 800952e:	291d      	cmp	r1, #29
 8009530:	d82c      	bhi.n	800958c <__sflush_r+0xb8>
 8009532:	4a2a      	ldr	r2, [pc, #168]	; (80095dc <__sflush_r+0x108>)
 8009534:	40ca      	lsrs	r2, r1
 8009536:	07d6      	lsls	r6, r2, #31
 8009538:	d528      	bpl.n	800958c <__sflush_r+0xb8>
 800953a:	2200      	movs	r2, #0
 800953c:	6062      	str	r2, [r4, #4]
 800953e:	04d9      	lsls	r1, r3, #19
 8009540:	6922      	ldr	r2, [r4, #16]
 8009542:	6022      	str	r2, [r4, #0]
 8009544:	d504      	bpl.n	8009550 <__sflush_r+0x7c>
 8009546:	1c42      	adds	r2, r0, #1
 8009548:	d101      	bne.n	800954e <__sflush_r+0x7a>
 800954a:	682b      	ldr	r3, [r5, #0]
 800954c:	b903      	cbnz	r3, 8009550 <__sflush_r+0x7c>
 800954e:	6560      	str	r0, [r4, #84]	; 0x54
 8009550:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009552:	602f      	str	r7, [r5, #0]
 8009554:	2900      	cmp	r1, #0
 8009556:	d0ca      	beq.n	80094ee <__sflush_r+0x1a>
 8009558:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800955c:	4299      	cmp	r1, r3
 800955e:	d002      	beq.n	8009566 <__sflush_r+0x92>
 8009560:	4628      	mov	r0, r5
 8009562:	f000 f9d5 	bl	8009910 <_free_r>
 8009566:	2000      	movs	r0, #0
 8009568:	6360      	str	r0, [r4, #52]	; 0x34
 800956a:	e7c1      	b.n	80094f0 <__sflush_r+0x1c>
 800956c:	6a21      	ldr	r1, [r4, #32]
 800956e:	2301      	movs	r3, #1
 8009570:	4628      	mov	r0, r5
 8009572:	47b0      	blx	r6
 8009574:	1c41      	adds	r1, r0, #1
 8009576:	d1c7      	bne.n	8009508 <__sflush_r+0x34>
 8009578:	682b      	ldr	r3, [r5, #0]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d0c4      	beq.n	8009508 <__sflush_r+0x34>
 800957e:	2b1d      	cmp	r3, #29
 8009580:	d001      	beq.n	8009586 <__sflush_r+0xb2>
 8009582:	2b16      	cmp	r3, #22
 8009584:	d101      	bne.n	800958a <__sflush_r+0xb6>
 8009586:	602f      	str	r7, [r5, #0]
 8009588:	e7b1      	b.n	80094ee <__sflush_r+0x1a>
 800958a:	89a3      	ldrh	r3, [r4, #12]
 800958c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009590:	81a3      	strh	r3, [r4, #12]
 8009592:	e7ad      	b.n	80094f0 <__sflush_r+0x1c>
 8009594:	690f      	ldr	r7, [r1, #16]
 8009596:	2f00      	cmp	r7, #0
 8009598:	d0a9      	beq.n	80094ee <__sflush_r+0x1a>
 800959a:	0793      	lsls	r3, r2, #30
 800959c:	680e      	ldr	r6, [r1, #0]
 800959e:	bf08      	it	eq
 80095a0:	694b      	ldreq	r3, [r1, #20]
 80095a2:	600f      	str	r7, [r1, #0]
 80095a4:	bf18      	it	ne
 80095a6:	2300      	movne	r3, #0
 80095a8:	eba6 0807 	sub.w	r8, r6, r7
 80095ac:	608b      	str	r3, [r1, #8]
 80095ae:	f1b8 0f00 	cmp.w	r8, #0
 80095b2:	dd9c      	ble.n	80094ee <__sflush_r+0x1a>
 80095b4:	6a21      	ldr	r1, [r4, #32]
 80095b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80095b8:	4643      	mov	r3, r8
 80095ba:	463a      	mov	r2, r7
 80095bc:	4628      	mov	r0, r5
 80095be:	47b0      	blx	r6
 80095c0:	2800      	cmp	r0, #0
 80095c2:	dc06      	bgt.n	80095d2 <__sflush_r+0xfe>
 80095c4:	89a3      	ldrh	r3, [r4, #12]
 80095c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095ca:	81a3      	strh	r3, [r4, #12]
 80095cc:	f04f 30ff 	mov.w	r0, #4294967295
 80095d0:	e78e      	b.n	80094f0 <__sflush_r+0x1c>
 80095d2:	4407      	add	r7, r0
 80095d4:	eba8 0800 	sub.w	r8, r8, r0
 80095d8:	e7e9      	b.n	80095ae <__sflush_r+0xda>
 80095da:	bf00      	nop
 80095dc:	20400001 	.word	0x20400001

080095e0 <_fflush_r>:
 80095e0:	b538      	push	{r3, r4, r5, lr}
 80095e2:	690b      	ldr	r3, [r1, #16]
 80095e4:	4605      	mov	r5, r0
 80095e6:	460c      	mov	r4, r1
 80095e8:	b913      	cbnz	r3, 80095f0 <_fflush_r+0x10>
 80095ea:	2500      	movs	r5, #0
 80095ec:	4628      	mov	r0, r5
 80095ee:	bd38      	pop	{r3, r4, r5, pc}
 80095f0:	b118      	cbz	r0, 80095fa <_fflush_r+0x1a>
 80095f2:	6983      	ldr	r3, [r0, #24]
 80095f4:	b90b      	cbnz	r3, 80095fa <_fflush_r+0x1a>
 80095f6:	f000 f887 	bl	8009708 <__sinit>
 80095fa:	4b14      	ldr	r3, [pc, #80]	; (800964c <_fflush_r+0x6c>)
 80095fc:	429c      	cmp	r4, r3
 80095fe:	d11b      	bne.n	8009638 <_fflush_r+0x58>
 8009600:	686c      	ldr	r4, [r5, #4]
 8009602:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d0ef      	beq.n	80095ea <_fflush_r+0xa>
 800960a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800960c:	07d0      	lsls	r0, r2, #31
 800960e:	d404      	bmi.n	800961a <_fflush_r+0x3a>
 8009610:	0599      	lsls	r1, r3, #22
 8009612:	d402      	bmi.n	800961a <_fflush_r+0x3a>
 8009614:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009616:	f000 f915 	bl	8009844 <__retarget_lock_acquire_recursive>
 800961a:	4628      	mov	r0, r5
 800961c:	4621      	mov	r1, r4
 800961e:	f7ff ff59 	bl	80094d4 <__sflush_r>
 8009622:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009624:	07da      	lsls	r2, r3, #31
 8009626:	4605      	mov	r5, r0
 8009628:	d4e0      	bmi.n	80095ec <_fflush_r+0xc>
 800962a:	89a3      	ldrh	r3, [r4, #12]
 800962c:	059b      	lsls	r3, r3, #22
 800962e:	d4dd      	bmi.n	80095ec <_fflush_r+0xc>
 8009630:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009632:	f000 f908 	bl	8009846 <__retarget_lock_release_recursive>
 8009636:	e7d9      	b.n	80095ec <_fflush_r+0xc>
 8009638:	4b05      	ldr	r3, [pc, #20]	; (8009650 <_fflush_r+0x70>)
 800963a:	429c      	cmp	r4, r3
 800963c:	d101      	bne.n	8009642 <_fflush_r+0x62>
 800963e:	68ac      	ldr	r4, [r5, #8]
 8009640:	e7df      	b.n	8009602 <_fflush_r+0x22>
 8009642:	4b04      	ldr	r3, [pc, #16]	; (8009654 <_fflush_r+0x74>)
 8009644:	429c      	cmp	r4, r3
 8009646:	bf08      	it	eq
 8009648:	68ec      	ldreq	r4, [r5, #12]
 800964a:	e7da      	b.n	8009602 <_fflush_r+0x22>
 800964c:	0801e19c 	.word	0x0801e19c
 8009650:	0801e1bc 	.word	0x0801e1bc
 8009654:	0801e17c 	.word	0x0801e17c

08009658 <std>:
 8009658:	2300      	movs	r3, #0
 800965a:	b510      	push	{r4, lr}
 800965c:	4604      	mov	r4, r0
 800965e:	e9c0 3300 	strd	r3, r3, [r0]
 8009662:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009666:	6083      	str	r3, [r0, #8]
 8009668:	8181      	strh	r1, [r0, #12]
 800966a:	6643      	str	r3, [r0, #100]	; 0x64
 800966c:	81c2      	strh	r2, [r0, #14]
 800966e:	6183      	str	r3, [r0, #24]
 8009670:	4619      	mov	r1, r3
 8009672:	2208      	movs	r2, #8
 8009674:	305c      	adds	r0, #92	; 0x5c
 8009676:	f7ff fdef 	bl	8009258 <memset>
 800967a:	4b05      	ldr	r3, [pc, #20]	; (8009690 <std+0x38>)
 800967c:	6263      	str	r3, [r4, #36]	; 0x24
 800967e:	4b05      	ldr	r3, [pc, #20]	; (8009694 <std+0x3c>)
 8009680:	62a3      	str	r3, [r4, #40]	; 0x28
 8009682:	4b05      	ldr	r3, [pc, #20]	; (8009698 <std+0x40>)
 8009684:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009686:	4b05      	ldr	r3, [pc, #20]	; (800969c <std+0x44>)
 8009688:	6224      	str	r4, [r4, #32]
 800968a:	6323      	str	r3, [r4, #48]	; 0x30
 800968c:	bd10      	pop	{r4, pc}
 800968e:	bf00      	nop
 8009690:	08009a85 	.word	0x08009a85
 8009694:	08009aa7 	.word	0x08009aa7
 8009698:	08009adf 	.word	0x08009adf
 800969c:	08009b03 	.word	0x08009b03

080096a0 <_cleanup_r>:
 80096a0:	4901      	ldr	r1, [pc, #4]	; (80096a8 <_cleanup_r+0x8>)
 80096a2:	f000 b8af 	b.w	8009804 <_fwalk_reent>
 80096a6:	bf00      	nop
 80096a8:	080095e1 	.word	0x080095e1

080096ac <__sfmoreglue>:
 80096ac:	b570      	push	{r4, r5, r6, lr}
 80096ae:	1e4a      	subs	r2, r1, #1
 80096b0:	2568      	movs	r5, #104	; 0x68
 80096b2:	4355      	muls	r5, r2
 80096b4:	460e      	mov	r6, r1
 80096b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80096ba:	f000 f979 	bl	80099b0 <_malloc_r>
 80096be:	4604      	mov	r4, r0
 80096c0:	b140      	cbz	r0, 80096d4 <__sfmoreglue+0x28>
 80096c2:	2100      	movs	r1, #0
 80096c4:	e9c0 1600 	strd	r1, r6, [r0]
 80096c8:	300c      	adds	r0, #12
 80096ca:	60a0      	str	r0, [r4, #8]
 80096cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80096d0:	f7ff fdc2 	bl	8009258 <memset>
 80096d4:	4620      	mov	r0, r4
 80096d6:	bd70      	pop	{r4, r5, r6, pc}

080096d8 <__sfp_lock_acquire>:
 80096d8:	4801      	ldr	r0, [pc, #4]	; (80096e0 <__sfp_lock_acquire+0x8>)
 80096da:	f000 b8b3 	b.w	8009844 <__retarget_lock_acquire_recursive>
 80096de:	bf00      	nop
 80096e0:	20006225 	.word	0x20006225

080096e4 <__sfp_lock_release>:
 80096e4:	4801      	ldr	r0, [pc, #4]	; (80096ec <__sfp_lock_release+0x8>)
 80096e6:	f000 b8ae 	b.w	8009846 <__retarget_lock_release_recursive>
 80096ea:	bf00      	nop
 80096ec:	20006225 	.word	0x20006225

080096f0 <__sinit_lock_acquire>:
 80096f0:	4801      	ldr	r0, [pc, #4]	; (80096f8 <__sinit_lock_acquire+0x8>)
 80096f2:	f000 b8a7 	b.w	8009844 <__retarget_lock_acquire_recursive>
 80096f6:	bf00      	nop
 80096f8:	20006220 	.word	0x20006220

080096fc <__sinit_lock_release>:
 80096fc:	4801      	ldr	r0, [pc, #4]	; (8009704 <__sinit_lock_release+0x8>)
 80096fe:	f000 b8a2 	b.w	8009846 <__retarget_lock_release_recursive>
 8009702:	bf00      	nop
 8009704:	20006220 	.word	0x20006220

08009708 <__sinit>:
 8009708:	b510      	push	{r4, lr}
 800970a:	4604      	mov	r4, r0
 800970c:	f7ff fff0 	bl	80096f0 <__sinit_lock_acquire>
 8009710:	69a3      	ldr	r3, [r4, #24]
 8009712:	b11b      	cbz	r3, 800971c <__sinit+0x14>
 8009714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009718:	f7ff bff0 	b.w	80096fc <__sinit_lock_release>
 800971c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009720:	6523      	str	r3, [r4, #80]	; 0x50
 8009722:	4b13      	ldr	r3, [pc, #76]	; (8009770 <__sinit+0x68>)
 8009724:	4a13      	ldr	r2, [pc, #76]	; (8009774 <__sinit+0x6c>)
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	62a2      	str	r2, [r4, #40]	; 0x28
 800972a:	42a3      	cmp	r3, r4
 800972c:	bf04      	itt	eq
 800972e:	2301      	moveq	r3, #1
 8009730:	61a3      	streq	r3, [r4, #24]
 8009732:	4620      	mov	r0, r4
 8009734:	f000 f820 	bl	8009778 <__sfp>
 8009738:	6060      	str	r0, [r4, #4]
 800973a:	4620      	mov	r0, r4
 800973c:	f000 f81c 	bl	8009778 <__sfp>
 8009740:	60a0      	str	r0, [r4, #8]
 8009742:	4620      	mov	r0, r4
 8009744:	f000 f818 	bl	8009778 <__sfp>
 8009748:	2200      	movs	r2, #0
 800974a:	60e0      	str	r0, [r4, #12]
 800974c:	2104      	movs	r1, #4
 800974e:	6860      	ldr	r0, [r4, #4]
 8009750:	f7ff ff82 	bl	8009658 <std>
 8009754:	68a0      	ldr	r0, [r4, #8]
 8009756:	2201      	movs	r2, #1
 8009758:	2109      	movs	r1, #9
 800975a:	f7ff ff7d 	bl	8009658 <std>
 800975e:	68e0      	ldr	r0, [r4, #12]
 8009760:	2202      	movs	r2, #2
 8009762:	2112      	movs	r1, #18
 8009764:	f7ff ff78 	bl	8009658 <std>
 8009768:	2301      	movs	r3, #1
 800976a:	61a3      	str	r3, [r4, #24]
 800976c:	e7d2      	b.n	8009714 <__sinit+0xc>
 800976e:	bf00      	nop
 8009770:	0801e178 	.word	0x0801e178
 8009774:	080096a1 	.word	0x080096a1

08009778 <__sfp>:
 8009778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800977a:	4607      	mov	r7, r0
 800977c:	f7ff ffac 	bl	80096d8 <__sfp_lock_acquire>
 8009780:	4b1e      	ldr	r3, [pc, #120]	; (80097fc <__sfp+0x84>)
 8009782:	681e      	ldr	r6, [r3, #0]
 8009784:	69b3      	ldr	r3, [r6, #24]
 8009786:	b913      	cbnz	r3, 800978e <__sfp+0x16>
 8009788:	4630      	mov	r0, r6
 800978a:	f7ff ffbd 	bl	8009708 <__sinit>
 800978e:	3648      	adds	r6, #72	; 0x48
 8009790:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009794:	3b01      	subs	r3, #1
 8009796:	d503      	bpl.n	80097a0 <__sfp+0x28>
 8009798:	6833      	ldr	r3, [r6, #0]
 800979a:	b30b      	cbz	r3, 80097e0 <__sfp+0x68>
 800979c:	6836      	ldr	r6, [r6, #0]
 800979e:	e7f7      	b.n	8009790 <__sfp+0x18>
 80097a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80097a4:	b9d5      	cbnz	r5, 80097dc <__sfp+0x64>
 80097a6:	4b16      	ldr	r3, [pc, #88]	; (8009800 <__sfp+0x88>)
 80097a8:	60e3      	str	r3, [r4, #12]
 80097aa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80097ae:	6665      	str	r5, [r4, #100]	; 0x64
 80097b0:	f000 f847 	bl	8009842 <__retarget_lock_init_recursive>
 80097b4:	f7ff ff96 	bl	80096e4 <__sfp_lock_release>
 80097b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80097bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80097c0:	6025      	str	r5, [r4, #0]
 80097c2:	61a5      	str	r5, [r4, #24]
 80097c4:	2208      	movs	r2, #8
 80097c6:	4629      	mov	r1, r5
 80097c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80097cc:	f7ff fd44 	bl	8009258 <memset>
 80097d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80097d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80097d8:	4620      	mov	r0, r4
 80097da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097dc:	3468      	adds	r4, #104	; 0x68
 80097de:	e7d9      	b.n	8009794 <__sfp+0x1c>
 80097e0:	2104      	movs	r1, #4
 80097e2:	4638      	mov	r0, r7
 80097e4:	f7ff ff62 	bl	80096ac <__sfmoreglue>
 80097e8:	4604      	mov	r4, r0
 80097ea:	6030      	str	r0, [r6, #0]
 80097ec:	2800      	cmp	r0, #0
 80097ee:	d1d5      	bne.n	800979c <__sfp+0x24>
 80097f0:	f7ff ff78 	bl	80096e4 <__sfp_lock_release>
 80097f4:	230c      	movs	r3, #12
 80097f6:	603b      	str	r3, [r7, #0]
 80097f8:	e7ee      	b.n	80097d8 <__sfp+0x60>
 80097fa:	bf00      	nop
 80097fc:	0801e178 	.word	0x0801e178
 8009800:	ffff0001 	.word	0xffff0001

08009804 <_fwalk_reent>:
 8009804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009808:	4606      	mov	r6, r0
 800980a:	4688      	mov	r8, r1
 800980c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009810:	2700      	movs	r7, #0
 8009812:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009816:	f1b9 0901 	subs.w	r9, r9, #1
 800981a:	d505      	bpl.n	8009828 <_fwalk_reent+0x24>
 800981c:	6824      	ldr	r4, [r4, #0]
 800981e:	2c00      	cmp	r4, #0
 8009820:	d1f7      	bne.n	8009812 <_fwalk_reent+0xe>
 8009822:	4638      	mov	r0, r7
 8009824:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009828:	89ab      	ldrh	r3, [r5, #12]
 800982a:	2b01      	cmp	r3, #1
 800982c:	d907      	bls.n	800983e <_fwalk_reent+0x3a>
 800982e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009832:	3301      	adds	r3, #1
 8009834:	d003      	beq.n	800983e <_fwalk_reent+0x3a>
 8009836:	4629      	mov	r1, r5
 8009838:	4630      	mov	r0, r6
 800983a:	47c0      	blx	r8
 800983c:	4307      	orrs	r7, r0
 800983e:	3568      	adds	r5, #104	; 0x68
 8009840:	e7e9      	b.n	8009816 <_fwalk_reent+0x12>

08009842 <__retarget_lock_init_recursive>:
 8009842:	4770      	bx	lr

08009844 <__retarget_lock_acquire_recursive>:
 8009844:	4770      	bx	lr

08009846 <__retarget_lock_release_recursive>:
 8009846:	4770      	bx	lr

08009848 <__swhatbuf_r>:
 8009848:	b570      	push	{r4, r5, r6, lr}
 800984a:	460e      	mov	r6, r1
 800984c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009850:	2900      	cmp	r1, #0
 8009852:	b096      	sub	sp, #88	; 0x58
 8009854:	4614      	mov	r4, r2
 8009856:	461d      	mov	r5, r3
 8009858:	da07      	bge.n	800986a <__swhatbuf_r+0x22>
 800985a:	2300      	movs	r3, #0
 800985c:	602b      	str	r3, [r5, #0]
 800985e:	89b3      	ldrh	r3, [r6, #12]
 8009860:	061a      	lsls	r2, r3, #24
 8009862:	d410      	bmi.n	8009886 <__swhatbuf_r+0x3e>
 8009864:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009868:	e00e      	b.n	8009888 <__swhatbuf_r+0x40>
 800986a:	466a      	mov	r2, sp
 800986c:	f000 f970 	bl	8009b50 <_fstat_r>
 8009870:	2800      	cmp	r0, #0
 8009872:	dbf2      	blt.n	800985a <__swhatbuf_r+0x12>
 8009874:	9a01      	ldr	r2, [sp, #4]
 8009876:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800987a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800987e:	425a      	negs	r2, r3
 8009880:	415a      	adcs	r2, r3
 8009882:	602a      	str	r2, [r5, #0]
 8009884:	e7ee      	b.n	8009864 <__swhatbuf_r+0x1c>
 8009886:	2340      	movs	r3, #64	; 0x40
 8009888:	2000      	movs	r0, #0
 800988a:	6023      	str	r3, [r4, #0]
 800988c:	b016      	add	sp, #88	; 0x58
 800988e:	bd70      	pop	{r4, r5, r6, pc}

08009890 <__smakebuf_r>:
 8009890:	898b      	ldrh	r3, [r1, #12]
 8009892:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009894:	079d      	lsls	r5, r3, #30
 8009896:	4606      	mov	r6, r0
 8009898:	460c      	mov	r4, r1
 800989a:	d507      	bpl.n	80098ac <__smakebuf_r+0x1c>
 800989c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80098a0:	6023      	str	r3, [r4, #0]
 80098a2:	6123      	str	r3, [r4, #16]
 80098a4:	2301      	movs	r3, #1
 80098a6:	6163      	str	r3, [r4, #20]
 80098a8:	b002      	add	sp, #8
 80098aa:	bd70      	pop	{r4, r5, r6, pc}
 80098ac:	ab01      	add	r3, sp, #4
 80098ae:	466a      	mov	r2, sp
 80098b0:	f7ff ffca 	bl	8009848 <__swhatbuf_r>
 80098b4:	9900      	ldr	r1, [sp, #0]
 80098b6:	4605      	mov	r5, r0
 80098b8:	4630      	mov	r0, r6
 80098ba:	f000 f879 	bl	80099b0 <_malloc_r>
 80098be:	b948      	cbnz	r0, 80098d4 <__smakebuf_r+0x44>
 80098c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098c4:	059a      	lsls	r2, r3, #22
 80098c6:	d4ef      	bmi.n	80098a8 <__smakebuf_r+0x18>
 80098c8:	f023 0303 	bic.w	r3, r3, #3
 80098cc:	f043 0302 	orr.w	r3, r3, #2
 80098d0:	81a3      	strh	r3, [r4, #12]
 80098d2:	e7e3      	b.n	800989c <__smakebuf_r+0xc>
 80098d4:	4b0d      	ldr	r3, [pc, #52]	; (800990c <__smakebuf_r+0x7c>)
 80098d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80098d8:	89a3      	ldrh	r3, [r4, #12]
 80098da:	6020      	str	r0, [r4, #0]
 80098dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098e0:	81a3      	strh	r3, [r4, #12]
 80098e2:	9b00      	ldr	r3, [sp, #0]
 80098e4:	6163      	str	r3, [r4, #20]
 80098e6:	9b01      	ldr	r3, [sp, #4]
 80098e8:	6120      	str	r0, [r4, #16]
 80098ea:	b15b      	cbz	r3, 8009904 <__smakebuf_r+0x74>
 80098ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098f0:	4630      	mov	r0, r6
 80098f2:	f000 f93f 	bl	8009b74 <_isatty_r>
 80098f6:	b128      	cbz	r0, 8009904 <__smakebuf_r+0x74>
 80098f8:	89a3      	ldrh	r3, [r4, #12]
 80098fa:	f023 0303 	bic.w	r3, r3, #3
 80098fe:	f043 0301 	orr.w	r3, r3, #1
 8009902:	81a3      	strh	r3, [r4, #12]
 8009904:	89a0      	ldrh	r0, [r4, #12]
 8009906:	4305      	orrs	r5, r0
 8009908:	81a5      	strh	r5, [r4, #12]
 800990a:	e7cd      	b.n	80098a8 <__smakebuf_r+0x18>
 800990c:	080096a1 	.word	0x080096a1

08009910 <_free_r>:
 8009910:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009912:	2900      	cmp	r1, #0
 8009914:	d048      	beq.n	80099a8 <_free_r+0x98>
 8009916:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800991a:	9001      	str	r0, [sp, #4]
 800991c:	2b00      	cmp	r3, #0
 800991e:	f1a1 0404 	sub.w	r4, r1, #4
 8009922:	bfb8      	it	lt
 8009924:	18e4      	addlt	r4, r4, r3
 8009926:	f000 f947 	bl	8009bb8 <__malloc_lock>
 800992a:	4a20      	ldr	r2, [pc, #128]	; (80099ac <_free_r+0x9c>)
 800992c:	9801      	ldr	r0, [sp, #4]
 800992e:	6813      	ldr	r3, [r2, #0]
 8009930:	4615      	mov	r5, r2
 8009932:	b933      	cbnz	r3, 8009942 <_free_r+0x32>
 8009934:	6063      	str	r3, [r4, #4]
 8009936:	6014      	str	r4, [r2, #0]
 8009938:	b003      	add	sp, #12
 800993a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800993e:	f000 b941 	b.w	8009bc4 <__malloc_unlock>
 8009942:	42a3      	cmp	r3, r4
 8009944:	d90b      	bls.n	800995e <_free_r+0x4e>
 8009946:	6821      	ldr	r1, [r4, #0]
 8009948:	1862      	adds	r2, r4, r1
 800994a:	4293      	cmp	r3, r2
 800994c:	bf04      	itt	eq
 800994e:	681a      	ldreq	r2, [r3, #0]
 8009950:	685b      	ldreq	r3, [r3, #4]
 8009952:	6063      	str	r3, [r4, #4]
 8009954:	bf04      	itt	eq
 8009956:	1852      	addeq	r2, r2, r1
 8009958:	6022      	streq	r2, [r4, #0]
 800995a:	602c      	str	r4, [r5, #0]
 800995c:	e7ec      	b.n	8009938 <_free_r+0x28>
 800995e:	461a      	mov	r2, r3
 8009960:	685b      	ldr	r3, [r3, #4]
 8009962:	b10b      	cbz	r3, 8009968 <_free_r+0x58>
 8009964:	42a3      	cmp	r3, r4
 8009966:	d9fa      	bls.n	800995e <_free_r+0x4e>
 8009968:	6811      	ldr	r1, [r2, #0]
 800996a:	1855      	adds	r5, r2, r1
 800996c:	42a5      	cmp	r5, r4
 800996e:	d10b      	bne.n	8009988 <_free_r+0x78>
 8009970:	6824      	ldr	r4, [r4, #0]
 8009972:	4421      	add	r1, r4
 8009974:	1854      	adds	r4, r2, r1
 8009976:	42a3      	cmp	r3, r4
 8009978:	6011      	str	r1, [r2, #0]
 800997a:	d1dd      	bne.n	8009938 <_free_r+0x28>
 800997c:	681c      	ldr	r4, [r3, #0]
 800997e:	685b      	ldr	r3, [r3, #4]
 8009980:	6053      	str	r3, [r2, #4]
 8009982:	4421      	add	r1, r4
 8009984:	6011      	str	r1, [r2, #0]
 8009986:	e7d7      	b.n	8009938 <_free_r+0x28>
 8009988:	d902      	bls.n	8009990 <_free_r+0x80>
 800998a:	230c      	movs	r3, #12
 800998c:	6003      	str	r3, [r0, #0]
 800998e:	e7d3      	b.n	8009938 <_free_r+0x28>
 8009990:	6825      	ldr	r5, [r4, #0]
 8009992:	1961      	adds	r1, r4, r5
 8009994:	428b      	cmp	r3, r1
 8009996:	bf04      	itt	eq
 8009998:	6819      	ldreq	r1, [r3, #0]
 800999a:	685b      	ldreq	r3, [r3, #4]
 800999c:	6063      	str	r3, [r4, #4]
 800999e:	bf04      	itt	eq
 80099a0:	1949      	addeq	r1, r1, r5
 80099a2:	6021      	streq	r1, [r4, #0]
 80099a4:	6054      	str	r4, [r2, #4]
 80099a6:	e7c7      	b.n	8009938 <_free_r+0x28>
 80099a8:	b003      	add	sp, #12
 80099aa:	bd30      	pop	{r4, r5, pc}
 80099ac:	200002b4 	.word	0x200002b4

080099b0 <_malloc_r>:
 80099b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099b2:	1ccd      	adds	r5, r1, #3
 80099b4:	f025 0503 	bic.w	r5, r5, #3
 80099b8:	3508      	adds	r5, #8
 80099ba:	2d0c      	cmp	r5, #12
 80099bc:	bf38      	it	cc
 80099be:	250c      	movcc	r5, #12
 80099c0:	2d00      	cmp	r5, #0
 80099c2:	4606      	mov	r6, r0
 80099c4:	db01      	blt.n	80099ca <_malloc_r+0x1a>
 80099c6:	42a9      	cmp	r1, r5
 80099c8:	d903      	bls.n	80099d2 <_malloc_r+0x22>
 80099ca:	230c      	movs	r3, #12
 80099cc:	6033      	str	r3, [r6, #0]
 80099ce:	2000      	movs	r0, #0
 80099d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099d2:	f000 f8f1 	bl	8009bb8 <__malloc_lock>
 80099d6:	4921      	ldr	r1, [pc, #132]	; (8009a5c <_malloc_r+0xac>)
 80099d8:	680a      	ldr	r2, [r1, #0]
 80099da:	4614      	mov	r4, r2
 80099dc:	b99c      	cbnz	r4, 8009a06 <_malloc_r+0x56>
 80099de:	4f20      	ldr	r7, [pc, #128]	; (8009a60 <_malloc_r+0xb0>)
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	b923      	cbnz	r3, 80099ee <_malloc_r+0x3e>
 80099e4:	4621      	mov	r1, r4
 80099e6:	4630      	mov	r0, r6
 80099e8:	f000 f83c 	bl	8009a64 <_sbrk_r>
 80099ec:	6038      	str	r0, [r7, #0]
 80099ee:	4629      	mov	r1, r5
 80099f0:	4630      	mov	r0, r6
 80099f2:	f000 f837 	bl	8009a64 <_sbrk_r>
 80099f6:	1c43      	adds	r3, r0, #1
 80099f8:	d123      	bne.n	8009a42 <_malloc_r+0x92>
 80099fa:	230c      	movs	r3, #12
 80099fc:	6033      	str	r3, [r6, #0]
 80099fe:	4630      	mov	r0, r6
 8009a00:	f000 f8e0 	bl	8009bc4 <__malloc_unlock>
 8009a04:	e7e3      	b.n	80099ce <_malloc_r+0x1e>
 8009a06:	6823      	ldr	r3, [r4, #0]
 8009a08:	1b5b      	subs	r3, r3, r5
 8009a0a:	d417      	bmi.n	8009a3c <_malloc_r+0x8c>
 8009a0c:	2b0b      	cmp	r3, #11
 8009a0e:	d903      	bls.n	8009a18 <_malloc_r+0x68>
 8009a10:	6023      	str	r3, [r4, #0]
 8009a12:	441c      	add	r4, r3
 8009a14:	6025      	str	r5, [r4, #0]
 8009a16:	e004      	b.n	8009a22 <_malloc_r+0x72>
 8009a18:	6863      	ldr	r3, [r4, #4]
 8009a1a:	42a2      	cmp	r2, r4
 8009a1c:	bf0c      	ite	eq
 8009a1e:	600b      	streq	r3, [r1, #0]
 8009a20:	6053      	strne	r3, [r2, #4]
 8009a22:	4630      	mov	r0, r6
 8009a24:	f000 f8ce 	bl	8009bc4 <__malloc_unlock>
 8009a28:	f104 000b 	add.w	r0, r4, #11
 8009a2c:	1d23      	adds	r3, r4, #4
 8009a2e:	f020 0007 	bic.w	r0, r0, #7
 8009a32:	1ac2      	subs	r2, r0, r3
 8009a34:	d0cc      	beq.n	80099d0 <_malloc_r+0x20>
 8009a36:	1a1b      	subs	r3, r3, r0
 8009a38:	50a3      	str	r3, [r4, r2]
 8009a3a:	e7c9      	b.n	80099d0 <_malloc_r+0x20>
 8009a3c:	4622      	mov	r2, r4
 8009a3e:	6864      	ldr	r4, [r4, #4]
 8009a40:	e7cc      	b.n	80099dc <_malloc_r+0x2c>
 8009a42:	1cc4      	adds	r4, r0, #3
 8009a44:	f024 0403 	bic.w	r4, r4, #3
 8009a48:	42a0      	cmp	r0, r4
 8009a4a:	d0e3      	beq.n	8009a14 <_malloc_r+0x64>
 8009a4c:	1a21      	subs	r1, r4, r0
 8009a4e:	4630      	mov	r0, r6
 8009a50:	f000 f808 	bl	8009a64 <_sbrk_r>
 8009a54:	3001      	adds	r0, #1
 8009a56:	d1dd      	bne.n	8009a14 <_malloc_r+0x64>
 8009a58:	e7cf      	b.n	80099fa <_malloc_r+0x4a>
 8009a5a:	bf00      	nop
 8009a5c:	200002b4 	.word	0x200002b4
 8009a60:	200002b8 	.word	0x200002b8

08009a64 <_sbrk_r>:
 8009a64:	b538      	push	{r3, r4, r5, lr}
 8009a66:	4d06      	ldr	r5, [pc, #24]	; (8009a80 <_sbrk_r+0x1c>)
 8009a68:	2300      	movs	r3, #0
 8009a6a:	4604      	mov	r4, r0
 8009a6c:	4608      	mov	r0, r1
 8009a6e:	602b      	str	r3, [r5, #0]
 8009a70:	f7f7 febc 	bl	80017ec <_sbrk>
 8009a74:	1c43      	adds	r3, r0, #1
 8009a76:	d102      	bne.n	8009a7e <_sbrk_r+0x1a>
 8009a78:	682b      	ldr	r3, [r5, #0]
 8009a7a:	b103      	cbz	r3, 8009a7e <_sbrk_r+0x1a>
 8009a7c:	6023      	str	r3, [r4, #0]
 8009a7e:	bd38      	pop	{r3, r4, r5, pc}
 8009a80:	20006228 	.word	0x20006228

08009a84 <__sread>:
 8009a84:	b510      	push	{r4, lr}
 8009a86:	460c      	mov	r4, r1
 8009a88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a8c:	f000 f8a0 	bl	8009bd0 <_read_r>
 8009a90:	2800      	cmp	r0, #0
 8009a92:	bfab      	itete	ge
 8009a94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009a96:	89a3      	ldrhlt	r3, [r4, #12]
 8009a98:	181b      	addge	r3, r3, r0
 8009a9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009a9e:	bfac      	ite	ge
 8009aa0:	6563      	strge	r3, [r4, #84]	; 0x54
 8009aa2:	81a3      	strhlt	r3, [r4, #12]
 8009aa4:	bd10      	pop	{r4, pc}

08009aa6 <__swrite>:
 8009aa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009aaa:	461f      	mov	r7, r3
 8009aac:	898b      	ldrh	r3, [r1, #12]
 8009aae:	05db      	lsls	r3, r3, #23
 8009ab0:	4605      	mov	r5, r0
 8009ab2:	460c      	mov	r4, r1
 8009ab4:	4616      	mov	r6, r2
 8009ab6:	d505      	bpl.n	8009ac4 <__swrite+0x1e>
 8009ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009abc:	2302      	movs	r3, #2
 8009abe:	2200      	movs	r2, #0
 8009ac0:	f000 f868 	bl	8009b94 <_lseek_r>
 8009ac4:	89a3      	ldrh	r3, [r4, #12]
 8009ac6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009aca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009ace:	81a3      	strh	r3, [r4, #12]
 8009ad0:	4632      	mov	r2, r6
 8009ad2:	463b      	mov	r3, r7
 8009ad4:	4628      	mov	r0, r5
 8009ad6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ada:	f000 b817 	b.w	8009b0c <_write_r>

08009ade <__sseek>:
 8009ade:	b510      	push	{r4, lr}
 8009ae0:	460c      	mov	r4, r1
 8009ae2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ae6:	f000 f855 	bl	8009b94 <_lseek_r>
 8009aea:	1c43      	adds	r3, r0, #1
 8009aec:	89a3      	ldrh	r3, [r4, #12]
 8009aee:	bf15      	itete	ne
 8009af0:	6560      	strne	r0, [r4, #84]	; 0x54
 8009af2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009af6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009afa:	81a3      	strheq	r3, [r4, #12]
 8009afc:	bf18      	it	ne
 8009afe:	81a3      	strhne	r3, [r4, #12]
 8009b00:	bd10      	pop	{r4, pc}

08009b02 <__sclose>:
 8009b02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b06:	f000 b813 	b.w	8009b30 <_close_r>
	...

08009b0c <_write_r>:
 8009b0c:	b538      	push	{r3, r4, r5, lr}
 8009b0e:	4d07      	ldr	r5, [pc, #28]	; (8009b2c <_write_r+0x20>)
 8009b10:	4604      	mov	r4, r0
 8009b12:	4608      	mov	r0, r1
 8009b14:	4611      	mov	r1, r2
 8009b16:	2200      	movs	r2, #0
 8009b18:	602a      	str	r2, [r5, #0]
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	f7f7 fe15 	bl	800174a <_write>
 8009b20:	1c43      	adds	r3, r0, #1
 8009b22:	d102      	bne.n	8009b2a <_write_r+0x1e>
 8009b24:	682b      	ldr	r3, [r5, #0]
 8009b26:	b103      	cbz	r3, 8009b2a <_write_r+0x1e>
 8009b28:	6023      	str	r3, [r4, #0]
 8009b2a:	bd38      	pop	{r3, r4, r5, pc}
 8009b2c:	20006228 	.word	0x20006228

08009b30 <_close_r>:
 8009b30:	b538      	push	{r3, r4, r5, lr}
 8009b32:	4d06      	ldr	r5, [pc, #24]	; (8009b4c <_close_r+0x1c>)
 8009b34:	2300      	movs	r3, #0
 8009b36:	4604      	mov	r4, r0
 8009b38:	4608      	mov	r0, r1
 8009b3a:	602b      	str	r3, [r5, #0]
 8009b3c:	f7f7 fe21 	bl	8001782 <_close>
 8009b40:	1c43      	adds	r3, r0, #1
 8009b42:	d102      	bne.n	8009b4a <_close_r+0x1a>
 8009b44:	682b      	ldr	r3, [r5, #0]
 8009b46:	b103      	cbz	r3, 8009b4a <_close_r+0x1a>
 8009b48:	6023      	str	r3, [r4, #0]
 8009b4a:	bd38      	pop	{r3, r4, r5, pc}
 8009b4c:	20006228 	.word	0x20006228

08009b50 <_fstat_r>:
 8009b50:	b538      	push	{r3, r4, r5, lr}
 8009b52:	4d07      	ldr	r5, [pc, #28]	; (8009b70 <_fstat_r+0x20>)
 8009b54:	2300      	movs	r3, #0
 8009b56:	4604      	mov	r4, r0
 8009b58:	4608      	mov	r0, r1
 8009b5a:	4611      	mov	r1, r2
 8009b5c:	602b      	str	r3, [r5, #0]
 8009b5e:	f7f7 fe1c 	bl	800179a <_fstat>
 8009b62:	1c43      	adds	r3, r0, #1
 8009b64:	d102      	bne.n	8009b6c <_fstat_r+0x1c>
 8009b66:	682b      	ldr	r3, [r5, #0]
 8009b68:	b103      	cbz	r3, 8009b6c <_fstat_r+0x1c>
 8009b6a:	6023      	str	r3, [r4, #0]
 8009b6c:	bd38      	pop	{r3, r4, r5, pc}
 8009b6e:	bf00      	nop
 8009b70:	20006228 	.word	0x20006228

08009b74 <_isatty_r>:
 8009b74:	b538      	push	{r3, r4, r5, lr}
 8009b76:	4d06      	ldr	r5, [pc, #24]	; (8009b90 <_isatty_r+0x1c>)
 8009b78:	2300      	movs	r3, #0
 8009b7a:	4604      	mov	r4, r0
 8009b7c:	4608      	mov	r0, r1
 8009b7e:	602b      	str	r3, [r5, #0]
 8009b80:	f7f7 fe1b 	bl	80017ba <_isatty>
 8009b84:	1c43      	adds	r3, r0, #1
 8009b86:	d102      	bne.n	8009b8e <_isatty_r+0x1a>
 8009b88:	682b      	ldr	r3, [r5, #0]
 8009b8a:	b103      	cbz	r3, 8009b8e <_isatty_r+0x1a>
 8009b8c:	6023      	str	r3, [r4, #0]
 8009b8e:	bd38      	pop	{r3, r4, r5, pc}
 8009b90:	20006228 	.word	0x20006228

08009b94 <_lseek_r>:
 8009b94:	b538      	push	{r3, r4, r5, lr}
 8009b96:	4d07      	ldr	r5, [pc, #28]	; (8009bb4 <_lseek_r+0x20>)
 8009b98:	4604      	mov	r4, r0
 8009b9a:	4608      	mov	r0, r1
 8009b9c:	4611      	mov	r1, r2
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	602a      	str	r2, [r5, #0]
 8009ba2:	461a      	mov	r2, r3
 8009ba4:	f7f7 fe14 	bl	80017d0 <_lseek>
 8009ba8:	1c43      	adds	r3, r0, #1
 8009baa:	d102      	bne.n	8009bb2 <_lseek_r+0x1e>
 8009bac:	682b      	ldr	r3, [r5, #0]
 8009bae:	b103      	cbz	r3, 8009bb2 <_lseek_r+0x1e>
 8009bb0:	6023      	str	r3, [r4, #0]
 8009bb2:	bd38      	pop	{r3, r4, r5, pc}
 8009bb4:	20006228 	.word	0x20006228

08009bb8 <__malloc_lock>:
 8009bb8:	4801      	ldr	r0, [pc, #4]	; (8009bc0 <__malloc_lock+0x8>)
 8009bba:	f7ff be43 	b.w	8009844 <__retarget_lock_acquire_recursive>
 8009bbe:	bf00      	nop
 8009bc0:	20006221 	.word	0x20006221

08009bc4 <__malloc_unlock>:
 8009bc4:	4801      	ldr	r0, [pc, #4]	; (8009bcc <__malloc_unlock+0x8>)
 8009bc6:	f7ff be3e 	b.w	8009846 <__retarget_lock_release_recursive>
 8009bca:	bf00      	nop
 8009bcc:	20006221 	.word	0x20006221

08009bd0 <_read_r>:
 8009bd0:	b538      	push	{r3, r4, r5, lr}
 8009bd2:	4d07      	ldr	r5, [pc, #28]	; (8009bf0 <_read_r+0x20>)
 8009bd4:	4604      	mov	r4, r0
 8009bd6:	4608      	mov	r0, r1
 8009bd8:	4611      	mov	r1, r2
 8009bda:	2200      	movs	r2, #0
 8009bdc:	602a      	str	r2, [r5, #0]
 8009bde:	461a      	mov	r2, r3
 8009be0:	f7f7 fd96 	bl	8001710 <_read>
 8009be4:	1c43      	adds	r3, r0, #1
 8009be6:	d102      	bne.n	8009bee <_read_r+0x1e>
 8009be8:	682b      	ldr	r3, [r5, #0]
 8009bea:	b103      	cbz	r3, 8009bee <_read_r+0x1e>
 8009bec:	6023      	str	r3, [r4, #0]
 8009bee:	bd38      	pop	{r3, r4, r5, pc}
 8009bf0:	20006228 	.word	0x20006228
 8009bf4:	00000000 	.word	0x00000000

08009bf8 <sin>:
 8009bf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009bfa:	ec53 2b10 	vmov	r2, r3, d0
 8009bfe:	4826      	ldr	r0, [pc, #152]	; (8009c98 <sin+0xa0>)
 8009c00:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009c04:	4281      	cmp	r1, r0
 8009c06:	dc07      	bgt.n	8009c18 <sin+0x20>
 8009c08:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8009c90 <sin+0x98>
 8009c0c:	2000      	movs	r0, #0
 8009c0e:	f000 fe87 	bl	800a920 <__kernel_sin>
 8009c12:	ec51 0b10 	vmov	r0, r1, d0
 8009c16:	e007      	b.n	8009c28 <sin+0x30>
 8009c18:	4820      	ldr	r0, [pc, #128]	; (8009c9c <sin+0xa4>)
 8009c1a:	4281      	cmp	r1, r0
 8009c1c:	dd09      	ble.n	8009c32 <sin+0x3a>
 8009c1e:	ee10 0a10 	vmov	r0, s0
 8009c22:	4619      	mov	r1, r3
 8009c24:	f7f6 fb34 	bl	8000290 <__aeabi_dsub>
 8009c28:	ec41 0b10 	vmov	d0, r0, r1
 8009c2c:	b005      	add	sp, #20
 8009c2e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009c32:	4668      	mov	r0, sp
 8009c34:	f000 f85c 	bl	8009cf0 <__ieee754_rem_pio2>
 8009c38:	f000 0003 	and.w	r0, r0, #3
 8009c3c:	2801      	cmp	r0, #1
 8009c3e:	d008      	beq.n	8009c52 <sin+0x5a>
 8009c40:	2802      	cmp	r0, #2
 8009c42:	d00d      	beq.n	8009c60 <sin+0x68>
 8009c44:	b9d0      	cbnz	r0, 8009c7c <sin+0x84>
 8009c46:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009c4a:	ed9d 0b00 	vldr	d0, [sp]
 8009c4e:	2001      	movs	r0, #1
 8009c50:	e7dd      	b.n	8009c0e <sin+0x16>
 8009c52:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009c56:	ed9d 0b00 	vldr	d0, [sp]
 8009c5a:	f000 fa59 	bl	800a110 <__kernel_cos>
 8009c5e:	e7d8      	b.n	8009c12 <sin+0x1a>
 8009c60:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009c64:	ed9d 0b00 	vldr	d0, [sp]
 8009c68:	2001      	movs	r0, #1
 8009c6a:	f000 fe59 	bl	800a920 <__kernel_sin>
 8009c6e:	ec53 2b10 	vmov	r2, r3, d0
 8009c72:	ee10 0a10 	vmov	r0, s0
 8009c76:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009c7a:	e7d5      	b.n	8009c28 <sin+0x30>
 8009c7c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009c80:	ed9d 0b00 	vldr	d0, [sp]
 8009c84:	f000 fa44 	bl	800a110 <__kernel_cos>
 8009c88:	e7f1      	b.n	8009c6e <sin+0x76>
 8009c8a:	bf00      	nop
 8009c8c:	f3af 8000 	nop.w
	...
 8009c98:	3fe921fb 	.word	0x3fe921fb
 8009c9c:	7fefffff 	.word	0x7fefffff

08009ca0 <sqrtf>:
 8009ca0:	b508      	push	{r3, lr}
 8009ca2:	ed2d 8b02 	vpush	{d8}
 8009ca6:	eeb0 8a40 	vmov.f32	s16, s0
 8009caa:	f000 fa2b 	bl	800a104 <__ieee754_sqrtf>
 8009cae:	4b0d      	ldr	r3, [pc, #52]	; (8009ce4 <sqrtf+0x44>)
 8009cb0:	f993 3000 	ldrsb.w	r3, [r3]
 8009cb4:	3301      	adds	r3, #1
 8009cb6:	d011      	beq.n	8009cdc <sqrtf+0x3c>
 8009cb8:	eeb4 8a48 	vcmp.f32	s16, s16
 8009cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cc0:	d60c      	bvs.n	8009cdc <sqrtf+0x3c>
 8009cc2:	eddf 8a09 	vldr	s17, [pc, #36]	; 8009ce8 <sqrtf+0x48>
 8009cc6:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009cca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cce:	d505      	bpl.n	8009cdc <sqrtf+0x3c>
 8009cd0:	f7ff fa98 	bl	8009204 <__errno>
 8009cd4:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009cd8:	2321      	movs	r3, #33	; 0x21
 8009cda:	6003      	str	r3, [r0, #0]
 8009cdc:	ecbd 8b02 	vpop	{d8}
 8009ce0:	bd08      	pop	{r3, pc}
 8009ce2:	bf00      	nop
 8009ce4:	20000078 	.word	0x20000078
	...

08009cf0 <__ieee754_rem_pio2>:
 8009cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf4:	ed2d 8b02 	vpush	{d8}
 8009cf8:	ec55 4b10 	vmov	r4, r5, d0
 8009cfc:	4bca      	ldr	r3, [pc, #808]	; (800a028 <__ieee754_rem_pio2+0x338>)
 8009cfe:	b08b      	sub	sp, #44	; 0x2c
 8009d00:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8009d04:	4598      	cmp	r8, r3
 8009d06:	4682      	mov	sl, r0
 8009d08:	9502      	str	r5, [sp, #8]
 8009d0a:	dc08      	bgt.n	8009d1e <__ieee754_rem_pio2+0x2e>
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	2300      	movs	r3, #0
 8009d10:	ed80 0b00 	vstr	d0, [r0]
 8009d14:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009d18:	f04f 0b00 	mov.w	fp, #0
 8009d1c:	e028      	b.n	8009d70 <__ieee754_rem_pio2+0x80>
 8009d1e:	4bc3      	ldr	r3, [pc, #780]	; (800a02c <__ieee754_rem_pio2+0x33c>)
 8009d20:	4598      	cmp	r8, r3
 8009d22:	dc78      	bgt.n	8009e16 <__ieee754_rem_pio2+0x126>
 8009d24:	9b02      	ldr	r3, [sp, #8]
 8009d26:	4ec2      	ldr	r6, [pc, #776]	; (800a030 <__ieee754_rem_pio2+0x340>)
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	ee10 0a10 	vmov	r0, s0
 8009d2e:	a3b0      	add	r3, pc, #704	; (adr r3, 8009ff0 <__ieee754_rem_pio2+0x300>)
 8009d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d34:	4629      	mov	r1, r5
 8009d36:	dd39      	ble.n	8009dac <__ieee754_rem_pio2+0xbc>
 8009d38:	f7f6 faaa 	bl	8000290 <__aeabi_dsub>
 8009d3c:	45b0      	cmp	r8, r6
 8009d3e:	4604      	mov	r4, r0
 8009d40:	460d      	mov	r5, r1
 8009d42:	d01b      	beq.n	8009d7c <__ieee754_rem_pio2+0x8c>
 8009d44:	a3ac      	add	r3, pc, #688	; (adr r3, 8009ff8 <__ieee754_rem_pio2+0x308>)
 8009d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d4a:	f7f6 faa1 	bl	8000290 <__aeabi_dsub>
 8009d4e:	4602      	mov	r2, r0
 8009d50:	460b      	mov	r3, r1
 8009d52:	e9ca 2300 	strd	r2, r3, [sl]
 8009d56:	4620      	mov	r0, r4
 8009d58:	4629      	mov	r1, r5
 8009d5a:	f7f6 fa99 	bl	8000290 <__aeabi_dsub>
 8009d5e:	a3a6      	add	r3, pc, #664	; (adr r3, 8009ff8 <__ieee754_rem_pio2+0x308>)
 8009d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d64:	f7f6 fa94 	bl	8000290 <__aeabi_dsub>
 8009d68:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009d6c:	f04f 0b01 	mov.w	fp, #1
 8009d70:	4658      	mov	r0, fp
 8009d72:	b00b      	add	sp, #44	; 0x2c
 8009d74:	ecbd 8b02 	vpop	{d8}
 8009d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d7c:	a3a0      	add	r3, pc, #640	; (adr r3, 800a000 <__ieee754_rem_pio2+0x310>)
 8009d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d82:	f7f6 fa85 	bl	8000290 <__aeabi_dsub>
 8009d86:	a3a0      	add	r3, pc, #640	; (adr r3, 800a008 <__ieee754_rem_pio2+0x318>)
 8009d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d8c:	4604      	mov	r4, r0
 8009d8e:	460d      	mov	r5, r1
 8009d90:	f7f6 fa7e 	bl	8000290 <__aeabi_dsub>
 8009d94:	4602      	mov	r2, r0
 8009d96:	460b      	mov	r3, r1
 8009d98:	e9ca 2300 	strd	r2, r3, [sl]
 8009d9c:	4620      	mov	r0, r4
 8009d9e:	4629      	mov	r1, r5
 8009da0:	f7f6 fa76 	bl	8000290 <__aeabi_dsub>
 8009da4:	a398      	add	r3, pc, #608	; (adr r3, 800a008 <__ieee754_rem_pio2+0x318>)
 8009da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009daa:	e7db      	b.n	8009d64 <__ieee754_rem_pio2+0x74>
 8009dac:	f7f6 fa72 	bl	8000294 <__adddf3>
 8009db0:	45b0      	cmp	r8, r6
 8009db2:	4604      	mov	r4, r0
 8009db4:	460d      	mov	r5, r1
 8009db6:	d016      	beq.n	8009de6 <__ieee754_rem_pio2+0xf6>
 8009db8:	a38f      	add	r3, pc, #572	; (adr r3, 8009ff8 <__ieee754_rem_pio2+0x308>)
 8009dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dbe:	f7f6 fa69 	bl	8000294 <__adddf3>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	460b      	mov	r3, r1
 8009dc6:	e9ca 2300 	strd	r2, r3, [sl]
 8009dca:	4620      	mov	r0, r4
 8009dcc:	4629      	mov	r1, r5
 8009dce:	f7f6 fa5f 	bl	8000290 <__aeabi_dsub>
 8009dd2:	a389      	add	r3, pc, #548	; (adr r3, 8009ff8 <__ieee754_rem_pio2+0x308>)
 8009dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd8:	f7f6 fa5c 	bl	8000294 <__adddf3>
 8009ddc:	f04f 3bff 	mov.w	fp, #4294967295
 8009de0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009de4:	e7c4      	b.n	8009d70 <__ieee754_rem_pio2+0x80>
 8009de6:	a386      	add	r3, pc, #536	; (adr r3, 800a000 <__ieee754_rem_pio2+0x310>)
 8009de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dec:	f7f6 fa52 	bl	8000294 <__adddf3>
 8009df0:	a385      	add	r3, pc, #532	; (adr r3, 800a008 <__ieee754_rem_pio2+0x318>)
 8009df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df6:	4604      	mov	r4, r0
 8009df8:	460d      	mov	r5, r1
 8009dfa:	f7f6 fa4b 	bl	8000294 <__adddf3>
 8009dfe:	4602      	mov	r2, r0
 8009e00:	460b      	mov	r3, r1
 8009e02:	e9ca 2300 	strd	r2, r3, [sl]
 8009e06:	4620      	mov	r0, r4
 8009e08:	4629      	mov	r1, r5
 8009e0a:	f7f6 fa41 	bl	8000290 <__aeabi_dsub>
 8009e0e:	a37e      	add	r3, pc, #504	; (adr r3, 800a008 <__ieee754_rem_pio2+0x318>)
 8009e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e14:	e7e0      	b.n	8009dd8 <__ieee754_rem_pio2+0xe8>
 8009e16:	4b87      	ldr	r3, [pc, #540]	; (800a034 <__ieee754_rem_pio2+0x344>)
 8009e18:	4598      	cmp	r8, r3
 8009e1a:	f300 80d9 	bgt.w	8009fd0 <__ieee754_rem_pio2+0x2e0>
 8009e1e:	f000 fe3d 	bl	800aa9c <fabs>
 8009e22:	ec55 4b10 	vmov	r4, r5, d0
 8009e26:	ee10 0a10 	vmov	r0, s0
 8009e2a:	a379      	add	r3, pc, #484	; (adr r3, 800a010 <__ieee754_rem_pio2+0x320>)
 8009e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e30:	4629      	mov	r1, r5
 8009e32:	f7f6 fbe5 	bl	8000600 <__aeabi_dmul>
 8009e36:	4b80      	ldr	r3, [pc, #512]	; (800a038 <__ieee754_rem_pio2+0x348>)
 8009e38:	2200      	movs	r2, #0
 8009e3a:	f7f6 fa2b 	bl	8000294 <__adddf3>
 8009e3e:	f7f6 fe79 	bl	8000b34 <__aeabi_d2iz>
 8009e42:	4683      	mov	fp, r0
 8009e44:	f7f6 fb72 	bl	800052c <__aeabi_i2d>
 8009e48:	4602      	mov	r2, r0
 8009e4a:	460b      	mov	r3, r1
 8009e4c:	ec43 2b18 	vmov	d8, r2, r3
 8009e50:	a367      	add	r3, pc, #412	; (adr r3, 8009ff0 <__ieee754_rem_pio2+0x300>)
 8009e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e56:	f7f6 fbd3 	bl	8000600 <__aeabi_dmul>
 8009e5a:	4602      	mov	r2, r0
 8009e5c:	460b      	mov	r3, r1
 8009e5e:	4620      	mov	r0, r4
 8009e60:	4629      	mov	r1, r5
 8009e62:	f7f6 fa15 	bl	8000290 <__aeabi_dsub>
 8009e66:	a364      	add	r3, pc, #400	; (adr r3, 8009ff8 <__ieee754_rem_pio2+0x308>)
 8009e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e6c:	4606      	mov	r6, r0
 8009e6e:	460f      	mov	r7, r1
 8009e70:	ec51 0b18 	vmov	r0, r1, d8
 8009e74:	f7f6 fbc4 	bl	8000600 <__aeabi_dmul>
 8009e78:	f1bb 0f1f 	cmp.w	fp, #31
 8009e7c:	4604      	mov	r4, r0
 8009e7e:	460d      	mov	r5, r1
 8009e80:	dc0d      	bgt.n	8009e9e <__ieee754_rem_pio2+0x1ae>
 8009e82:	4b6e      	ldr	r3, [pc, #440]	; (800a03c <__ieee754_rem_pio2+0x34c>)
 8009e84:	f10b 32ff 	add.w	r2, fp, #4294967295
 8009e88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e8c:	4543      	cmp	r3, r8
 8009e8e:	d006      	beq.n	8009e9e <__ieee754_rem_pio2+0x1ae>
 8009e90:	4622      	mov	r2, r4
 8009e92:	462b      	mov	r3, r5
 8009e94:	4630      	mov	r0, r6
 8009e96:	4639      	mov	r1, r7
 8009e98:	f7f6 f9fa 	bl	8000290 <__aeabi_dsub>
 8009e9c:	e00f      	b.n	8009ebe <__ieee754_rem_pio2+0x1ce>
 8009e9e:	462b      	mov	r3, r5
 8009ea0:	4622      	mov	r2, r4
 8009ea2:	4630      	mov	r0, r6
 8009ea4:	4639      	mov	r1, r7
 8009ea6:	f7f6 f9f3 	bl	8000290 <__aeabi_dsub>
 8009eaa:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009eae:	9303      	str	r3, [sp, #12]
 8009eb0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009eb4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8009eb8:	f1b8 0f10 	cmp.w	r8, #16
 8009ebc:	dc02      	bgt.n	8009ec4 <__ieee754_rem_pio2+0x1d4>
 8009ebe:	e9ca 0100 	strd	r0, r1, [sl]
 8009ec2:	e039      	b.n	8009f38 <__ieee754_rem_pio2+0x248>
 8009ec4:	a34e      	add	r3, pc, #312	; (adr r3, 800a000 <__ieee754_rem_pio2+0x310>)
 8009ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eca:	ec51 0b18 	vmov	r0, r1, d8
 8009ece:	f7f6 fb97 	bl	8000600 <__aeabi_dmul>
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	460d      	mov	r5, r1
 8009ed6:	4602      	mov	r2, r0
 8009ed8:	460b      	mov	r3, r1
 8009eda:	4630      	mov	r0, r6
 8009edc:	4639      	mov	r1, r7
 8009ede:	f7f6 f9d7 	bl	8000290 <__aeabi_dsub>
 8009ee2:	4602      	mov	r2, r0
 8009ee4:	460b      	mov	r3, r1
 8009ee6:	4680      	mov	r8, r0
 8009ee8:	4689      	mov	r9, r1
 8009eea:	4630      	mov	r0, r6
 8009eec:	4639      	mov	r1, r7
 8009eee:	f7f6 f9cf 	bl	8000290 <__aeabi_dsub>
 8009ef2:	4622      	mov	r2, r4
 8009ef4:	462b      	mov	r3, r5
 8009ef6:	f7f6 f9cb 	bl	8000290 <__aeabi_dsub>
 8009efa:	a343      	add	r3, pc, #268	; (adr r3, 800a008 <__ieee754_rem_pio2+0x318>)
 8009efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f00:	4604      	mov	r4, r0
 8009f02:	460d      	mov	r5, r1
 8009f04:	ec51 0b18 	vmov	r0, r1, d8
 8009f08:	f7f6 fb7a 	bl	8000600 <__aeabi_dmul>
 8009f0c:	4622      	mov	r2, r4
 8009f0e:	462b      	mov	r3, r5
 8009f10:	f7f6 f9be 	bl	8000290 <__aeabi_dsub>
 8009f14:	4602      	mov	r2, r0
 8009f16:	460b      	mov	r3, r1
 8009f18:	4604      	mov	r4, r0
 8009f1a:	460d      	mov	r5, r1
 8009f1c:	4640      	mov	r0, r8
 8009f1e:	4649      	mov	r1, r9
 8009f20:	f7f6 f9b6 	bl	8000290 <__aeabi_dsub>
 8009f24:	9a03      	ldr	r2, [sp, #12]
 8009f26:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009f2a:	1ad3      	subs	r3, r2, r3
 8009f2c:	2b31      	cmp	r3, #49	; 0x31
 8009f2e:	dc24      	bgt.n	8009f7a <__ieee754_rem_pio2+0x28a>
 8009f30:	e9ca 0100 	strd	r0, r1, [sl]
 8009f34:	4646      	mov	r6, r8
 8009f36:	464f      	mov	r7, r9
 8009f38:	e9da 8900 	ldrd	r8, r9, [sl]
 8009f3c:	4630      	mov	r0, r6
 8009f3e:	4642      	mov	r2, r8
 8009f40:	464b      	mov	r3, r9
 8009f42:	4639      	mov	r1, r7
 8009f44:	f7f6 f9a4 	bl	8000290 <__aeabi_dsub>
 8009f48:	462b      	mov	r3, r5
 8009f4a:	4622      	mov	r2, r4
 8009f4c:	f7f6 f9a0 	bl	8000290 <__aeabi_dsub>
 8009f50:	9b02      	ldr	r3, [sp, #8]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009f58:	f6bf af0a 	bge.w	8009d70 <__ieee754_rem_pio2+0x80>
 8009f5c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009f60:	f8ca 3004 	str.w	r3, [sl, #4]
 8009f64:	f8ca 8000 	str.w	r8, [sl]
 8009f68:	f8ca 0008 	str.w	r0, [sl, #8]
 8009f6c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009f70:	f8ca 300c 	str.w	r3, [sl, #12]
 8009f74:	f1cb 0b00 	rsb	fp, fp, #0
 8009f78:	e6fa      	b.n	8009d70 <__ieee754_rem_pio2+0x80>
 8009f7a:	a327      	add	r3, pc, #156	; (adr r3, 800a018 <__ieee754_rem_pio2+0x328>)
 8009f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f80:	ec51 0b18 	vmov	r0, r1, d8
 8009f84:	f7f6 fb3c 	bl	8000600 <__aeabi_dmul>
 8009f88:	4604      	mov	r4, r0
 8009f8a:	460d      	mov	r5, r1
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	460b      	mov	r3, r1
 8009f90:	4640      	mov	r0, r8
 8009f92:	4649      	mov	r1, r9
 8009f94:	f7f6 f97c 	bl	8000290 <__aeabi_dsub>
 8009f98:	4602      	mov	r2, r0
 8009f9a:	460b      	mov	r3, r1
 8009f9c:	4606      	mov	r6, r0
 8009f9e:	460f      	mov	r7, r1
 8009fa0:	4640      	mov	r0, r8
 8009fa2:	4649      	mov	r1, r9
 8009fa4:	f7f6 f974 	bl	8000290 <__aeabi_dsub>
 8009fa8:	4622      	mov	r2, r4
 8009faa:	462b      	mov	r3, r5
 8009fac:	f7f6 f970 	bl	8000290 <__aeabi_dsub>
 8009fb0:	a31b      	add	r3, pc, #108	; (adr r3, 800a020 <__ieee754_rem_pio2+0x330>)
 8009fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb6:	4604      	mov	r4, r0
 8009fb8:	460d      	mov	r5, r1
 8009fba:	ec51 0b18 	vmov	r0, r1, d8
 8009fbe:	f7f6 fb1f 	bl	8000600 <__aeabi_dmul>
 8009fc2:	4622      	mov	r2, r4
 8009fc4:	462b      	mov	r3, r5
 8009fc6:	f7f6 f963 	bl	8000290 <__aeabi_dsub>
 8009fca:	4604      	mov	r4, r0
 8009fcc:	460d      	mov	r5, r1
 8009fce:	e75f      	b.n	8009e90 <__ieee754_rem_pio2+0x1a0>
 8009fd0:	4b1b      	ldr	r3, [pc, #108]	; (800a040 <__ieee754_rem_pio2+0x350>)
 8009fd2:	4598      	cmp	r8, r3
 8009fd4:	dd36      	ble.n	800a044 <__ieee754_rem_pio2+0x354>
 8009fd6:	ee10 2a10 	vmov	r2, s0
 8009fda:	462b      	mov	r3, r5
 8009fdc:	4620      	mov	r0, r4
 8009fde:	4629      	mov	r1, r5
 8009fe0:	f7f6 f956 	bl	8000290 <__aeabi_dsub>
 8009fe4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009fe8:	e9ca 0100 	strd	r0, r1, [sl]
 8009fec:	e694      	b.n	8009d18 <__ieee754_rem_pio2+0x28>
 8009fee:	bf00      	nop
 8009ff0:	54400000 	.word	0x54400000
 8009ff4:	3ff921fb 	.word	0x3ff921fb
 8009ff8:	1a626331 	.word	0x1a626331
 8009ffc:	3dd0b461 	.word	0x3dd0b461
 800a000:	1a600000 	.word	0x1a600000
 800a004:	3dd0b461 	.word	0x3dd0b461
 800a008:	2e037073 	.word	0x2e037073
 800a00c:	3ba3198a 	.word	0x3ba3198a
 800a010:	6dc9c883 	.word	0x6dc9c883
 800a014:	3fe45f30 	.word	0x3fe45f30
 800a018:	2e000000 	.word	0x2e000000
 800a01c:	3ba3198a 	.word	0x3ba3198a
 800a020:	252049c1 	.word	0x252049c1
 800a024:	397b839a 	.word	0x397b839a
 800a028:	3fe921fb 	.word	0x3fe921fb
 800a02c:	4002d97b 	.word	0x4002d97b
 800a030:	3ff921fb 	.word	0x3ff921fb
 800a034:	413921fb 	.word	0x413921fb
 800a038:	3fe00000 	.word	0x3fe00000
 800a03c:	0801e1dc 	.word	0x0801e1dc
 800a040:	7fefffff 	.word	0x7fefffff
 800a044:	ea4f 5428 	mov.w	r4, r8, asr #20
 800a048:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800a04c:	ee10 0a10 	vmov	r0, s0
 800a050:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800a054:	ee10 6a10 	vmov	r6, s0
 800a058:	460f      	mov	r7, r1
 800a05a:	f7f6 fd6b 	bl	8000b34 <__aeabi_d2iz>
 800a05e:	f7f6 fa65 	bl	800052c <__aeabi_i2d>
 800a062:	4602      	mov	r2, r0
 800a064:	460b      	mov	r3, r1
 800a066:	4630      	mov	r0, r6
 800a068:	4639      	mov	r1, r7
 800a06a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a06e:	f7f6 f90f 	bl	8000290 <__aeabi_dsub>
 800a072:	4b22      	ldr	r3, [pc, #136]	; (800a0fc <__ieee754_rem_pio2+0x40c>)
 800a074:	2200      	movs	r2, #0
 800a076:	f7f6 fac3 	bl	8000600 <__aeabi_dmul>
 800a07a:	460f      	mov	r7, r1
 800a07c:	4606      	mov	r6, r0
 800a07e:	f7f6 fd59 	bl	8000b34 <__aeabi_d2iz>
 800a082:	f7f6 fa53 	bl	800052c <__aeabi_i2d>
 800a086:	4602      	mov	r2, r0
 800a088:	460b      	mov	r3, r1
 800a08a:	4630      	mov	r0, r6
 800a08c:	4639      	mov	r1, r7
 800a08e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a092:	f7f6 f8fd 	bl	8000290 <__aeabi_dsub>
 800a096:	4b19      	ldr	r3, [pc, #100]	; (800a0fc <__ieee754_rem_pio2+0x40c>)
 800a098:	2200      	movs	r2, #0
 800a09a:	f7f6 fab1 	bl	8000600 <__aeabi_dmul>
 800a09e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a0a2:	ad04      	add	r5, sp, #16
 800a0a4:	f04f 0803 	mov.w	r8, #3
 800a0a8:	46a9      	mov	r9, r5
 800a0aa:	2600      	movs	r6, #0
 800a0ac:	2700      	movs	r7, #0
 800a0ae:	4632      	mov	r2, r6
 800a0b0:	463b      	mov	r3, r7
 800a0b2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800a0b6:	46c3      	mov	fp, r8
 800a0b8:	3d08      	subs	r5, #8
 800a0ba:	f108 38ff 	add.w	r8, r8, #4294967295
 800a0be:	f7f6 fd07 	bl	8000ad0 <__aeabi_dcmpeq>
 800a0c2:	2800      	cmp	r0, #0
 800a0c4:	d1f3      	bne.n	800a0ae <__ieee754_rem_pio2+0x3be>
 800a0c6:	4b0e      	ldr	r3, [pc, #56]	; (800a100 <__ieee754_rem_pio2+0x410>)
 800a0c8:	9301      	str	r3, [sp, #4]
 800a0ca:	2302      	movs	r3, #2
 800a0cc:	9300      	str	r3, [sp, #0]
 800a0ce:	4622      	mov	r2, r4
 800a0d0:	465b      	mov	r3, fp
 800a0d2:	4651      	mov	r1, sl
 800a0d4:	4648      	mov	r0, r9
 800a0d6:	f000 f8e3 	bl	800a2a0 <__kernel_rem_pio2>
 800a0da:	9b02      	ldr	r3, [sp, #8]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	4683      	mov	fp, r0
 800a0e0:	f6bf ae46 	bge.w	8009d70 <__ieee754_rem_pio2+0x80>
 800a0e4:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a0e8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a0ec:	f8ca 3004 	str.w	r3, [sl, #4]
 800a0f0:	f8da 300c 	ldr.w	r3, [sl, #12]
 800a0f4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a0f8:	e73a      	b.n	8009f70 <__ieee754_rem_pio2+0x280>
 800a0fa:	bf00      	nop
 800a0fc:	41700000 	.word	0x41700000
 800a100:	0801e25c 	.word	0x0801e25c

0800a104 <__ieee754_sqrtf>:
 800a104:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a108:	4770      	bx	lr
 800a10a:	0000      	movs	r0, r0
 800a10c:	0000      	movs	r0, r0
	...

0800a110 <__kernel_cos>:
 800a110:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a114:	ec57 6b10 	vmov	r6, r7, d0
 800a118:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800a11c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800a120:	ed8d 1b00 	vstr	d1, [sp]
 800a124:	da07      	bge.n	800a136 <__kernel_cos+0x26>
 800a126:	ee10 0a10 	vmov	r0, s0
 800a12a:	4639      	mov	r1, r7
 800a12c:	f7f6 fd02 	bl	8000b34 <__aeabi_d2iz>
 800a130:	2800      	cmp	r0, #0
 800a132:	f000 8088 	beq.w	800a246 <__kernel_cos+0x136>
 800a136:	4632      	mov	r2, r6
 800a138:	463b      	mov	r3, r7
 800a13a:	4630      	mov	r0, r6
 800a13c:	4639      	mov	r1, r7
 800a13e:	f7f6 fa5f 	bl	8000600 <__aeabi_dmul>
 800a142:	4b51      	ldr	r3, [pc, #324]	; (800a288 <__kernel_cos+0x178>)
 800a144:	2200      	movs	r2, #0
 800a146:	4604      	mov	r4, r0
 800a148:	460d      	mov	r5, r1
 800a14a:	f7f6 fa59 	bl	8000600 <__aeabi_dmul>
 800a14e:	a340      	add	r3, pc, #256	; (adr r3, 800a250 <__kernel_cos+0x140>)
 800a150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a154:	4682      	mov	sl, r0
 800a156:	468b      	mov	fp, r1
 800a158:	4620      	mov	r0, r4
 800a15a:	4629      	mov	r1, r5
 800a15c:	f7f6 fa50 	bl	8000600 <__aeabi_dmul>
 800a160:	a33d      	add	r3, pc, #244	; (adr r3, 800a258 <__kernel_cos+0x148>)
 800a162:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a166:	f7f6 f895 	bl	8000294 <__adddf3>
 800a16a:	4622      	mov	r2, r4
 800a16c:	462b      	mov	r3, r5
 800a16e:	f7f6 fa47 	bl	8000600 <__aeabi_dmul>
 800a172:	a33b      	add	r3, pc, #236	; (adr r3, 800a260 <__kernel_cos+0x150>)
 800a174:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a178:	f7f6 f88a 	bl	8000290 <__aeabi_dsub>
 800a17c:	4622      	mov	r2, r4
 800a17e:	462b      	mov	r3, r5
 800a180:	f7f6 fa3e 	bl	8000600 <__aeabi_dmul>
 800a184:	a338      	add	r3, pc, #224	; (adr r3, 800a268 <__kernel_cos+0x158>)
 800a186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a18a:	f7f6 f883 	bl	8000294 <__adddf3>
 800a18e:	4622      	mov	r2, r4
 800a190:	462b      	mov	r3, r5
 800a192:	f7f6 fa35 	bl	8000600 <__aeabi_dmul>
 800a196:	a336      	add	r3, pc, #216	; (adr r3, 800a270 <__kernel_cos+0x160>)
 800a198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a19c:	f7f6 f878 	bl	8000290 <__aeabi_dsub>
 800a1a0:	4622      	mov	r2, r4
 800a1a2:	462b      	mov	r3, r5
 800a1a4:	f7f6 fa2c 	bl	8000600 <__aeabi_dmul>
 800a1a8:	a333      	add	r3, pc, #204	; (adr r3, 800a278 <__kernel_cos+0x168>)
 800a1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ae:	f7f6 f871 	bl	8000294 <__adddf3>
 800a1b2:	4622      	mov	r2, r4
 800a1b4:	462b      	mov	r3, r5
 800a1b6:	f7f6 fa23 	bl	8000600 <__aeabi_dmul>
 800a1ba:	4622      	mov	r2, r4
 800a1bc:	462b      	mov	r3, r5
 800a1be:	f7f6 fa1f 	bl	8000600 <__aeabi_dmul>
 800a1c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1c6:	4604      	mov	r4, r0
 800a1c8:	460d      	mov	r5, r1
 800a1ca:	4630      	mov	r0, r6
 800a1cc:	4639      	mov	r1, r7
 800a1ce:	f7f6 fa17 	bl	8000600 <__aeabi_dmul>
 800a1d2:	460b      	mov	r3, r1
 800a1d4:	4602      	mov	r2, r0
 800a1d6:	4629      	mov	r1, r5
 800a1d8:	4620      	mov	r0, r4
 800a1da:	f7f6 f859 	bl	8000290 <__aeabi_dsub>
 800a1de:	4b2b      	ldr	r3, [pc, #172]	; (800a28c <__kernel_cos+0x17c>)
 800a1e0:	4598      	cmp	r8, r3
 800a1e2:	4606      	mov	r6, r0
 800a1e4:	460f      	mov	r7, r1
 800a1e6:	dc10      	bgt.n	800a20a <__kernel_cos+0xfa>
 800a1e8:	4602      	mov	r2, r0
 800a1ea:	460b      	mov	r3, r1
 800a1ec:	4650      	mov	r0, sl
 800a1ee:	4659      	mov	r1, fp
 800a1f0:	f7f6 f84e 	bl	8000290 <__aeabi_dsub>
 800a1f4:	460b      	mov	r3, r1
 800a1f6:	4926      	ldr	r1, [pc, #152]	; (800a290 <__kernel_cos+0x180>)
 800a1f8:	4602      	mov	r2, r0
 800a1fa:	2000      	movs	r0, #0
 800a1fc:	f7f6 f848 	bl	8000290 <__aeabi_dsub>
 800a200:	ec41 0b10 	vmov	d0, r0, r1
 800a204:	b003      	add	sp, #12
 800a206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a20a:	4b22      	ldr	r3, [pc, #136]	; (800a294 <__kernel_cos+0x184>)
 800a20c:	4920      	ldr	r1, [pc, #128]	; (800a290 <__kernel_cos+0x180>)
 800a20e:	4598      	cmp	r8, r3
 800a210:	bfcc      	ite	gt
 800a212:	4d21      	ldrgt	r5, [pc, #132]	; (800a298 <__kernel_cos+0x188>)
 800a214:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800a218:	2400      	movs	r4, #0
 800a21a:	4622      	mov	r2, r4
 800a21c:	462b      	mov	r3, r5
 800a21e:	2000      	movs	r0, #0
 800a220:	f7f6 f836 	bl	8000290 <__aeabi_dsub>
 800a224:	4622      	mov	r2, r4
 800a226:	4680      	mov	r8, r0
 800a228:	4689      	mov	r9, r1
 800a22a:	462b      	mov	r3, r5
 800a22c:	4650      	mov	r0, sl
 800a22e:	4659      	mov	r1, fp
 800a230:	f7f6 f82e 	bl	8000290 <__aeabi_dsub>
 800a234:	4632      	mov	r2, r6
 800a236:	463b      	mov	r3, r7
 800a238:	f7f6 f82a 	bl	8000290 <__aeabi_dsub>
 800a23c:	4602      	mov	r2, r0
 800a23e:	460b      	mov	r3, r1
 800a240:	4640      	mov	r0, r8
 800a242:	4649      	mov	r1, r9
 800a244:	e7da      	b.n	800a1fc <__kernel_cos+0xec>
 800a246:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800a280 <__kernel_cos+0x170>
 800a24a:	e7db      	b.n	800a204 <__kernel_cos+0xf4>
 800a24c:	f3af 8000 	nop.w
 800a250:	be8838d4 	.word	0xbe8838d4
 800a254:	bda8fae9 	.word	0xbda8fae9
 800a258:	bdb4b1c4 	.word	0xbdb4b1c4
 800a25c:	3e21ee9e 	.word	0x3e21ee9e
 800a260:	809c52ad 	.word	0x809c52ad
 800a264:	3e927e4f 	.word	0x3e927e4f
 800a268:	19cb1590 	.word	0x19cb1590
 800a26c:	3efa01a0 	.word	0x3efa01a0
 800a270:	16c15177 	.word	0x16c15177
 800a274:	3f56c16c 	.word	0x3f56c16c
 800a278:	5555554c 	.word	0x5555554c
 800a27c:	3fa55555 	.word	0x3fa55555
 800a280:	00000000 	.word	0x00000000
 800a284:	3ff00000 	.word	0x3ff00000
 800a288:	3fe00000 	.word	0x3fe00000
 800a28c:	3fd33332 	.word	0x3fd33332
 800a290:	3ff00000 	.word	0x3ff00000
 800a294:	3fe90000 	.word	0x3fe90000
 800a298:	3fd20000 	.word	0x3fd20000
 800a29c:	00000000 	.word	0x00000000

0800a2a0 <__kernel_rem_pio2>:
 800a2a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2a4:	ed2d 8b02 	vpush	{d8}
 800a2a8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800a2ac:	f112 0f14 	cmn.w	r2, #20
 800a2b0:	9308      	str	r3, [sp, #32]
 800a2b2:	9101      	str	r1, [sp, #4]
 800a2b4:	4bc6      	ldr	r3, [pc, #792]	; (800a5d0 <__kernel_rem_pio2+0x330>)
 800a2b6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800a2b8:	9009      	str	r0, [sp, #36]	; 0x24
 800a2ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a2be:	9304      	str	r3, [sp, #16]
 800a2c0:	9b08      	ldr	r3, [sp, #32]
 800a2c2:	f103 33ff 	add.w	r3, r3, #4294967295
 800a2c6:	bfa8      	it	ge
 800a2c8:	1ed4      	subge	r4, r2, #3
 800a2ca:	9306      	str	r3, [sp, #24]
 800a2cc:	bfb2      	itee	lt
 800a2ce:	2400      	movlt	r4, #0
 800a2d0:	2318      	movge	r3, #24
 800a2d2:	fb94 f4f3 	sdivge	r4, r4, r3
 800a2d6:	f06f 0317 	mvn.w	r3, #23
 800a2da:	fb04 3303 	mla	r3, r4, r3, r3
 800a2de:	eb03 0a02 	add.w	sl, r3, r2
 800a2e2:	9b04      	ldr	r3, [sp, #16]
 800a2e4:	9a06      	ldr	r2, [sp, #24]
 800a2e6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800a5c0 <__kernel_rem_pio2+0x320>
 800a2ea:	eb03 0802 	add.w	r8, r3, r2
 800a2ee:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800a2f0:	1aa7      	subs	r7, r4, r2
 800a2f2:	ae20      	add	r6, sp, #128	; 0x80
 800a2f4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a2f8:	2500      	movs	r5, #0
 800a2fa:	4545      	cmp	r5, r8
 800a2fc:	dd18      	ble.n	800a330 <__kernel_rem_pio2+0x90>
 800a2fe:	9b08      	ldr	r3, [sp, #32]
 800a300:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800a304:	aa20      	add	r2, sp, #128	; 0x80
 800a306:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800a5c0 <__kernel_rem_pio2+0x320>
 800a30a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800a30e:	f1c3 0301 	rsb	r3, r3, #1
 800a312:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800a316:	9307      	str	r3, [sp, #28]
 800a318:	9b07      	ldr	r3, [sp, #28]
 800a31a:	9a04      	ldr	r2, [sp, #16]
 800a31c:	4443      	add	r3, r8
 800a31e:	429a      	cmp	r2, r3
 800a320:	db2f      	blt.n	800a382 <__kernel_rem_pio2+0xe2>
 800a322:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a326:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a32a:	462f      	mov	r7, r5
 800a32c:	2600      	movs	r6, #0
 800a32e:	e01b      	b.n	800a368 <__kernel_rem_pio2+0xc8>
 800a330:	42ef      	cmn	r7, r5
 800a332:	d407      	bmi.n	800a344 <__kernel_rem_pio2+0xa4>
 800a334:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a338:	f7f6 f8f8 	bl	800052c <__aeabi_i2d>
 800a33c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a340:	3501      	adds	r5, #1
 800a342:	e7da      	b.n	800a2fa <__kernel_rem_pio2+0x5a>
 800a344:	ec51 0b18 	vmov	r0, r1, d8
 800a348:	e7f8      	b.n	800a33c <__kernel_rem_pio2+0x9c>
 800a34a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a34e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a352:	f7f6 f955 	bl	8000600 <__aeabi_dmul>
 800a356:	4602      	mov	r2, r0
 800a358:	460b      	mov	r3, r1
 800a35a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a35e:	f7f5 ff99 	bl	8000294 <__adddf3>
 800a362:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a366:	3601      	adds	r6, #1
 800a368:	9b06      	ldr	r3, [sp, #24]
 800a36a:	429e      	cmp	r6, r3
 800a36c:	f1a7 0708 	sub.w	r7, r7, #8
 800a370:	ddeb      	ble.n	800a34a <__kernel_rem_pio2+0xaa>
 800a372:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a376:	3508      	adds	r5, #8
 800a378:	ecab 7b02 	vstmia	fp!, {d7}
 800a37c:	f108 0801 	add.w	r8, r8, #1
 800a380:	e7ca      	b.n	800a318 <__kernel_rem_pio2+0x78>
 800a382:	9b04      	ldr	r3, [sp, #16]
 800a384:	aa0c      	add	r2, sp, #48	; 0x30
 800a386:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a38a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a38c:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800a38e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a392:	9c04      	ldr	r4, [sp, #16]
 800a394:	930a      	str	r3, [sp, #40]	; 0x28
 800a396:	ab98      	add	r3, sp, #608	; 0x260
 800a398:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a39c:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800a3a0:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800a3a4:	f8cd b008 	str.w	fp, [sp, #8]
 800a3a8:	4625      	mov	r5, r4
 800a3aa:	2d00      	cmp	r5, #0
 800a3ac:	dc78      	bgt.n	800a4a0 <__kernel_rem_pio2+0x200>
 800a3ae:	ec47 6b10 	vmov	d0, r6, r7
 800a3b2:	4650      	mov	r0, sl
 800a3b4:	f000 fbfc 	bl	800abb0 <scalbn>
 800a3b8:	ec57 6b10 	vmov	r6, r7, d0
 800a3bc:	2200      	movs	r2, #0
 800a3be:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a3c2:	ee10 0a10 	vmov	r0, s0
 800a3c6:	4639      	mov	r1, r7
 800a3c8:	f7f6 f91a 	bl	8000600 <__aeabi_dmul>
 800a3cc:	ec41 0b10 	vmov	d0, r0, r1
 800a3d0:	f000 fb6e 	bl	800aab0 <floor>
 800a3d4:	4b7f      	ldr	r3, [pc, #508]	; (800a5d4 <__kernel_rem_pio2+0x334>)
 800a3d6:	ec51 0b10 	vmov	r0, r1, d0
 800a3da:	2200      	movs	r2, #0
 800a3dc:	f7f6 f910 	bl	8000600 <__aeabi_dmul>
 800a3e0:	4602      	mov	r2, r0
 800a3e2:	460b      	mov	r3, r1
 800a3e4:	4630      	mov	r0, r6
 800a3e6:	4639      	mov	r1, r7
 800a3e8:	f7f5 ff52 	bl	8000290 <__aeabi_dsub>
 800a3ec:	460f      	mov	r7, r1
 800a3ee:	4606      	mov	r6, r0
 800a3f0:	f7f6 fba0 	bl	8000b34 <__aeabi_d2iz>
 800a3f4:	9007      	str	r0, [sp, #28]
 800a3f6:	f7f6 f899 	bl	800052c <__aeabi_i2d>
 800a3fa:	4602      	mov	r2, r0
 800a3fc:	460b      	mov	r3, r1
 800a3fe:	4630      	mov	r0, r6
 800a400:	4639      	mov	r1, r7
 800a402:	f7f5 ff45 	bl	8000290 <__aeabi_dsub>
 800a406:	f1ba 0f00 	cmp.w	sl, #0
 800a40a:	4606      	mov	r6, r0
 800a40c:	460f      	mov	r7, r1
 800a40e:	dd70      	ble.n	800a4f2 <__kernel_rem_pio2+0x252>
 800a410:	1e62      	subs	r2, r4, #1
 800a412:	ab0c      	add	r3, sp, #48	; 0x30
 800a414:	9d07      	ldr	r5, [sp, #28]
 800a416:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a41a:	f1ca 0118 	rsb	r1, sl, #24
 800a41e:	fa40 f301 	asr.w	r3, r0, r1
 800a422:	441d      	add	r5, r3
 800a424:	408b      	lsls	r3, r1
 800a426:	1ac0      	subs	r0, r0, r3
 800a428:	ab0c      	add	r3, sp, #48	; 0x30
 800a42a:	9507      	str	r5, [sp, #28]
 800a42c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800a430:	f1ca 0317 	rsb	r3, sl, #23
 800a434:	fa40 f303 	asr.w	r3, r0, r3
 800a438:	9302      	str	r3, [sp, #8]
 800a43a:	9b02      	ldr	r3, [sp, #8]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	dd66      	ble.n	800a50e <__kernel_rem_pio2+0x26e>
 800a440:	9b07      	ldr	r3, [sp, #28]
 800a442:	2200      	movs	r2, #0
 800a444:	3301      	adds	r3, #1
 800a446:	9307      	str	r3, [sp, #28]
 800a448:	4615      	mov	r5, r2
 800a44a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a44e:	4294      	cmp	r4, r2
 800a450:	f300 8099 	bgt.w	800a586 <__kernel_rem_pio2+0x2e6>
 800a454:	f1ba 0f00 	cmp.w	sl, #0
 800a458:	dd07      	ble.n	800a46a <__kernel_rem_pio2+0x1ca>
 800a45a:	f1ba 0f01 	cmp.w	sl, #1
 800a45e:	f000 80a5 	beq.w	800a5ac <__kernel_rem_pio2+0x30c>
 800a462:	f1ba 0f02 	cmp.w	sl, #2
 800a466:	f000 80c1 	beq.w	800a5ec <__kernel_rem_pio2+0x34c>
 800a46a:	9b02      	ldr	r3, [sp, #8]
 800a46c:	2b02      	cmp	r3, #2
 800a46e:	d14e      	bne.n	800a50e <__kernel_rem_pio2+0x26e>
 800a470:	4632      	mov	r2, r6
 800a472:	463b      	mov	r3, r7
 800a474:	4958      	ldr	r1, [pc, #352]	; (800a5d8 <__kernel_rem_pio2+0x338>)
 800a476:	2000      	movs	r0, #0
 800a478:	f7f5 ff0a 	bl	8000290 <__aeabi_dsub>
 800a47c:	4606      	mov	r6, r0
 800a47e:	460f      	mov	r7, r1
 800a480:	2d00      	cmp	r5, #0
 800a482:	d044      	beq.n	800a50e <__kernel_rem_pio2+0x26e>
 800a484:	4650      	mov	r0, sl
 800a486:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800a5c8 <__kernel_rem_pio2+0x328>
 800a48a:	f000 fb91 	bl	800abb0 <scalbn>
 800a48e:	4630      	mov	r0, r6
 800a490:	4639      	mov	r1, r7
 800a492:	ec53 2b10 	vmov	r2, r3, d0
 800a496:	f7f5 fefb 	bl	8000290 <__aeabi_dsub>
 800a49a:	4606      	mov	r6, r0
 800a49c:	460f      	mov	r7, r1
 800a49e:	e036      	b.n	800a50e <__kernel_rem_pio2+0x26e>
 800a4a0:	4b4e      	ldr	r3, [pc, #312]	; (800a5dc <__kernel_rem_pio2+0x33c>)
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	4630      	mov	r0, r6
 800a4a6:	4639      	mov	r1, r7
 800a4a8:	f7f6 f8aa 	bl	8000600 <__aeabi_dmul>
 800a4ac:	f7f6 fb42 	bl	8000b34 <__aeabi_d2iz>
 800a4b0:	f7f6 f83c 	bl	800052c <__aeabi_i2d>
 800a4b4:	4b4a      	ldr	r3, [pc, #296]	; (800a5e0 <__kernel_rem_pio2+0x340>)
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	4680      	mov	r8, r0
 800a4ba:	4689      	mov	r9, r1
 800a4bc:	f7f6 f8a0 	bl	8000600 <__aeabi_dmul>
 800a4c0:	4602      	mov	r2, r0
 800a4c2:	460b      	mov	r3, r1
 800a4c4:	4630      	mov	r0, r6
 800a4c6:	4639      	mov	r1, r7
 800a4c8:	f7f5 fee2 	bl	8000290 <__aeabi_dsub>
 800a4cc:	f7f6 fb32 	bl	8000b34 <__aeabi_d2iz>
 800a4d0:	9b02      	ldr	r3, [sp, #8]
 800a4d2:	f843 0b04 	str.w	r0, [r3], #4
 800a4d6:	3d01      	subs	r5, #1
 800a4d8:	9302      	str	r3, [sp, #8]
 800a4da:	ab70      	add	r3, sp, #448	; 0x1c0
 800a4dc:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4e4:	4640      	mov	r0, r8
 800a4e6:	4649      	mov	r1, r9
 800a4e8:	f7f5 fed4 	bl	8000294 <__adddf3>
 800a4ec:	4606      	mov	r6, r0
 800a4ee:	460f      	mov	r7, r1
 800a4f0:	e75b      	b.n	800a3aa <__kernel_rem_pio2+0x10a>
 800a4f2:	d105      	bne.n	800a500 <__kernel_rem_pio2+0x260>
 800a4f4:	1e63      	subs	r3, r4, #1
 800a4f6:	aa0c      	add	r2, sp, #48	; 0x30
 800a4f8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a4fc:	15c3      	asrs	r3, r0, #23
 800a4fe:	e79b      	b.n	800a438 <__kernel_rem_pio2+0x198>
 800a500:	4b38      	ldr	r3, [pc, #224]	; (800a5e4 <__kernel_rem_pio2+0x344>)
 800a502:	2200      	movs	r2, #0
 800a504:	f7f6 fb02 	bl	8000b0c <__aeabi_dcmpge>
 800a508:	2800      	cmp	r0, #0
 800a50a:	d139      	bne.n	800a580 <__kernel_rem_pio2+0x2e0>
 800a50c:	9002      	str	r0, [sp, #8]
 800a50e:	2200      	movs	r2, #0
 800a510:	2300      	movs	r3, #0
 800a512:	4630      	mov	r0, r6
 800a514:	4639      	mov	r1, r7
 800a516:	f7f6 fadb 	bl	8000ad0 <__aeabi_dcmpeq>
 800a51a:	2800      	cmp	r0, #0
 800a51c:	f000 80b4 	beq.w	800a688 <__kernel_rem_pio2+0x3e8>
 800a520:	f104 3bff 	add.w	fp, r4, #4294967295
 800a524:	465b      	mov	r3, fp
 800a526:	2200      	movs	r2, #0
 800a528:	9904      	ldr	r1, [sp, #16]
 800a52a:	428b      	cmp	r3, r1
 800a52c:	da65      	bge.n	800a5fa <__kernel_rem_pio2+0x35a>
 800a52e:	2a00      	cmp	r2, #0
 800a530:	d07b      	beq.n	800a62a <__kernel_rem_pio2+0x38a>
 800a532:	ab0c      	add	r3, sp, #48	; 0x30
 800a534:	f1aa 0a18 	sub.w	sl, sl, #24
 800a538:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	f000 80a0 	beq.w	800a682 <__kernel_rem_pio2+0x3e2>
 800a542:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800a5c8 <__kernel_rem_pio2+0x328>
 800a546:	4650      	mov	r0, sl
 800a548:	f000 fb32 	bl	800abb0 <scalbn>
 800a54c:	4f23      	ldr	r7, [pc, #140]	; (800a5dc <__kernel_rem_pio2+0x33c>)
 800a54e:	ec55 4b10 	vmov	r4, r5, d0
 800a552:	46d8      	mov	r8, fp
 800a554:	2600      	movs	r6, #0
 800a556:	f1b8 0f00 	cmp.w	r8, #0
 800a55a:	f280 80cf 	bge.w	800a6fc <__kernel_rem_pio2+0x45c>
 800a55e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800a5c0 <__kernel_rem_pio2+0x320>
 800a562:	465f      	mov	r7, fp
 800a564:	f04f 0800 	mov.w	r8, #0
 800a568:	2f00      	cmp	r7, #0
 800a56a:	f2c0 80fd 	blt.w	800a768 <__kernel_rem_pio2+0x4c8>
 800a56e:	ab70      	add	r3, sp, #448	; 0x1c0
 800a570:	f8df a074 	ldr.w	sl, [pc, #116]	; 800a5e8 <__kernel_rem_pio2+0x348>
 800a574:	ec55 4b18 	vmov	r4, r5, d8
 800a578:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800a57c:	2600      	movs	r6, #0
 800a57e:	e0e5      	b.n	800a74c <__kernel_rem_pio2+0x4ac>
 800a580:	2302      	movs	r3, #2
 800a582:	9302      	str	r3, [sp, #8]
 800a584:	e75c      	b.n	800a440 <__kernel_rem_pio2+0x1a0>
 800a586:	f8db 3000 	ldr.w	r3, [fp]
 800a58a:	b955      	cbnz	r5, 800a5a2 <__kernel_rem_pio2+0x302>
 800a58c:	b123      	cbz	r3, 800a598 <__kernel_rem_pio2+0x2f8>
 800a58e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800a592:	f8cb 3000 	str.w	r3, [fp]
 800a596:	2301      	movs	r3, #1
 800a598:	3201      	adds	r2, #1
 800a59a:	f10b 0b04 	add.w	fp, fp, #4
 800a59e:	461d      	mov	r5, r3
 800a5a0:	e755      	b.n	800a44e <__kernel_rem_pio2+0x1ae>
 800a5a2:	1acb      	subs	r3, r1, r3
 800a5a4:	f8cb 3000 	str.w	r3, [fp]
 800a5a8:	462b      	mov	r3, r5
 800a5aa:	e7f5      	b.n	800a598 <__kernel_rem_pio2+0x2f8>
 800a5ac:	1e62      	subs	r2, r4, #1
 800a5ae:	ab0c      	add	r3, sp, #48	; 0x30
 800a5b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5b4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a5b8:	a90c      	add	r1, sp, #48	; 0x30
 800a5ba:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a5be:	e754      	b.n	800a46a <__kernel_rem_pio2+0x1ca>
	...
 800a5cc:	3ff00000 	.word	0x3ff00000
 800a5d0:	0801e3a8 	.word	0x0801e3a8
 800a5d4:	40200000 	.word	0x40200000
 800a5d8:	3ff00000 	.word	0x3ff00000
 800a5dc:	3e700000 	.word	0x3e700000
 800a5e0:	41700000 	.word	0x41700000
 800a5e4:	3fe00000 	.word	0x3fe00000
 800a5e8:	0801e368 	.word	0x0801e368
 800a5ec:	1e62      	subs	r2, r4, #1
 800a5ee:	ab0c      	add	r3, sp, #48	; 0x30
 800a5f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5f4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a5f8:	e7de      	b.n	800a5b8 <__kernel_rem_pio2+0x318>
 800a5fa:	a90c      	add	r1, sp, #48	; 0x30
 800a5fc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a600:	3b01      	subs	r3, #1
 800a602:	430a      	orrs	r2, r1
 800a604:	e790      	b.n	800a528 <__kernel_rem_pio2+0x288>
 800a606:	3301      	adds	r3, #1
 800a608:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a60c:	2900      	cmp	r1, #0
 800a60e:	d0fa      	beq.n	800a606 <__kernel_rem_pio2+0x366>
 800a610:	9a08      	ldr	r2, [sp, #32]
 800a612:	18e3      	adds	r3, r4, r3
 800a614:	18a6      	adds	r6, r4, r2
 800a616:	aa20      	add	r2, sp, #128	; 0x80
 800a618:	1c65      	adds	r5, r4, #1
 800a61a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800a61e:	9302      	str	r3, [sp, #8]
 800a620:	9b02      	ldr	r3, [sp, #8]
 800a622:	42ab      	cmp	r3, r5
 800a624:	da04      	bge.n	800a630 <__kernel_rem_pio2+0x390>
 800a626:	461c      	mov	r4, r3
 800a628:	e6b5      	b.n	800a396 <__kernel_rem_pio2+0xf6>
 800a62a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a62c:	2301      	movs	r3, #1
 800a62e:	e7eb      	b.n	800a608 <__kernel_rem_pio2+0x368>
 800a630:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a632:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a636:	f7f5 ff79 	bl	800052c <__aeabi_i2d>
 800a63a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a63e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a640:	46b3      	mov	fp, r6
 800a642:	461c      	mov	r4, r3
 800a644:	2700      	movs	r7, #0
 800a646:	f04f 0800 	mov.w	r8, #0
 800a64a:	f04f 0900 	mov.w	r9, #0
 800a64e:	9b06      	ldr	r3, [sp, #24]
 800a650:	429f      	cmp	r7, r3
 800a652:	dd06      	ble.n	800a662 <__kernel_rem_pio2+0x3c2>
 800a654:	ab70      	add	r3, sp, #448	; 0x1c0
 800a656:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a65a:	e9c3 8900 	strd	r8, r9, [r3]
 800a65e:	3501      	adds	r5, #1
 800a660:	e7de      	b.n	800a620 <__kernel_rem_pio2+0x380>
 800a662:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800a666:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800a66a:	f7f5 ffc9 	bl	8000600 <__aeabi_dmul>
 800a66e:	4602      	mov	r2, r0
 800a670:	460b      	mov	r3, r1
 800a672:	4640      	mov	r0, r8
 800a674:	4649      	mov	r1, r9
 800a676:	f7f5 fe0d 	bl	8000294 <__adddf3>
 800a67a:	3701      	adds	r7, #1
 800a67c:	4680      	mov	r8, r0
 800a67e:	4689      	mov	r9, r1
 800a680:	e7e5      	b.n	800a64e <__kernel_rem_pio2+0x3ae>
 800a682:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a686:	e754      	b.n	800a532 <__kernel_rem_pio2+0x292>
 800a688:	ec47 6b10 	vmov	d0, r6, r7
 800a68c:	f1ca 0000 	rsb	r0, sl, #0
 800a690:	f000 fa8e 	bl	800abb0 <scalbn>
 800a694:	ec57 6b10 	vmov	r6, r7, d0
 800a698:	4b9f      	ldr	r3, [pc, #636]	; (800a918 <__kernel_rem_pio2+0x678>)
 800a69a:	ee10 0a10 	vmov	r0, s0
 800a69e:	2200      	movs	r2, #0
 800a6a0:	4639      	mov	r1, r7
 800a6a2:	f7f6 fa33 	bl	8000b0c <__aeabi_dcmpge>
 800a6a6:	b300      	cbz	r0, 800a6ea <__kernel_rem_pio2+0x44a>
 800a6a8:	4b9c      	ldr	r3, [pc, #624]	; (800a91c <__kernel_rem_pio2+0x67c>)
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	4630      	mov	r0, r6
 800a6ae:	4639      	mov	r1, r7
 800a6b0:	f7f5 ffa6 	bl	8000600 <__aeabi_dmul>
 800a6b4:	f7f6 fa3e 	bl	8000b34 <__aeabi_d2iz>
 800a6b8:	4605      	mov	r5, r0
 800a6ba:	f7f5 ff37 	bl	800052c <__aeabi_i2d>
 800a6be:	4b96      	ldr	r3, [pc, #600]	; (800a918 <__kernel_rem_pio2+0x678>)
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	f7f5 ff9d 	bl	8000600 <__aeabi_dmul>
 800a6c6:	460b      	mov	r3, r1
 800a6c8:	4602      	mov	r2, r0
 800a6ca:	4639      	mov	r1, r7
 800a6cc:	4630      	mov	r0, r6
 800a6ce:	f7f5 fddf 	bl	8000290 <__aeabi_dsub>
 800a6d2:	f7f6 fa2f 	bl	8000b34 <__aeabi_d2iz>
 800a6d6:	f104 0b01 	add.w	fp, r4, #1
 800a6da:	ab0c      	add	r3, sp, #48	; 0x30
 800a6dc:	f10a 0a18 	add.w	sl, sl, #24
 800a6e0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a6e4:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800a6e8:	e72b      	b.n	800a542 <__kernel_rem_pio2+0x2a2>
 800a6ea:	4630      	mov	r0, r6
 800a6ec:	4639      	mov	r1, r7
 800a6ee:	f7f6 fa21 	bl	8000b34 <__aeabi_d2iz>
 800a6f2:	ab0c      	add	r3, sp, #48	; 0x30
 800a6f4:	46a3      	mov	fp, r4
 800a6f6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a6fa:	e722      	b.n	800a542 <__kernel_rem_pio2+0x2a2>
 800a6fc:	ab70      	add	r3, sp, #448	; 0x1c0
 800a6fe:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800a702:	ab0c      	add	r3, sp, #48	; 0x30
 800a704:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a708:	f7f5 ff10 	bl	800052c <__aeabi_i2d>
 800a70c:	4622      	mov	r2, r4
 800a70e:	462b      	mov	r3, r5
 800a710:	f7f5 ff76 	bl	8000600 <__aeabi_dmul>
 800a714:	4632      	mov	r2, r6
 800a716:	e9c9 0100 	strd	r0, r1, [r9]
 800a71a:	463b      	mov	r3, r7
 800a71c:	4620      	mov	r0, r4
 800a71e:	4629      	mov	r1, r5
 800a720:	f7f5 ff6e 	bl	8000600 <__aeabi_dmul>
 800a724:	f108 38ff 	add.w	r8, r8, #4294967295
 800a728:	4604      	mov	r4, r0
 800a72a:	460d      	mov	r5, r1
 800a72c:	e713      	b.n	800a556 <__kernel_rem_pio2+0x2b6>
 800a72e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800a732:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800a736:	f7f5 ff63 	bl	8000600 <__aeabi_dmul>
 800a73a:	4602      	mov	r2, r0
 800a73c:	460b      	mov	r3, r1
 800a73e:	4620      	mov	r0, r4
 800a740:	4629      	mov	r1, r5
 800a742:	f7f5 fda7 	bl	8000294 <__adddf3>
 800a746:	3601      	adds	r6, #1
 800a748:	4604      	mov	r4, r0
 800a74a:	460d      	mov	r5, r1
 800a74c:	9b04      	ldr	r3, [sp, #16]
 800a74e:	429e      	cmp	r6, r3
 800a750:	dc01      	bgt.n	800a756 <__kernel_rem_pio2+0x4b6>
 800a752:	45b0      	cmp	r8, r6
 800a754:	daeb      	bge.n	800a72e <__kernel_rem_pio2+0x48e>
 800a756:	ab48      	add	r3, sp, #288	; 0x120
 800a758:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a75c:	e9c3 4500 	strd	r4, r5, [r3]
 800a760:	3f01      	subs	r7, #1
 800a762:	f108 0801 	add.w	r8, r8, #1
 800a766:	e6ff      	b.n	800a568 <__kernel_rem_pio2+0x2c8>
 800a768:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800a76a:	2b02      	cmp	r3, #2
 800a76c:	dc0b      	bgt.n	800a786 <__kernel_rem_pio2+0x4e6>
 800a76e:	2b00      	cmp	r3, #0
 800a770:	dc6e      	bgt.n	800a850 <__kernel_rem_pio2+0x5b0>
 800a772:	d045      	beq.n	800a800 <__kernel_rem_pio2+0x560>
 800a774:	9b07      	ldr	r3, [sp, #28]
 800a776:	f003 0007 	and.w	r0, r3, #7
 800a77a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800a77e:	ecbd 8b02 	vpop	{d8}
 800a782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a786:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800a788:	2b03      	cmp	r3, #3
 800a78a:	d1f3      	bne.n	800a774 <__kernel_rem_pio2+0x4d4>
 800a78c:	ab48      	add	r3, sp, #288	; 0x120
 800a78e:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800a792:	46d0      	mov	r8, sl
 800a794:	46d9      	mov	r9, fp
 800a796:	f1b9 0f00 	cmp.w	r9, #0
 800a79a:	f1a8 0808 	sub.w	r8, r8, #8
 800a79e:	dc64      	bgt.n	800a86a <__kernel_rem_pio2+0x5ca>
 800a7a0:	465c      	mov	r4, fp
 800a7a2:	2c01      	cmp	r4, #1
 800a7a4:	f1aa 0a08 	sub.w	sl, sl, #8
 800a7a8:	dc7e      	bgt.n	800a8a8 <__kernel_rem_pio2+0x608>
 800a7aa:	2000      	movs	r0, #0
 800a7ac:	2100      	movs	r1, #0
 800a7ae:	f1bb 0f01 	cmp.w	fp, #1
 800a7b2:	f300 8097 	bgt.w	800a8e4 <__kernel_rem_pio2+0x644>
 800a7b6:	9b02      	ldr	r3, [sp, #8]
 800a7b8:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800a7bc:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	f040 8099 	bne.w	800a8f8 <__kernel_rem_pio2+0x658>
 800a7c6:	9b01      	ldr	r3, [sp, #4]
 800a7c8:	e9c3 5600 	strd	r5, r6, [r3]
 800a7cc:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800a7d0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a7d4:	e7ce      	b.n	800a774 <__kernel_rem_pio2+0x4d4>
 800a7d6:	ab48      	add	r3, sp, #288	; 0x120
 800a7d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e0:	f7f5 fd58 	bl	8000294 <__adddf3>
 800a7e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a7e8:	f1bb 0f00 	cmp.w	fp, #0
 800a7ec:	daf3      	bge.n	800a7d6 <__kernel_rem_pio2+0x536>
 800a7ee:	9b02      	ldr	r3, [sp, #8]
 800a7f0:	b113      	cbz	r3, 800a7f8 <__kernel_rem_pio2+0x558>
 800a7f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a7f6:	4619      	mov	r1, r3
 800a7f8:	9b01      	ldr	r3, [sp, #4]
 800a7fa:	e9c3 0100 	strd	r0, r1, [r3]
 800a7fe:	e7b9      	b.n	800a774 <__kernel_rem_pio2+0x4d4>
 800a800:	2000      	movs	r0, #0
 800a802:	2100      	movs	r1, #0
 800a804:	e7f0      	b.n	800a7e8 <__kernel_rem_pio2+0x548>
 800a806:	ab48      	add	r3, sp, #288	; 0x120
 800a808:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a80c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a810:	f7f5 fd40 	bl	8000294 <__adddf3>
 800a814:	3c01      	subs	r4, #1
 800a816:	2c00      	cmp	r4, #0
 800a818:	daf5      	bge.n	800a806 <__kernel_rem_pio2+0x566>
 800a81a:	9b02      	ldr	r3, [sp, #8]
 800a81c:	b1e3      	cbz	r3, 800a858 <__kernel_rem_pio2+0x5b8>
 800a81e:	4602      	mov	r2, r0
 800a820:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a824:	9c01      	ldr	r4, [sp, #4]
 800a826:	e9c4 2300 	strd	r2, r3, [r4]
 800a82a:	4602      	mov	r2, r0
 800a82c:	460b      	mov	r3, r1
 800a82e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800a832:	f7f5 fd2d 	bl	8000290 <__aeabi_dsub>
 800a836:	ad4a      	add	r5, sp, #296	; 0x128
 800a838:	2401      	movs	r4, #1
 800a83a:	45a3      	cmp	fp, r4
 800a83c:	da0f      	bge.n	800a85e <__kernel_rem_pio2+0x5be>
 800a83e:	9b02      	ldr	r3, [sp, #8]
 800a840:	b113      	cbz	r3, 800a848 <__kernel_rem_pio2+0x5a8>
 800a842:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a846:	4619      	mov	r1, r3
 800a848:	9b01      	ldr	r3, [sp, #4]
 800a84a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a84e:	e791      	b.n	800a774 <__kernel_rem_pio2+0x4d4>
 800a850:	465c      	mov	r4, fp
 800a852:	2000      	movs	r0, #0
 800a854:	2100      	movs	r1, #0
 800a856:	e7de      	b.n	800a816 <__kernel_rem_pio2+0x576>
 800a858:	4602      	mov	r2, r0
 800a85a:	460b      	mov	r3, r1
 800a85c:	e7e2      	b.n	800a824 <__kernel_rem_pio2+0x584>
 800a85e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800a862:	f7f5 fd17 	bl	8000294 <__adddf3>
 800a866:	3401      	adds	r4, #1
 800a868:	e7e7      	b.n	800a83a <__kernel_rem_pio2+0x59a>
 800a86a:	e9d8 4500 	ldrd	r4, r5, [r8]
 800a86e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800a872:	4620      	mov	r0, r4
 800a874:	4632      	mov	r2, r6
 800a876:	463b      	mov	r3, r7
 800a878:	4629      	mov	r1, r5
 800a87a:	f7f5 fd0b 	bl	8000294 <__adddf3>
 800a87e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a882:	4602      	mov	r2, r0
 800a884:	460b      	mov	r3, r1
 800a886:	4620      	mov	r0, r4
 800a888:	4629      	mov	r1, r5
 800a88a:	f7f5 fd01 	bl	8000290 <__aeabi_dsub>
 800a88e:	4632      	mov	r2, r6
 800a890:	463b      	mov	r3, r7
 800a892:	f7f5 fcff 	bl	8000294 <__adddf3>
 800a896:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a89a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800a89e:	ed88 7b00 	vstr	d7, [r8]
 800a8a2:	f109 39ff 	add.w	r9, r9, #4294967295
 800a8a6:	e776      	b.n	800a796 <__kernel_rem_pio2+0x4f6>
 800a8a8:	e9da 8900 	ldrd	r8, r9, [sl]
 800a8ac:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800a8b0:	4640      	mov	r0, r8
 800a8b2:	4632      	mov	r2, r6
 800a8b4:	463b      	mov	r3, r7
 800a8b6:	4649      	mov	r1, r9
 800a8b8:	f7f5 fcec 	bl	8000294 <__adddf3>
 800a8bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8c0:	4602      	mov	r2, r0
 800a8c2:	460b      	mov	r3, r1
 800a8c4:	4640      	mov	r0, r8
 800a8c6:	4649      	mov	r1, r9
 800a8c8:	f7f5 fce2 	bl	8000290 <__aeabi_dsub>
 800a8cc:	4632      	mov	r2, r6
 800a8ce:	463b      	mov	r3, r7
 800a8d0:	f7f5 fce0 	bl	8000294 <__adddf3>
 800a8d4:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a8d8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a8dc:	ed8a 7b00 	vstr	d7, [sl]
 800a8e0:	3c01      	subs	r4, #1
 800a8e2:	e75e      	b.n	800a7a2 <__kernel_rem_pio2+0x502>
 800a8e4:	ab48      	add	r3, sp, #288	; 0x120
 800a8e6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ee:	f7f5 fcd1 	bl	8000294 <__adddf3>
 800a8f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a8f6:	e75a      	b.n	800a7ae <__kernel_rem_pio2+0x50e>
 800a8f8:	9b01      	ldr	r3, [sp, #4]
 800a8fa:	9a01      	ldr	r2, [sp, #4]
 800a8fc:	601d      	str	r5, [r3, #0]
 800a8fe:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800a902:	605c      	str	r4, [r3, #4]
 800a904:	609f      	str	r7, [r3, #8]
 800a906:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800a90a:	60d3      	str	r3, [r2, #12]
 800a90c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a910:	6110      	str	r0, [r2, #16]
 800a912:	6153      	str	r3, [r2, #20]
 800a914:	e72e      	b.n	800a774 <__kernel_rem_pio2+0x4d4>
 800a916:	bf00      	nop
 800a918:	41700000 	.word	0x41700000
 800a91c:	3e700000 	.word	0x3e700000

0800a920 <__kernel_sin>:
 800a920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a924:	ed2d 8b04 	vpush	{d8-d9}
 800a928:	eeb0 8a41 	vmov.f32	s16, s2
 800a92c:	eef0 8a61 	vmov.f32	s17, s3
 800a930:	ec55 4b10 	vmov	r4, r5, d0
 800a934:	b083      	sub	sp, #12
 800a936:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a93a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800a93e:	9001      	str	r0, [sp, #4]
 800a940:	da06      	bge.n	800a950 <__kernel_sin+0x30>
 800a942:	ee10 0a10 	vmov	r0, s0
 800a946:	4629      	mov	r1, r5
 800a948:	f7f6 f8f4 	bl	8000b34 <__aeabi_d2iz>
 800a94c:	2800      	cmp	r0, #0
 800a94e:	d051      	beq.n	800a9f4 <__kernel_sin+0xd4>
 800a950:	4622      	mov	r2, r4
 800a952:	462b      	mov	r3, r5
 800a954:	4620      	mov	r0, r4
 800a956:	4629      	mov	r1, r5
 800a958:	f7f5 fe52 	bl	8000600 <__aeabi_dmul>
 800a95c:	4682      	mov	sl, r0
 800a95e:	468b      	mov	fp, r1
 800a960:	4602      	mov	r2, r0
 800a962:	460b      	mov	r3, r1
 800a964:	4620      	mov	r0, r4
 800a966:	4629      	mov	r1, r5
 800a968:	f7f5 fe4a 	bl	8000600 <__aeabi_dmul>
 800a96c:	a341      	add	r3, pc, #260	; (adr r3, 800aa74 <__kernel_sin+0x154>)
 800a96e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a972:	4680      	mov	r8, r0
 800a974:	4689      	mov	r9, r1
 800a976:	4650      	mov	r0, sl
 800a978:	4659      	mov	r1, fp
 800a97a:	f7f5 fe41 	bl	8000600 <__aeabi_dmul>
 800a97e:	a33f      	add	r3, pc, #252	; (adr r3, 800aa7c <__kernel_sin+0x15c>)
 800a980:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a984:	f7f5 fc84 	bl	8000290 <__aeabi_dsub>
 800a988:	4652      	mov	r2, sl
 800a98a:	465b      	mov	r3, fp
 800a98c:	f7f5 fe38 	bl	8000600 <__aeabi_dmul>
 800a990:	a33c      	add	r3, pc, #240	; (adr r3, 800aa84 <__kernel_sin+0x164>)
 800a992:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a996:	f7f5 fc7d 	bl	8000294 <__adddf3>
 800a99a:	4652      	mov	r2, sl
 800a99c:	465b      	mov	r3, fp
 800a99e:	f7f5 fe2f 	bl	8000600 <__aeabi_dmul>
 800a9a2:	a33a      	add	r3, pc, #232	; (adr r3, 800aa8c <__kernel_sin+0x16c>)
 800a9a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a8:	f7f5 fc72 	bl	8000290 <__aeabi_dsub>
 800a9ac:	4652      	mov	r2, sl
 800a9ae:	465b      	mov	r3, fp
 800a9b0:	f7f5 fe26 	bl	8000600 <__aeabi_dmul>
 800a9b4:	a337      	add	r3, pc, #220	; (adr r3, 800aa94 <__kernel_sin+0x174>)
 800a9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9ba:	f7f5 fc6b 	bl	8000294 <__adddf3>
 800a9be:	9b01      	ldr	r3, [sp, #4]
 800a9c0:	4606      	mov	r6, r0
 800a9c2:	460f      	mov	r7, r1
 800a9c4:	b9eb      	cbnz	r3, 800aa02 <__kernel_sin+0xe2>
 800a9c6:	4602      	mov	r2, r0
 800a9c8:	460b      	mov	r3, r1
 800a9ca:	4650      	mov	r0, sl
 800a9cc:	4659      	mov	r1, fp
 800a9ce:	f7f5 fe17 	bl	8000600 <__aeabi_dmul>
 800a9d2:	a325      	add	r3, pc, #148	; (adr r3, 800aa68 <__kernel_sin+0x148>)
 800a9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d8:	f7f5 fc5a 	bl	8000290 <__aeabi_dsub>
 800a9dc:	4642      	mov	r2, r8
 800a9de:	464b      	mov	r3, r9
 800a9e0:	f7f5 fe0e 	bl	8000600 <__aeabi_dmul>
 800a9e4:	4602      	mov	r2, r0
 800a9e6:	460b      	mov	r3, r1
 800a9e8:	4620      	mov	r0, r4
 800a9ea:	4629      	mov	r1, r5
 800a9ec:	f7f5 fc52 	bl	8000294 <__adddf3>
 800a9f0:	4604      	mov	r4, r0
 800a9f2:	460d      	mov	r5, r1
 800a9f4:	ec45 4b10 	vmov	d0, r4, r5
 800a9f8:	b003      	add	sp, #12
 800a9fa:	ecbd 8b04 	vpop	{d8-d9}
 800a9fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa02:	4b1b      	ldr	r3, [pc, #108]	; (800aa70 <__kernel_sin+0x150>)
 800aa04:	ec51 0b18 	vmov	r0, r1, d8
 800aa08:	2200      	movs	r2, #0
 800aa0a:	f7f5 fdf9 	bl	8000600 <__aeabi_dmul>
 800aa0e:	4632      	mov	r2, r6
 800aa10:	ec41 0b19 	vmov	d9, r0, r1
 800aa14:	463b      	mov	r3, r7
 800aa16:	4640      	mov	r0, r8
 800aa18:	4649      	mov	r1, r9
 800aa1a:	f7f5 fdf1 	bl	8000600 <__aeabi_dmul>
 800aa1e:	4602      	mov	r2, r0
 800aa20:	460b      	mov	r3, r1
 800aa22:	ec51 0b19 	vmov	r0, r1, d9
 800aa26:	f7f5 fc33 	bl	8000290 <__aeabi_dsub>
 800aa2a:	4652      	mov	r2, sl
 800aa2c:	465b      	mov	r3, fp
 800aa2e:	f7f5 fde7 	bl	8000600 <__aeabi_dmul>
 800aa32:	ec53 2b18 	vmov	r2, r3, d8
 800aa36:	f7f5 fc2b 	bl	8000290 <__aeabi_dsub>
 800aa3a:	a30b      	add	r3, pc, #44	; (adr r3, 800aa68 <__kernel_sin+0x148>)
 800aa3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa40:	4606      	mov	r6, r0
 800aa42:	460f      	mov	r7, r1
 800aa44:	4640      	mov	r0, r8
 800aa46:	4649      	mov	r1, r9
 800aa48:	f7f5 fdda 	bl	8000600 <__aeabi_dmul>
 800aa4c:	4602      	mov	r2, r0
 800aa4e:	460b      	mov	r3, r1
 800aa50:	4630      	mov	r0, r6
 800aa52:	4639      	mov	r1, r7
 800aa54:	f7f5 fc1e 	bl	8000294 <__adddf3>
 800aa58:	4602      	mov	r2, r0
 800aa5a:	460b      	mov	r3, r1
 800aa5c:	4620      	mov	r0, r4
 800aa5e:	4629      	mov	r1, r5
 800aa60:	f7f5 fc16 	bl	8000290 <__aeabi_dsub>
 800aa64:	e7c4      	b.n	800a9f0 <__kernel_sin+0xd0>
 800aa66:	bf00      	nop
 800aa68:	55555549 	.word	0x55555549
 800aa6c:	3fc55555 	.word	0x3fc55555
 800aa70:	3fe00000 	.word	0x3fe00000
 800aa74:	5acfd57c 	.word	0x5acfd57c
 800aa78:	3de5d93a 	.word	0x3de5d93a
 800aa7c:	8a2b9ceb 	.word	0x8a2b9ceb
 800aa80:	3e5ae5e6 	.word	0x3e5ae5e6
 800aa84:	57b1fe7d 	.word	0x57b1fe7d
 800aa88:	3ec71de3 	.word	0x3ec71de3
 800aa8c:	19c161d5 	.word	0x19c161d5
 800aa90:	3f2a01a0 	.word	0x3f2a01a0
 800aa94:	1110f8a6 	.word	0x1110f8a6
 800aa98:	3f811111 	.word	0x3f811111

0800aa9c <fabs>:
 800aa9c:	ec51 0b10 	vmov	r0, r1, d0
 800aaa0:	ee10 2a10 	vmov	r2, s0
 800aaa4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800aaa8:	ec43 2b10 	vmov	d0, r2, r3
 800aaac:	4770      	bx	lr
	...

0800aab0 <floor>:
 800aab0:	ec51 0b10 	vmov	r0, r1, d0
 800aab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aab8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800aabc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800aac0:	2e13      	cmp	r6, #19
 800aac2:	ee10 5a10 	vmov	r5, s0
 800aac6:	ee10 8a10 	vmov	r8, s0
 800aaca:	460c      	mov	r4, r1
 800aacc:	dc32      	bgt.n	800ab34 <floor+0x84>
 800aace:	2e00      	cmp	r6, #0
 800aad0:	da14      	bge.n	800aafc <floor+0x4c>
 800aad2:	a333      	add	r3, pc, #204	; (adr r3, 800aba0 <floor+0xf0>)
 800aad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad8:	f7f5 fbdc 	bl	8000294 <__adddf3>
 800aadc:	2200      	movs	r2, #0
 800aade:	2300      	movs	r3, #0
 800aae0:	f7f6 f81e 	bl	8000b20 <__aeabi_dcmpgt>
 800aae4:	b138      	cbz	r0, 800aaf6 <floor+0x46>
 800aae6:	2c00      	cmp	r4, #0
 800aae8:	da57      	bge.n	800ab9a <floor+0xea>
 800aaea:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800aaee:	431d      	orrs	r5, r3
 800aaf0:	d001      	beq.n	800aaf6 <floor+0x46>
 800aaf2:	4c2d      	ldr	r4, [pc, #180]	; (800aba8 <floor+0xf8>)
 800aaf4:	2500      	movs	r5, #0
 800aaf6:	4621      	mov	r1, r4
 800aaf8:	4628      	mov	r0, r5
 800aafa:	e025      	b.n	800ab48 <floor+0x98>
 800aafc:	4f2b      	ldr	r7, [pc, #172]	; (800abac <floor+0xfc>)
 800aafe:	4137      	asrs	r7, r6
 800ab00:	ea01 0307 	and.w	r3, r1, r7
 800ab04:	4303      	orrs	r3, r0
 800ab06:	d01f      	beq.n	800ab48 <floor+0x98>
 800ab08:	a325      	add	r3, pc, #148	; (adr r3, 800aba0 <floor+0xf0>)
 800ab0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab0e:	f7f5 fbc1 	bl	8000294 <__adddf3>
 800ab12:	2200      	movs	r2, #0
 800ab14:	2300      	movs	r3, #0
 800ab16:	f7f6 f803 	bl	8000b20 <__aeabi_dcmpgt>
 800ab1a:	2800      	cmp	r0, #0
 800ab1c:	d0eb      	beq.n	800aaf6 <floor+0x46>
 800ab1e:	2c00      	cmp	r4, #0
 800ab20:	bfbe      	ittt	lt
 800ab22:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ab26:	fa43 f606 	asrlt.w	r6, r3, r6
 800ab2a:	19a4      	addlt	r4, r4, r6
 800ab2c:	ea24 0407 	bic.w	r4, r4, r7
 800ab30:	2500      	movs	r5, #0
 800ab32:	e7e0      	b.n	800aaf6 <floor+0x46>
 800ab34:	2e33      	cmp	r6, #51	; 0x33
 800ab36:	dd0b      	ble.n	800ab50 <floor+0xa0>
 800ab38:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ab3c:	d104      	bne.n	800ab48 <floor+0x98>
 800ab3e:	ee10 2a10 	vmov	r2, s0
 800ab42:	460b      	mov	r3, r1
 800ab44:	f7f5 fba6 	bl	8000294 <__adddf3>
 800ab48:	ec41 0b10 	vmov	d0, r0, r1
 800ab4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab50:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800ab54:	f04f 33ff 	mov.w	r3, #4294967295
 800ab58:	fa23 f707 	lsr.w	r7, r3, r7
 800ab5c:	4207      	tst	r7, r0
 800ab5e:	d0f3      	beq.n	800ab48 <floor+0x98>
 800ab60:	a30f      	add	r3, pc, #60	; (adr r3, 800aba0 <floor+0xf0>)
 800ab62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab66:	f7f5 fb95 	bl	8000294 <__adddf3>
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	f7f5 ffd7 	bl	8000b20 <__aeabi_dcmpgt>
 800ab72:	2800      	cmp	r0, #0
 800ab74:	d0bf      	beq.n	800aaf6 <floor+0x46>
 800ab76:	2c00      	cmp	r4, #0
 800ab78:	da02      	bge.n	800ab80 <floor+0xd0>
 800ab7a:	2e14      	cmp	r6, #20
 800ab7c:	d103      	bne.n	800ab86 <floor+0xd6>
 800ab7e:	3401      	adds	r4, #1
 800ab80:	ea25 0507 	bic.w	r5, r5, r7
 800ab84:	e7b7      	b.n	800aaf6 <floor+0x46>
 800ab86:	2301      	movs	r3, #1
 800ab88:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ab8c:	fa03 f606 	lsl.w	r6, r3, r6
 800ab90:	4435      	add	r5, r6
 800ab92:	4545      	cmp	r5, r8
 800ab94:	bf38      	it	cc
 800ab96:	18e4      	addcc	r4, r4, r3
 800ab98:	e7f2      	b.n	800ab80 <floor+0xd0>
 800ab9a:	2500      	movs	r5, #0
 800ab9c:	462c      	mov	r4, r5
 800ab9e:	e7aa      	b.n	800aaf6 <floor+0x46>
 800aba0:	8800759c 	.word	0x8800759c
 800aba4:	7e37e43c 	.word	0x7e37e43c
 800aba8:	bff00000 	.word	0xbff00000
 800abac:	000fffff 	.word	0x000fffff

0800abb0 <scalbn>:
 800abb0:	b570      	push	{r4, r5, r6, lr}
 800abb2:	ec55 4b10 	vmov	r4, r5, d0
 800abb6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800abba:	4606      	mov	r6, r0
 800abbc:	462b      	mov	r3, r5
 800abbe:	b99a      	cbnz	r2, 800abe8 <scalbn+0x38>
 800abc0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800abc4:	4323      	orrs	r3, r4
 800abc6:	d036      	beq.n	800ac36 <scalbn+0x86>
 800abc8:	4b39      	ldr	r3, [pc, #228]	; (800acb0 <scalbn+0x100>)
 800abca:	4629      	mov	r1, r5
 800abcc:	ee10 0a10 	vmov	r0, s0
 800abd0:	2200      	movs	r2, #0
 800abd2:	f7f5 fd15 	bl	8000600 <__aeabi_dmul>
 800abd6:	4b37      	ldr	r3, [pc, #220]	; (800acb4 <scalbn+0x104>)
 800abd8:	429e      	cmp	r6, r3
 800abda:	4604      	mov	r4, r0
 800abdc:	460d      	mov	r5, r1
 800abde:	da10      	bge.n	800ac02 <scalbn+0x52>
 800abe0:	a32b      	add	r3, pc, #172	; (adr r3, 800ac90 <scalbn+0xe0>)
 800abe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abe6:	e03a      	b.n	800ac5e <scalbn+0xae>
 800abe8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800abec:	428a      	cmp	r2, r1
 800abee:	d10c      	bne.n	800ac0a <scalbn+0x5a>
 800abf0:	ee10 2a10 	vmov	r2, s0
 800abf4:	4620      	mov	r0, r4
 800abf6:	4629      	mov	r1, r5
 800abf8:	f7f5 fb4c 	bl	8000294 <__adddf3>
 800abfc:	4604      	mov	r4, r0
 800abfe:	460d      	mov	r5, r1
 800ac00:	e019      	b.n	800ac36 <scalbn+0x86>
 800ac02:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ac06:	460b      	mov	r3, r1
 800ac08:	3a36      	subs	r2, #54	; 0x36
 800ac0a:	4432      	add	r2, r6
 800ac0c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ac10:	428a      	cmp	r2, r1
 800ac12:	dd08      	ble.n	800ac26 <scalbn+0x76>
 800ac14:	2d00      	cmp	r5, #0
 800ac16:	a120      	add	r1, pc, #128	; (adr r1, 800ac98 <scalbn+0xe8>)
 800ac18:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac1c:	da1c      	bge.n	800ac58 <scalbn+0xa8>
 800ac1e:	a120      	add	r1, pc, #128	; (adr r1, 800aca0 <scalbn+0xf0>)
 800ac20:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac24:	e018      	b.n	800ac58 <scalbn+0xa8>
 800ac26:	2a00      	cmp	r2, #0
 800ac28:	dd08      	ble.n	800ac3c <scalbn+0x8c>
 800ac2a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ac2e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ac32:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ac36:	ec45 4b10 	vmov	d0, r4, r5
 800ac3a:	bd70      	pop	{r4, r5, r6, pc}
 800ac3c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ac40:	da19      	bge.n	800ac76 <scalbn+0xc6>
 800ac42:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ac46:	429e      	cmp	r6, r3
 800ac48:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800ac4c:	dd0a      	ble.n	800ac64 <scalbn+0xb4>
 800ac4e:	a112      	add	r1, pc, #72	; (adr r1, 800ac98 <scalbn+0xe8>)
 800ac50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d1e2      	bne.n	800ac1e <scalbn+0x6e>
 800ac58:	a30f      	add	r3, pc, #60	; (adr r3, 800ac98 <scalbn+0xe8>)
 800ac5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5e:	f7f5 fccf 	bl	8000600 <__aeabi_dmul>
 800ac62:	e7cb      	b.n	800abfc <scalbn+0x4c>
 800ac64:	a10a      	add	r1, pc, #40	; (adr r1, 800ac90 <scalbn+0xe0>)
 800ac66:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d0b8      	beq.n	800abe0 <scalbn+0x30>
 800ac6e:	a10e      	add	r1, pc, #56	; (adr r1, 800aca8 <scalbn+0xf8>)
 800ac70:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac74:	e7b4      	b.n	800abe0 <scalbn+0x30>
 800ac76:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ac7a:	3236      	adds	r2, #54	; 0x36
 800ac7c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ac80:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ac84:	4620      	mov	r0, r4
 800ac86:	4b0c      	ldr	r3, [pc, #48]	; (800acb8 <scalbn+0x108>)
 800ac88:	2200      	movs	r2, #0
 800ac8a:	e7e8      	b.n	800ac5e <scalbn+0xae>
 800ac8c:	f3af 8000 	nop.w
 800ac90:	c2f8f359 	.word	0xc2f8f359
 800ac94:	01a56e1f 	.word	0x01a56e1f
 800ac98:	8800759c 	.word	0x8800759c
 800ac9c:	7e37e43c 	.word	0x7e37e43c
 800aca0:	8800759c 	.word	0x8800759c
 800aca4:	fe37e43c 	.word	0xfe37e43c
 800aca8:	c2f8f359 	.word	0xc2f8f359
 800acac:	81a56e1f 	.word	0x81a56e1f
 800acb0:	43500000 	.word	0x43500000
 800acb4:	ffff3cb0 	.word	0xffff3cb0
 800acb8:	3c900000 	.word	0x3c900000

0800acbc <_init>:
 800acbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acbe:	bf00      	nop
 800acc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acc2:	bc08      	pop	{r3}
 800acc4:	469e      	mov	lr, r3
 800acc6:	4770      	bx	lr

0800acc8 <_fini>:
 800acc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acca:	bf00      	nop
 800accc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acce:	bc08      	pop	{r3}
 800acd0:	469e      	mov	lr, r3
 800acd2:	4770      	bx	lr
