# priority_arbiter
This is a verilog design for a priority arbiter with N number of requests
