module seven_seg_decoder(a,b,c,d,e,f,g,,w,x,y,z);
input w,x,y,z;
output reg a,b,c,d,e,f,g;

always @(w|x|w|z)
begin
case(w,x,y,z,)
4b'0000 {a,b,c,e,f,g=1} = 7'b0000001;
4'b0001 {a=1,b=0,c=0,d=1,e=1,f=1,g=1} = 7'b1001111;//0
4'b0010 {a=0,b=0,c=1,d=0,e=0,f=1,g=0} = 7'b0010010;//1
4'b0011 {a=1,b=0,c=0,d=1,e=1,f=1,g=1} = 7'b1001111;
4'b0100 {a=1,b=0,c=0,d=1,e=1,f=1,g=1} = 7'b0001110;
4'b0101 {a=1,b=0,c=0,d=1,e=1,f=1,g=1} = 7'b1001100;
4'b0110 {a=1,b=0,c=0,d=1,e=1,f=1,g=1} = 7'b0100100;
4'b0111 {a=1,b=0,c=0,d=1,e=1,f=1,g=1} = 7'b0100000;
4'b1000 {a=1,b=0,c=0,d=1,e=1,f=1,g=1} = 7'b0001111;
4'b1001 {a=1,b=0,c=0,d=1,e=1,f=1,g=1} = 7'b0000000;
4'b1010 {a=1,b=0,c=0,d=1,e=1,f=1,g=1} = 7'b0001100;
4'b1011 {a=1,b=0,c=0,d=1,e=1,f=1,g=1} = 7'b0001000;
4'b1100 {a=1,b=0,c=0,d=1,e=1,f=1,g=1} = 7'b1100000;
4'b1101 {a=1,b=0,c=0,d=1,e=1,f=1,g=1} = 7'b0110001;
4'b1110 {a=1,b=0,c=0,d=1,e=1,f=1,g=1} = 7'b1000010;
4'b1111 {a=1,b=0,c=0,d=1,e=1,f=1,g=1} = 7'b0111000;
endcase 
end
endmodule