$date
	Sat Oct 22 19:32:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#332011
b101 !
1"
#332014
b101 &
b101 %
1$
#332015
0"
#332018
b10000 &
b10000 %
#332022
b1000 &
b1000 %
#332026
b100 &
b100 %
#332030
b10 &
b10 %
#332034
b1 &
b1 %
1#
#332038
b0 &
0#
b0 %
0$
#1265988
b10110 !
1"
#1265990
b10110 &
b10110 %
1$
#1265991
0"
#1265994
b1011 &
b1011 %
#1265998
b100010 &
b100010 %
#1266002
b10001 &
b10001 %
#1266006
b110100 &
b110100 %
#1266010
b11010 &
b11010 %
#1266014
b1101 &
b1101 %
#1266018
b101000 &
b101000 %
#1266022
b10100 &
b10100 %
#1266026
b1010 &
b1010 %
#1266030
b101 &
b101 %
#1266034
b10000 &
b10000 %
#1266038
b1000 &
b1000 %
#1266042
b100 &
b100 %
#1266046
b10 &
b10 %
#1266050
b1 &
b1 %
1#
#1266054
b0 &
0#
b0 %
0$
#2273579
b1100 !
1"
#2273582
b1100 &
b1100 %
1$
#2273583
0"
#2273586
b110 &
b110 %
#2273590
b11 &
b11 %
#2273594
b1010 &
b1010 %
#2273598
b101 &
b101 %
#2273602
b10000 &
b10000 %
#2273606
b1000 &
b1000 %
#2273610
b100 &
b100 %
#2273614
b10 &
b10 %
#2273618
b1 &
b1 %
1#
#2273622
b0 &
0#
b0 %
0$
#4500012
