// Seed: 3533776127
module module_0 (
    input wor id_0,
    input uwire id_1,
    output supply0 id_2,
    input wire id_3
);
  wire [-1 : -1] id_5, id_6, id_7, id_8;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4,
    input wire id_5,
    output logic id_6,
    output tri1 id_7,
    input uwire id_8,
    output uwire id_9
);
  generate
    begin : LABEL_0
      assign id_9 = 1'b0, id_9 = 1;
    end
    begin : LABEL_1
      wire id_11;
      ;
      begin : LABEL_2
        parameter id_12 = 1 + -1;
        wire id_13;
      end
      logic id_14 = 1;
    end
    always if (1) id_6 <= -1;
    always id_6 <= "" ^ id_2;
  endgenerate
  struct packed {
    logic ["" : 1] id_15;
    logic id_16;
  } id_17;
  logic id_18;
  ;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_7,
      id_3
  );
  assign id_17 = -1;
endmodule
