
       Lattice Mapping Report File for Design Module 'sdram_controller'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CABGA256 -s 4 -oc Commercial
     sdram_controller_impl1.ngd -o sdram_controller_impl1_map.ncd -pr
     sdram_controller_impl1.prf -mp sdram_controller_impl1.mrp -lpf C:/lscc/diam
     ond/projects/SDRAM_controller/sdram_controller/impl1/sdram_controller_impl1
     _synplify.lpf -lpf C:/lscc/diamond/projects/SDRAM_controller/sdram_controll
     er/sdram_controller.lpf -c 0 -gui -msgset
     C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCABGA256
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.14.0.75.2
Mapped on:  03/17/25  19:35:45

Design Summary
--------------

   Number of registers:     51 out of  4941 (1%)
      PFU registers:           46 out of  4320 (1%)
      PIO registers:            5 out of   621 (1%)
   Number of SLICEs:        45 out of  2160 (2%)
      SLICEs as Logic/ROM:     45 out of  2160 (2%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         17 out of  2160 (1%)
   Number of LUT4s:         90 out of  4320 (2%)
      Number used as logic LUTs:         56
      Number used as distributed RAM:     0
      Number used as ripple logic:       34
      Number used as shift registers:     0
   Number of PIO sites used: 59 + 4(JTAG) out of 207 (30%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_c: 31 loads, 31 rising, 0 falling (Driver: PIO clk )

                                    Page 1




Design:  sdram_controller                              Date:  03/17/25  19:35:45

Design Summary (cont)
---------------------
   Number of Clock Enables:  0
   Number of LSRs:  4
     Net un23_0_a2_i_o2_RNITT8KJ: 5 loads, 5 LSLICEs
     Net soc_side_rst_n_c: 9 loads, 4 LSLICEs
     Net state_RNI0IL3F[10]: 9 loads, 9 LSLICEs
     Net N_49: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net state_ns_i_a2[1]: 33 loads
     Net soc_side_rst_n_c: 24 loads
     Net N_72: 16 loads
     Net state[11]: 10 loads
     Net state[6]: 10 loads
     Net state_RNI0IL3F[10]: 9 loads
     Net N_65: 8 loads
     Net state[2]: 7 loads
     Net state[7]: 7 loads
     Net next_state19_axb0: 6 loads




   Number of warnings:  93
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](22)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](21)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](20)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](19)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](18)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](17)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](16)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](15)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](14)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](13)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](12)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](11)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](10)...logic will be discarded.
WARNING - map: IO buffer missing for top level port

                                    Page 2




Design:  sdram_controller                              Date:  03/17/25  19:35:45

Design Errors/Warnings (cont)
-----------------------------
     soc_side_addr[22:0](9)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](8)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](7)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](6)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](5)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](4)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](3)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](2)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](1)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_addr[22:0](0)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_mask[3:0](3)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_mask[3:0](2)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_mask[3:0](1)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_mask[3:0](0)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](31)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](30)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](29)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](28)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](27)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](26)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](25)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](24)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](23)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](22)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](21)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](20)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](19)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](18)...logic will be discarded.
WARNING - map: IO buffer missing for top level port

                                    Page 3




Design:  sdram_controller                              Date:  03/17/25  19:35:45

Design Errors/Warnings (cont)
-----------------------------
     soc_side_wr_data[31:0](17)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](16)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](15)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](14)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](13)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](12)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](11)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](10)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](9)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](8)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](7)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](6)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](5)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](4)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](3)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](2)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](1)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     soc_side_wr_data[31:0](0)...logic will be discarded.
WARNING - map: IO buffer missing for top level port soc_side_wr_enable...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port soc_side_rd_enable...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](15)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](14)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](13)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](12)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](11)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](10)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](9)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](8)...logic will be discarded.
WARNING - map: IO buffer missing for top level port

                                    Page 4




Design:  sdram_controller                              Date:  03/17/25  19:35:45

Design Errors/Warnings (cont)
-----------------------------
     ram_side_data_chip0[15:0](7)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](6)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](5)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](4)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](3)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](2)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](1)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip0[15:0](0)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](15)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](14)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](13)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](12)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](11)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](10)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](9)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](8)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](7)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](6)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](5)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](4)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](3)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](2)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](1)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     ram_side_data_chip1[15:0](0)...logic will be discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| soc_side_busy       | OUTPUT    | LVCMOS25  | OUT        |

                                    Page 5




Design:  sdram_controller                              Date:  03/17/25  19:35:45

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_wr_enable  | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| ram_side_cas_n      | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| ram_side_ras_n      | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| ram_side_cs_n       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_clock_enable| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_udqm_pin_chip1| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_ldqm_pin_chip1| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_udqm_pin_chip0| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_ldqm_pin_chip0| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_bank_addr[1]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_bank_addr[0]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr[11]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr[10]   | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| ram_side_addr[9]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr[8]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr[7]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr[6]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr[5]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr[4]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr[3]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr[2]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr[1]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr[0]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_ready   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[31]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[30]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[29]| OUTPUT    | LVCMOS25  |            |

                                    Page 6




Design:  sdram_controller                              Date:  03/17/25  19:35:45

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[28]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[27]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[26]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[25]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[24]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[23]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[22]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[21]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[20]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[19]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[18]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[17]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[16]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[15]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[14]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[13]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[12]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[11]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[10]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[9] | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[8] | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[7] | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[6] | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[5] | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[4] | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[3] | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[2] | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[1] | OUTPUT    | LVCMOS25  |            |

                                    Page 7




Design:  sdram_controller                              Date:  03/17/25  19:35:45

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| soc_side_rd_data[0] | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rst_n      | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal soc_side_rst_n_c_i was merged into signal soc_side_rst_n_c
Signal next_refresh_counter_s_15_0_S1 undriven or does not drive anything -
     clipped.
Signal next_refresh_counter_s_15_0_COUT undriven or does not drive anything -
     clipped.
Signal un1_delay_counter_16_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal un1_delay_counter_16_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal N_2 undriven or does not drive anything - clipped.
Signal un1_delay_counter_16_cry_13_0_COUT undriven or does not drive anything -
     clipped.
Signal next_refresh_counter_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal next_refresh_counter_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal N_1 undriven or does not drive anything - clipped.
Block soc_side_rst_n_pad_RNI23RA5 was optimized away.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 35 MB
        



















                                    Page 8


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights
     reserved.
