

================================================================
== Vivado HLS Report for 'threshold_kernel'
================================================================
* Date:           Sat Apr 15 16:01:12 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        threshold_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+----------+-----+----------+---------+
        |                    |         |     Latency    |    Interval    | Pipeline|
        |      Instance      |  Module | min |    max   | min |    max   |   Type  |
        +--------------------+---------+-----+----------+-----+----------+---------+
        |grp_compute_fu_164  |compute  |    1|  34808387|    1|  34808387|   none  |
        |grp_store_fu_177    |store    |    1|     32895|    1|     32895|   none  |
        |grp_load_fu_187     |load     |    1|     32897|    1|     32897|   none  |
        +--------------------+---------+-----+----------+-----+----------+---------+

        * Loop: 
        +----------+-----+-----+--------------+-----------+-----------+------+----------+
        |          |  Latency  |   Iteration  |  Initiation Interval  | Trip |          |
        | Loop Name| min | max |    Latency   |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+--------------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?| 4 ~ 34808390 |          -|          -|     ?|    no    |
        +----------+-----+-----+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     215|
|FIFO             |        -|      -|       -|       -|
|Instance         |       61|      8|    9967|   15453|
|Memory           |       72|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     162|
|Register         |        -|      -|     580|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      133|      8|   10547|   15830|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        4|   ~0  |       1|       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------------+---------+-------+------+------+
    |                Instance               |               Module              | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------+-----------------------------------+---------+-------+------+------+
    |grp_compute_fu_164                     |compute                            |        1|      4|  5635|  6754|
    |grp_load_fu_187                        |load                               |        0|      0|   778|  2510|
    |grp_store_fu_177                       |store                              |        0|      0|   320|  2339|
    |threshold_kernel_control_s_axi_U       |threshold_kernel_control_s_axi     |        0|      0|   404|   680|
    |threshold_kernel_gmem1_m_axi_U         |threshold_kernel_gmem1_m_axi       |       30|      0|  1415|  1585|
    |threshold_kernel_gmem2_m_axi_U         |threshold_kernel_gmem2_m_axi       |       30|      0|  1415|  1585|
    |threshold_kernel_mul_32s_32s_32_7_U27  |threshold_kernel_mul_32s_32s_32_7  |        0|      4|     0|     0|
    +---------------------------------------+-----------------------------------+---------+-------+------+------+
    |Total                                  |                                   |       61|      8|  9967| 15453|
    +---------------------------------------+-----------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------+---------------------------+---------+---+----+-------+-----+------+-------------+
    |   Memory   |           Module          | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +------------+---------------------------+---------+---+----+-------+-----+------+-------------+
    |input_0_U   |threshold_kernel_input_0   |       32|  0|   0|  65536|    8|     1|       524288|
    |input_1_U   |threshold_kernel_input_0   |       32|  0|   0|  65536|    8|     1|       524288|
    |output_0_U  |threshold_kernel_output_0  |        4|  0|   0|  65536|    1|     1|        65536|
    |output_1_U  |threshold_kernel_output_0  |        4|  0|   0|  65536|    1|     1|        65536|
    +------------+---------------------------+---------+---+----+-------+-----+------+-------------+
    |Total       |                           |       72|  0|   0| 262144|   18|     4|      1179648|
    +------------+---------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_198_p2                      |     +    |      0|  0|  32|          32|           3|
    |grp_fu_203_p2                      |     +    |      0|  0|  32|          32|           2|
    |tile_index_1_fu_266_p2             |     +    |      0|  0|  31|           1|          31|
    |tmp_1_fu_246_p2                    |     +    |      0|  0|  32|          32|           1|
    |tmp_fu_240_p2                      |     +    |      0|  0|  32|          32|           2|
    |compute_flag_fu_288_p2             |    and   |      0|  0|   1|           1|           1|
    |load_flag_fu_272_p2                |   icmp   |      0|  0|  11|          32|          32|
    |store_flag_fu_304_p2               |   icmp   |      0|  0|  10|          30|           1|
    |tmp_2_fu_261_p2                    |   icmp   |      0|  0|  11|          32|          32|
    |tmp_3_fu_277_p2                    |   icmp   |      0|  0|  11|          31|           1|
    |tmp_4_fu_283_p2                    |   icmp   |      0|  0|  11|          32|          32|
    |ap_block_state10_subcall_not_done  |    or    |      0|  0|   1|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 215|         288|         139|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   6|         12|    1|         12|
    |gmem1_AWVALID                  |   1|          2|    1|          2|
    |gmem1_BREADY                   |   1|          2|    1|          2|
    |gmem1_WVALID                   |   1|          2|    1|          2|
    |gmem2_ARVALID                  |   1|          2|    1|          2|
    |gmem2_RREADY                   |   1|          2|    1|          2|
    |grp_compute_fu_164_input_r_q0  |   8|          3|    8|         24|
    |grp_compute_fu_164_tile_index  |  32|          3|   32|         96|
    |grp_store_fu_177_from_q0       |   1|          3|    1|          3|
    |grp_store_fu_177_from_q1       |   1|          3|    1|          3|
    |input_0_address0               |  16|          3|   16|         48|
    |input_0_ce0                    |   1|          3|    1|          3|
    |input_0_ce1                    |   1|          2|    1|          2|
    |input_0_we0                    |   1|          2|    1|          2|
    |input_0_we1                    |   1|          2|    1|          2|
    |input_1_address0               |  16|          3|   16|         48|
    |input_1_ce0                    |   1|          3|    1|          3|
    |input_1_ce1                    |   1|          2|    1|          2|
    |input_1_we0                    |   1|          2|    1|          2|
    |input_1_we1                    |   1|          2|    1|          2|
    |output_0_address0              |  16|          3|   16|         48|
    |output_0_ce0                   |   1|          3|    1|          3|
    |output_0_ce1                   |   1|          2|    1|          2|
    |output_0_we0                   |   1|          2|    1|          2|
    |output_1_address0              |  16|          3|   16|         48|
    |output_1_ce0                   |   1|          3|    1|          3|
    |output_1_ce1                   |   1|          2|    1|          2|
    |output_1_we0                   |   1|          2|    1|          2|
    |tile_index_reg_152             |  31|          2|   31|         62|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 162|         80|  157|        434|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  11|   0|   11|          0|
    |ap_reg_grp_compute_fu_164_ap_start     |   1|   0|    1|          0|
    |ap_reg_grp_load_fu_187_ap_start        |   1|   0|    1|          0|
    |ap_reg_grp_store_fu_177_ap_start       |   1|   0|    1|          0|
    |ap_rst_n_inv                           |   1|   0|    1|          0|
    |compute_flag_reg_388                   |   1|   0|    1|          0|
    |load_flag_reg_383                      |   1|   0|    1|          0|
    |reg_209                                |  32|   0|   32|          0|
    |store_flag_reg_393                     |   1|   0|    1|          0|
    |tile_index_1_reg_378                   |  31|   0|   31|          0|
    |tile_index_cast_reg_370                |  31|   0|   32|          1|
    |tile_index_reg_152                     |  31|   0|   31|          0|
    |tile_num_dim0_read_reg_335             |  32|   0|   32|          0|
    |tmp_1_reg_361                          |  32|   0|   32|          0|
    |tmp_5_reg_366                          |   1|   0|    1|          0|
    |tmp_7_reg_398                          |  32|   0|   32|          0|
    |tmp_9_reg_403                          |  32|   0|   32|          0|
    |tmp_reg_356                            |  32|   0|   32|          0|
    |total_tile_num_reg_351                 |  32|   0|   32|          0|
    |var_p0_V3_reg_341                      |  58|   0|   58|          0|
    |var_threshold_y_V1_reg_346             |  58|   0|   58|          0|
    |var_threshold_y_extent_0_read_reg_325  |  32|   0|   32|          0|
    |var_threshold_y_extent_1_read_reg_320  |  32|   0|   32|          0|
    |var_threshold_y_min_0_read_reg_315     |  32|   0|   32|          0|
    |var_threshold_y_min_1_read_reg_310     |  32|   0|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 580|   0|  581|          1|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_AWADDR   |  in |    7|    s_axi   |      control     |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |      control     |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |      control     |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_ARADDR   |  in |    7|    s_axi   |      control     |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |      control     |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |      control     |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |      control     |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |      control     |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | threshold_kernel | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | threshold_kernel | return value |
|interrupt              | out |    1| ap_ctrl_hs | threshold_kernel | return value |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_WDATA      | out |  512|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_WSTRB      | out |   64|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_RDATA      |  in |  512|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |       gmem1      |    pointer   |
|m_axi_gmem2_AWVALID    | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWREADY    |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWADDR     | out |   64|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWID       | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWLEN      | out |    8|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWSIZE     | out |    3|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWBURST    | out |    2|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWLOCK     | out |    2|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWCACHE    | out |    4|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWPROT     | out |    3|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWQOS      | out |    4|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWREGION   | out |    4|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_AWUSER     | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_WVALID     | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_WREADY     |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_WDATA      | out |  512|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_WSTRB      | out |   64|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_WLAST      | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_WID        | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_WUSER      | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARVALID    | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARREADY    |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARADDR     | out |   64|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARID       | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARLEN      | out |    8|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARSIZE     | out |    3|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARBURST    | out |    2|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARLOCK     | out |    2|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARCACHE    | out |    4|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARPROT     | out |    3|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARQOS      | out |    4|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARREGION   | out |    4|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_ARUSER     | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_RVALID     |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_RREADY     | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_RDATA      |  in |  512|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_RLAST      |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_RID        |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_RUSER      |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_RRESP      |  in |    2|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_BVALID     |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_BREADY     | out |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_BRESP      |  in |    2|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_BID        |  in |    1|    m_axi   |       gmem2      |    pointer   |
|m_axi_gmem2_BUSER      |  in |    1|    m_axi   |       gmem2      |    pointer   |
+-----------------------+-----+-----+------------+------------------+--------------+

