
*** Running vivado
    with args -log system_system_ila1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_system_ila1_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_system_ila1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 444.137 ; gain = 234.305
INFO: [Synth 8-638] synthesizing module 'system_system_ila1_0' [d:/Projects/2018/Infa-red-based-Image-processing-Zybo/src/bd/system/ip/system_system_ila1_0/synth/system_system_ila1_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_380e' [d:/Projects/2018/Infa-red-based-Image-processing-Zybo/src/bd/system/ip/system_system_ila1_0/bd_0/hdl/bd_380e.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_380e_ila_lib_0' [d:/Projects/2018/Infa-red-based-Image-processing-Zybo/src/bd/system/ip/system_system_ila1_0/bd_0/ip/ip_0/synth/bd_380e_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_380e_ila_lib_0' (46#1) [d:/Projects/2018/Infa-red-based-Image-processing-Zybo/src/bd/system/ip/system_system_ila1_0/bd_0/ip/ip_0/synth/bd_380e_ila_lib_0.v:84]
INFO: [Synth 8-256] done synthesizing module 'bd_380e' (47#1) [d:/Projects/2018/Infa-red-based-Image-processing-Zybo/src/bd/system/ip/system_system_ila1_0/bd_0/hdl/bd_380e.v:13]
INFO: [Synth 8-256] done synthesizing module 'system_system_ila1_0' (48#1) [d:/Projects/2018/Infa-red-based-Image-processing-Zybo/src/bd/system/ip/system_system_ila1_0/synth/system_system_ila1_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 748.867 ; gain = 539.035
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 748.867 ; gain = 539.035
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 854.355 ; gain = 0.547
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 854.355 ; gain = 644.523
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 854.355 ; gain = 644.523
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:28 . Memory (MB): peak = 854.355 ; gain = 644.523
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:31 . Memory (MB): peak = 854.355 ; gain = 644.523
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:38 . Memory (MB): peak = 854.355 ; gain = 644.523
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:50 . Memory (MB): peak = 854.355 ; gain = 644.523
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:50 . Memory (MB): peak = 854.355 ; gain = 644.523
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:01:51 . Memory (MB): peak = 854.355 ; gain = 644.523
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:01:52 . Memory (MB): peak = 854.355 ; gain = 644.523
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:01:52 . Memory (MB): peak = 854.355 ; gain = 644.523
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:01:52 . Memory (MB): peak = 854.355 ; gain = 644.523
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:01:52 . Memory (MB): peak = 854.355 ; gain = 644.523
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:01:52 . Memory (MB): peak = 854.355 ; gain = 644.523
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:01:52 . Memory (MB): peak = 854.355 ; gain = 644.523

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    35|
|2     |CFGLUT5  |   107|
|3     |LUT1     |    17|
|4     |LUT2     |    57|
|5     |LUT3     |    96|
|6     |LUT4     |   123|
|7     |LUT5     |   112|
|8     |LUT6     |   428|
|9     |MUXF7    |    16|
|10    |RAMB36E1 |     3|
|11    |SRL16E   |   106|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1479|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:01:52 . Memory (MB): peak = 854.355 ; gain = 644.523
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:44 . Memory (MB): peak = 854.355 ; gain = 500.980
