Output for test 106: jmp
Assembly:

.orig x3000

lea r0, label
jmp r0
halt
label add r1 r0 #0
halt
.end


; R1 = 0x3006

START SIMULATOR OUTPUT

LC-3b Simulator

Loading Control Store from file: ucode

Read 5 words from program into memory.

LC-3b-SIM> 
Simulating...

CYCLE_COUNT = 0
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3002
NEW_PS.DE_V = 0
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 1
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3002
NEW_PS.DE_V = 1
NEW_PS.DE_IR = 0xe002
loading new pc

CYCLE_COUNT = 2
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xe002
PS.DE_IR(15:11) = 28
CONTROL_STORE_ADDRESS = 56
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3004
NEW_PS.DE_V = 1
NEW_PS.DE_IR = 0xc000
loading new pc

CYCLE_COUNT = 3
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 4
output = 3006
-------------in eval_shf----------------
PS.AGEX_IR = 0xe002
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xc000
PS.DE_IR(15:11) = 24
CONTROL_STORE_ADDRESS = 48
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 4
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xc000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xc000
PS.DE_IR(15:11) = 24
CONTROL_STORE_ADDRESS = 48
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 5
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xc000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xc000
PS.DE_IR(15:11) = 24
CONTROL_STORE_ADDRESS = 48
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3006 into REGS[0]
in FETCH_stage

CYCLE_COUNT = 6
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xc000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xc000
PS.DE_IR(15:11) = 24
CONTROL_STORE_ADDRESS = 48
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3006
NEW_PS.DE_V = 0
NEW_PS.DE_IR = 0xf025

CYCLE_COUNT = 7
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3006
-------------in eval_shf----------------
PS.AGEX_IR = 0xc000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3006
performing left shift
result = 0x3006
in DE_stage
PS.DE_IR = 0xf025
PS.DE_IR(15:11) = 30
CONTROL_STORE_ADDRESS = 61
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3006
NEW_PS.DE_V = 0
NEW_PS.DE_IR = 0xf025

CYCLE_COUNT = 8
in MEM_stage
!!!!!!!!!!uncon branch is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xf025
bit5 = 1, bit4 = 0, imm4 = 0x0005
PS.AGEX_SR1 = 0x3006
performing left shift
result = 0x00c0
in DE_stage
PS.DE_IR = 0xf025
PS.DE_IR(15:11) = 30
CONTROL_STORE_ADDRESS = 61
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3006
NEW_PS.DE_V = 0
NEW_PS.DE_IR = 0xf025
v_mem_br_stall = 1, mem_pcmux = 1
loading new pc

CYCLE_COUNT = 9
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xf025
bit5 = 1, bit4 = 0, imm4 = 0x0005
PS.AGEX_SR1 = 0x3006
performing left shift
result = 0x00c0
in DE_stage
PS.DE_IR = 0xf025
PS.DE_IR(15:11) = 30
CONTROL_STORE_ADDRESS = 61
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3008
NEW_PS.DE_V = 1
NEW_PS.DE_IR = 0x1220
loading new pc

CYCLE_COUNT = 10
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xf025
bit5 = 1, bit4 = 0, imm4 = 0x0005
PS.AGEX_SR1 = 0x3006
performing left shift
result = 0x00c0
in DE_stage
PS.DE_IR = 0x1220
PS.DE_IR(15:11) = 2
CONTROL_STORE_ADDRESS = 5
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300a
NEW_PS.DE_V = 1
NEW_PS.DE_IR = 0xf025
loading new pc

CYCLE_COUNT = 11
in MEM_stage
in AGEX_stage, Valid = 1
in eval_alu
a = 0x3006, b = 0x0000
in DE_stage
PS.DE_IR = 0xf025
PS.DE_IR(15:11) = 30
CONTROL_STORE_ADDRESS = 61
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300c
NEW_PS.DE_V = 0
NEW_PS.DE_IR = 0x0000

CYCLE_COUNT = 12
in MEM_stage
in AGEX_stage, Valid = 1
-------------in eval_shf----------------
PS.AGEX_IR = 0xf025
bit5 = 1, bit4 = 0, imm4 = 0x0005
PS.AGEX_SR1 = 0x3006
performing left shift
result = 0x00c0
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300c
NEW_PS.DE_V = 0
NEW_PS.DE_IR = 0x0000

CYCLE_COUNT = 13
in MEM_stage
!!!!!!!!!!trap is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 300c
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3006
performing left shift
result = 0x3006
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3006 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3006 into REGS[1]
loaded new condition codes, N = 0, Z = 0, P = 1
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300c
NEW_PS.DE_V = 0
NEW_PS.DE_IR = 0xfeed
v_mem_br_stall = 1, mem_pcmux = 2
loading new pc

CYCLE_COUNT = 14
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 300c
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3006
performing left shift
result = 0x3006
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
Loading value 0x300a into REGS[7]
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x0002
NEW_PS.DE_V = 1
NEW_PS.DE_IR = 0x0000
loading new pc

Simulator halted

LC-3b-SIM> 

Current architectural state :
-------------------------------------
Cycle Count : 15
PC          : 0x0002
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0x3006
1: 0x3006
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x300a

LC-3b-SIM> 
Bye.
