library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity clockdivider is
    Port (
        clk : in  STD_LOGIC;
        reset  : in  STD_LOGIC;
        clock_out: out STD_LOGIC
    );
end clockdivider;

architecture Behavioral of clockdivider is
    signal temporal: STD_LOGIC;
    signal counter : integer range 0 to 124999 := 0;
begin
    frequency_divider: process (reset, clk) begin
        if (reset = '1') then
            temporal <= '0';
            counter <= 0;
        elsif rising_edge(clk) then
            if (counter = 124999) then
                temporal <= NOT(temporal);
                counter <= 0;
            else
                counter <= counter + 1;
            end if;
        end if;
