{"componentChunkName":"component---src-templates-top-index-jsx","path":"/","result":{"data":{"site":{"siteMetadata":{"keywords":["sharm294","Varun","Varun Sharma","UofT","University of Toronto","Software Developer","FPGA","Toronto"],"description":"My personal website"}},"allMarkdownRemark":{"nodes":[{"frontmatter":{"brand":null,"anchor":null,"copyright":"Copyright Â© Varun Sharma 2021","header":null,"imageFileName":null,"jumpToAnchor":null,"jumpToAnchorText":null,"menuText":null,"portfolios":null,"skills":null,"social":{"facebook":null,"github":"sharm294","linkedin":"varunsharma7","medium":null,"twitter":null},"subheader":null,"title":"","timeline":null},"fields":{"fileName":"Footer.en","directoryName":"content"}},{"frontmatter":{"brand":"Varun Sharma","anchor":null,"copyright":null,"header":null,"imageFileName":null,"jumpToAnchor":null,"jumpToAnchorText":null,"menuText":"","portfolios":null,"skills":null,"social":null,"subheader":null,"title":"","timeline":null},"fields":{"fileName":"NavBar.en","directoryName":"content"}},{"frontmatter":{"brand":null,"anchor":null,"copyright":null,"header":"Hello, I'm Varun","imageFileName":"header.jpg","jumpToAnchor":"About","jumpToAnchorText":"Nice to meet you!","menuText":null,"portfolios":null,"skills":null,"social":null,"subheader":"I'm a hardware / software engineer","title":"","timeline":null},"fields":{"fileName":"Top.en","directoryName":"content"}},{"frontmatter":{"brand":null,"anchor":"About","copyright":null,"header":"About","imageFileName":null,"jumpToAnchor":null,"jumpToAnchorText":null,"menuText":null,"portfolios":null,"skills":null,"social":null,"subheader":"I'm a computer engineer from Toronto, Canada. I like knowing how things work and that's reflected in my interests from low-level hardware to high-level software and everything in between. I'm particularly interested in good software design principles, continuous integration, hardware-software codesign and making cool things that span different domains.","title":"","timeline":null},"fields":{"fileName":"1-About.en","directoryName":"sections"}},{"frontmatter":{"brand":null,"anchor":"Skills","copyright":null,"header":"Skills","imageFileName":null,"jumpToAnchor":null,"jumpToAnchorText":null,"menuText":null,"portfolios":null,"skills":[{"content":["Verilog / SystemVerilog","High-level synthesis (HLS)","Vivado / Quartus"],"header":"FPGAs","iconName":"FpgaIcon","imageFileName":null},{"content":["Python","C / C++","Bash / shell"],"header":"Backend","iconName":"BackendIcon","imageFileName":null},{"content":["Javascript","HTML / CSS","React"],"header":"Frontend","iconName":"FrontendIcon","imageFileName":null},{"content":["Docker / containers","Jenkins"],"header":"DevOps","iconName":"DevOpsIcon","imageFileName":null},{"content":["Computer architecture","Embedded systems"],"header":"Hardware","iconName":"CpuIcon","imageFileName":null},{"content":["Networking","Compilers"],"header":"Software","iconName":"LaptopIcon","imageFileName":null}],"social":null,"subheader":"","title":"","timeline":null},"fields":{"fileName":"2-Skills.en","directoryName":"sections"}},{"frontmatter":{"brand":null,"anchor":"Projects","copyright":null,"header":"Projects","imageFileName":null,"jumpToAnchor":null,"jumpToAnchorText":null,"menuText":null,"portfolios":[{"content":"Shoal is the result of the work I did during my Masters. It's a communication API for processors and FPGAs to allow communication between them. It is intended to be used under the PGAS (partitioned global address space) memory model. Shoal leverages the Galapagos framework (also from UofT) to create networked clusters of compute.","extraInfo":["Language(s): C++ (including HLS), Python, SystemVerilog, Tcl"],"header":"Shoal","subheader":"Shared memory in FPGA and CPU clusters","link":"https://github.com/UofT-HPRC/shoal","imageFileName":"projects/shoal.png"},{"content":"Sonar is a Python library for writing System-Verilog (SV) testbenches in a convenient syntax. You describe your device-under-test, define what stimuli you want to send to it, and Sonar generates a pure SV (no DPI/VPI) testbench that you can use in your favorite simulator.","extraInfo":["Language(s): Python, SystemVerilog"],"header":"Sonar","subheader":"Testbenching Verilog with Python","link":"https://github.com/sharm294/sonar","imageFileName":"projects/sonar.png"},{"content":"Neptune is a Python web server to serve machine learning models for inference on FPGAs. Released as part of Xilinx's MLsuite and Vitis-AI, Neptune allows custom graph construction and running multiple simultaneous services leveraging multiple Xilinx FPGAs.","extraInfo":["Language(s): Python"],"header":"Neptune","subheader":"Python server for inference on Xilinx FPGAs","link":"https://github.com/Xilinx/Vitis-AI/tree/master/demo/neptune","imageFileName":"projects/Vitis-AI.png"},{"content":"FPGA-Startup is a collection of scripts to make using FPGAs with LXD containers easier. For a grad course, students were given access to an FPGA for project development. As the resident sysadmin, I used these scripts to program FPGAs, map their PCIe and USB interfaces to a container and provide a kernel module for students to rescan the PCIe bus.","extraInfo":["Language(s): Shell"],"header":"FPGA-Startup","subheader":"Orchestrate FPGAs with containers","link":"https://github.com/sharm294/FPGA-Startup","imageFileName":"projects/FPGA-Startup.png"},{"content":"This website serves not only as a personal portfolio but also as a place for me to practice JavaScript/React. Over time, I'll add more content to this site.","extraInfo":["Language(s): Javascript, React"],"header":"Website","subheader":"You're looking at it!","link":"https://github.com/sharm294/sharm294.github.io","imageFileName":"projects/website.png"}],"skills":null,"social":null,"subheader":"","title":"","timeline":null},"fields":{"fileName":"3-Projects.en","directoryName":"sections"}},{"frontmatter":{"brand":null,"anchor":"Experience","copyright":null,"header":"Experience","imageFileName":null,"jumpToAnchor":null,"jumpToAnchorText":null,"menuText":null,"portfolios":null,"skills":null,"social":null,"subheader":"","title":"","timeline":[{"content":"Shh... It's a secret for now.","header":"Jan 2021 - Present","imageContent":null,"imageFileName":"experience/xilinx.jpg","subheader":"Senior Software Engineer","link":"https://www.xilinx.com/"},{"content":"I was primarily working on Neptune: a Python web server for serving custom machine learning graphs on Xilinx FPGAs. Check it out in the projects above!","header":"July - Dec 2019","imageContent":null,"imageFileName":"experience/xilinx.jpg","subheader":"AI Engineer (internship)","link":"https://www.xilinx.com/"},{"content":"I designed the RTL for an internal project to measure GPU power during tests. The collected data would be streamed back over USB for further analysis in software.","header":"May 2015 - Aug 2016","imageContent":null,"imageFileName":"experience/amd.png","subheader":"Digital Logic Hardware Designer (internship)","link":"https://www.amd.com/"},{"content":null,"header":null,"imageContent":"","imageFileName":null,"subheader":null,"link":null}]},"fields":{"fileName":"4-Experience.en","directoryName":"sections"}}]}},"pageContext":{"langKey":"en","defaultLang":"en","langTextMap":{"en":"English"}}},"staticQueryHashes":["3346283539","63159454"]}