@inproceedings{conf/ims/MoritzFA00,
  title = {FlexCache: A Framework for Flexible Compiler Generated Data Caching},
  pages = {135-146},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_9},
  author = {Csaba Andras Moritz and Matthew Frank and Saman P. Amarasinghe}
}
@inproceedings{conf/ims/MurphyKR00,
  title = {The Characterization of Data Intensive Memory Workloads on Distributed PIM Systems},
  pages = {85-103},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_6},
  author = {Richard C. Murphy and Peter M. Kogge and Arun Rodrigues}
}
@inproceedings{conf/ims/HallS00,
  title = {Memory Management in a PIM-Based Architecture},
  pages = {104-121},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_7},
  author = {Mary W. Hall and Craig S. Steele}
}
@inproceedings{conf/ims/InoueKM00,
  title = {Performance/Energy Efficiency of Variable Line-Size Caches for Intelligent Memory Systems},
  pages = {169-178},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_13},
  author = {Koji Inoue and Koji Kai and Kazuaki Murakami}
}
@inproceedings{conf/ims/Coss00,
  title = {The DIVA Emulator: Accelerating Architecture Studies for PIM-Based Systems},
  pages = {179-182},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_14},
  author = {Jeff La Coss}
}
@inproceedings{conf/ims/NicolaescuJVNG00,
  title = {Compiler-Directed Cache Line Size Adaptivity},
  pages = {183-187},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_15},
  author = {Dan Nicolaescu and Xiaomei Ji and Alexander V. Veidenbaum and Alexandru Nicolau and Rajesh K. Gupta}
}
@inproceedings{conf/ims/HuangRYT00,
  title = {Energy/Performance Design of Memory Hierarchies for Processor-in-Memory Chips},
  pages = {152-159},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_11},
  author = {Michael C. Huang and Jose Renau and Seung-Moon Yoo and Josep Torrellas}
}
@inproceedings{conf/ims/X00,
  title = {Workshop Notes},
  pages = {188-192},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  url = {http://link.springer.de/link/service/series/0558/papers/2107/21070188.htm},
  author = {}
}
@inproceedings{conf/ims/SolihinLT00,
  title = {Adaptively Mapping Code in an Intelligent Memory Architecture},
  pages = {71-84},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_5},
  author = {Yan Solihin and Jaejin Lee and Josep Torrellas}
}
@inproceedings{conf/ims/CookseyCG00,
  title = {Content-Based Prefetching: Initial Results},
  pages = {33-55},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_3},
  author = {Robert Cooksey and Dennis Colarelli and Dirk Grunwald}
}
@inproceedings{conf/ims/GrunDN00,
  title = {Aggressive Memory-Aware Compilation},
  pages = {147-151},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_10},
  author = {Peter Grun and Nikil D. Dutt and Alexandru Nicolau}
}
@proceedings{conf/ims/2000,
  editor = {Frederic T. Chong},
  editor = {Christoforos E. Kozyrakis},
  editor = {Mark Oskin},
  title = {Intelligent Memory Systems, Second International Workshop, IMS 2000, Cambridge, MA, USA, November 12, 2000, Revised Papers},
  booktitle = {Intelligent Memory Systems},
  series = {Lecture Notes in Computer Science},
  volume = {2107},
  publisher = {Springer},
  year = {2001},
  isbn = {3-540-42328-1},
  author = {}
}
@inproceedings{conf/ims/NakamuraKB00,
  title = {Software Controlled Reconfigurable On-Chip Memory for High Performance Computing},
  pages = {15-32},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_2},
  author = {Hiroshi Nakamura and Masaaki Kondo and Taisuke Boku}
}
@inproceedings{conf/ims/JuddYKMP00,
  title = {Exploiting On-Chip Memory Bandwidth in the VIRAM Compiler},
  pages = {122-134},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_8},
  author = {David Judd and Katherine A. Yelick and Christoforos E. Kozyrakis and David B. Martin and David A. Patterson}
}
@inproceedings{conf/ims/OgawaH00,
  title = {A 64Mbit Mesochronous Hybrid Wave Pipelined Multibank DRAM Macro},
  pages = {1-14},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_1},
  author = {Junji Ogawa and Mark Horowitz}
}
@inproceedings{conf/ims/HuangC00,
  title = {SAGE: A New Analysis and Optimization System for FlexRAM Architecture},
  pages = {160-168},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_12},
  author = {Tsung-Chuan Huang and Slo-Li Chu}
}
@inproceedings{conf/ims/ZhangPCC00,
  title = {Memory System Support for Dynamic Cache Line Assembly},
  pages = {56-70},
  year = {2000},
  crossref = {conf/ims/2000},
  booktitle = {Intelligent Memory Systems},
  doi = {10.1007/3-540-44570-6_4},
  author = {Lixin Zhang 0002 and Venkata K. Pingali and Bharat Chandramouli and John B. Carter}
}
