// Seed: 527882978
module module_0 ();
  always id_1 <= 1 - id_1 - id_1;
  assign id_1 = 1;
  id_2 :
  assert property (@(posedge id_2 or posedge id_1 or posedge id_1) id_1 & id_1) id_2 = 1'b0;
  assign id_1 = "" + id_1 - 1;
  always id_1 <= 1;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input wor id_2,
    output tri id_3,
    input wor id_4,
    input supply1 id_5,
    input uwire id_6
);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
