
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008096                       # Number of seconds simulated
sim_ticks                                  8095506000                       # Number of ticks simulated
final_tick                               4808269263500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              126957755                       # Simulator instruction rate (inst/s)
host_op_rate                                274269702                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2069876927                       # Simulator tick rate (ticks/s)
host_mem_usage                                2419020                       # Number of bytes of host memory used
host_seconds                                     3.91                       # Real time elapsed on the host
sim_insts                                   496543262                       # Number of instructions simulated
sim_ops                                    1072695700                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher      1064896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.inst         6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.data        14208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.inst        19648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.data        29248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.inst        39552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.data        22080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.inst         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.data         9984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.inst        18752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.data        14912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.inst        23424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.data        48384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.data         5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.inst         7616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.data        12032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1339712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_10.inst         6784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_11.inst        19648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_12.inst        39552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_13.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_14.inst        18752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_15.inst        23424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_16.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_17.inst         7616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        118336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2648768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2648768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher        16639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.inst          106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.data          222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.inst          307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.data          457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.inst          618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.data          345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.data          156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.inst          293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.data          233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.inst          366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.data          756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.data           85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.inst          119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.data          188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         41387                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41387                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     131541623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst         7906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data         7906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.inst       837996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.data      1755048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.inst      2427026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.data      3612869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.inst      4885674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.data      2727439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.dtb.walker         7906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.inst       229263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.data      1233277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.inst      2316347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.data      1842010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.itb.walker         7906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.inst      2893457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.data      5976649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.inst        79056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.data       671978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.inst       940769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.data      1486257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             165488359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst         7906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_10.inst       837996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_11.inst      2427026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_12.inst      4885674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_13.inst       229263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_14.inst      2316347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_15.inst      2893457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_16.inst        79056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_17.inst       940769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14617493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       327189925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            327189925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       327189925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    131541623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst         7906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data         7906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.inst       837996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.data      1755048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.inst      2427026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.data      3612869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.inst      4885674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.data      2727439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.dtb.walker         7906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.inst       229263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.data      1233277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.inst      2316347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.data      1842010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.itb.walker         7906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.inst      2893457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.data      5976649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.inst        79056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.data       671978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.inst       940769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.data      1486257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            492678283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       20931                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41385                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20931                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41385                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1339264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2647616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1339584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2648640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2652                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        37                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    8071117500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20931                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41385                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     83                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    456.658953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   257.435262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.757136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2736     31.34%     31.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1499     17.17%     48.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          712      8.16%     56.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          398      4.56%     61.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          272      3.12%     64.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          200      2.29%     66.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          151      1.73%     68.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          162      1.86%     70.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2599     29.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8729                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.660180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.357133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             641     47.98%     47.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             24      1.80%     49.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           326     24.40%     74.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           177     13.25%     87.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            67      5.01%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            31      2.32%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            20      1.50%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      0.60%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            12      0.90%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             8      0.60%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.30%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.30%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.15%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.15%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.22%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.07%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.07%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1336                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      30.964820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     25.342644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     24.228212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19           733     54.87%     54.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            32      2.40%     57.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            26      1.95%     59.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            39      2.92%     62.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           210     15.72%     77.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            24      1.80%     79.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            19      1.42%     81.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            13      0.97%     82.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             8      0.60%     82.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.37%     83.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             4      0.30%     83.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            10      0.75%     84.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67           153     11.45%     95.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             6      0.45%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            10      0.75%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.22%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.07%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.15%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.15%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            3      0.22%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            8      0.60%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            3      0.22%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            3      0.22%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            9      0.67%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            5      0.37%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.07%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            2      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            2      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1336                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    932742896                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1325105396                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  104630000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     44573.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63323.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       165.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       327.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    165.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    327.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18121                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35435                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.62                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     129519.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 28738500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 15259695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                69786360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               96053220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         382920720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            467808120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             25133760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       696052080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       504571200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1061292540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3347716395                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            413.527752                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           6971601530                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     46868250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     162760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4131904000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1313996970                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     889657220                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1526491560                       # Time in different power states
system.mem_ctrls_1.actEnergy                 33657960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 17866860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                79625280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              119892960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         401359920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            527878710                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             23673600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       786929460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       527816640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        958942440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3477682590                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            429.581868                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           6851838071                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     34491500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     170422000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3751601000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1374569446                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1014884179                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1725709875                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.pwrStateResidencyTicks::OFF  4808269261500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             4294                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          899.408148                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             117300                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4294                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.317187                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   122.084059                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus_10.data   777.324088                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.119223                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus_10.data     0.759106                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.878328                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          774                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          759                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           271529                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          271529                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         5734                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::switch_cpus_10.data        65322                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          71056                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         3160                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus_10.data        53791                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         56951                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data            6                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus_10.data          126                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          132                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data         8894                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::switch_cpus_10.data       119113                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          128007                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data         8900                       # number of overall hits
system.cpu0.dcache.overall_hits::switch_cpus_10.data       119239                       # number of overall hits
system.cpu0.dcache.overall_hits::total         128139                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           94                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus_10.data         2368                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2462                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           59                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus_10.data         2322                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2381                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus_10.data          410                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          410                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          153                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus_10.data         4690                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4843                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          153                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus_10.data         5100                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5253                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus_10.data     33403500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     33403500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus_10.data     38190500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     38190500                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus_10.data     71594000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     71594000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus_10.data     71594000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     71594000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         5828                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus_10.data        67690                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        73518                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         3219                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus_10.data        56113                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        59332                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus_10.data          536                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          542                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data         9047                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus_10.data       123803                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       132850                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data         9053                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus_10.data       124339                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       133392                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016129                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus_10.data     0.034983                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033488                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.018329                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus_10.data     0.041381                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.040130                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus_10.data     0.764925                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.756458                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016912                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus_10.data     0.037883                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.036455                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016900                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus_10.data     0.041017                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.039380                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus_10.data 14106.207770                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13567.627945                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus_10.data 16447.243755                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 16039.689206                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus_10.data 15265.245203                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14782.985753                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus_10.data 14038.039216                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13629.164287                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         3001                       # number of writebacks
system.cpu0.dcache.writebacks::total             3001                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus_10.data            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus_10.data            4                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus_10.data            4                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus_10.data         2368                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2368                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus_10.data         2318                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2318                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus_10.data          410                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          410                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus_10.data         4686                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4686                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus_10.data         5096                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5096                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus_10.data           27                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           27                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus_10.data           46                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total           46                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus_10.data           73                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total           73                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus_10.data     31035500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     31035500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus_10.data     35285000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     35285000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_10.data      4008500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4008500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus_10.data     66320500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     66320500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus_10.data     70329000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     70329000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      4680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      4680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus_10.data      4680500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      4680500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus_10.data     0.034983                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.032210                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus_10.data     0.041310                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039068                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_10.data     0.764925                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.756458                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus_10.data     0.037850                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035273                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus_10.data     0.040985                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038203                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.data 13106.207770                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13106.207770                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_10.data 15222.174288                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15222.174288                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_10.data  9776.829268                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  9776.829268                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus_10.data 14152.902262                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14152.902262                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus_10.data 13800.824176                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13800.824176                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 173351.851852                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 173351.851852                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data 64116.438356                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 64116.438356                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements          348                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.330524                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          242                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs          348                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     0.695402                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker     1.005054                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus_10.dtb.walker    14.325470                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.062816                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus_10.dtb.walker     0.895342                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.958158                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         1625                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         1625                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker            3                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus_10.dtb.walker          238                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          241                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker            3                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus_10.dtb.walker          238                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          241                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker            3                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus_10.dtb.walker          238                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          241                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus_10.dtb.walker          380                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total          381                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus_10.dtb.walker          380                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total          381                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker            1                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus_10.dtb.walker          380                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total          381                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_10.dtb.walker      4319500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total      4319500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus_10.dtb.walker      4319500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total      4319500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus_10.dtb.walker      4319500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total      4319500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus_10.dtb.walker          618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          622                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker            4                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus_10.dtb.walker          618                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          622                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker            4                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus_10.dtb.walker          618                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          622                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_10.dtb.walker     0.614887                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.612540                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus_10.dtb.walker     0.614887                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.612540                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus_10.dtb.walker     0.614887                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.612540                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.dtb.walker 11367.105263                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 11337.270341                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_10.dtb.walker 11367.105263                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 11337.270341                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_10.dtb.walker 11367.105263                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 11337.270341                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks           34                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total           34                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.dtb.walker          380                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total          380                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus_10.dtb.walker          380                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total          380                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus_10.dtb.walker          380                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total          380                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.dtb.walker      3939500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total      3939500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.dtb.walker      3939500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total      3939500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.dtb.walker      3939500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total      3939500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.dtb.walker     0.614887                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.610932                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.dtb.walker     0.614887                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.610932                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.dtb.walker     0.614887                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.610932                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10367.105263                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10367.105263                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10367.105263                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10367.105263                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10367.105263                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10367.105263                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             5137                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             398405                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5137                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            77.555967                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst    14.381052                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus_10.inst   497.618948                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.028088                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus_10.inst     0.971912                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          502                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           729379                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          729379                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        28304                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus_10.inst       328680                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         356984                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        28304                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus_10.inst       328680                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          356984                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        28304                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus_10.inst       328680                       # number of overall hits
system.cpu0.icache.overall_hits::total         356984                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          200                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus_10.inst         4937                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         5137                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          200                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus_10.inst         4937                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          5137                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          200                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus_10.inst         4937                       # number of overall misses
system.cpu0.icache.overall_misses::total         5137                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus_10.inst     76426500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     76426500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus_10.inst     76426500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     76426500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus_10.inst     76426500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     76426500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        28504                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus_10.inst       333617                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       362121                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        28504                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus_10.inst       333617                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       362121                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        28504                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus_10.inst       333617                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       362121                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007017                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus_10.inst     0.014798                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014186                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007017                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus_10.inst     0.014798                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014186                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007017                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus_10.inst     0.014798                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014186                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus_10.inst 15480.352441                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14877.652326                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus_10.inst 15480.352441                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14877.652326                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus_10.inst 15480.352441                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14877.652326                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         5137                       # number of writebacks
system.cpu0.icache.writebacks::total             5137                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus_10.inst         4937                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         4937                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus_10.inst         4937                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         4937                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus_10.inst         4937                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         4937                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus_10.inst     71489500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     71489500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus_10.inst     71489500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     71489500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus_10.inst     71489500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     71489500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus_10.inst     0.014798                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013634                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus_10.inst     0.014798                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013634                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus_10.inst     0.014798                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013634                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.inst 14480.352441                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14480.352441                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus_10.inst 14480.352441                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14480.352441                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus_10.inst 14480.352441                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14480.352441                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          248                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.523739                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs           24                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          248                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.096774                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker     1.137973                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus_10.itb.walker     9.385766                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.071123                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus_10.itb.walker     0.586610                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.657734                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses          935                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses          935                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker           18                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus_10.itb.walker           34                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total           52                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker           18                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus_10.itb.walker           34                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total           52                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker           18                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus_10.itb.walker           34                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total           52                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker           34                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus_10.itb.walker          243                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          277                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker           34                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus_10.itb.walker          243                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          277                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker           34                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus_10.itb.walker          243                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          277                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus_10.itb.walker      3027500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total      3027500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus_10.itb.walker      3027500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total      3027500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus_10.itb.walker      3027500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total      3027500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker           52                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus_10.itb.walker          277                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total          329                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker           52                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus_10.itb.walker          277                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total          329                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker           52                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus_10.itb.walker          277                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total          329                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus_10.itb.walker     0.877256                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.841945                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus_10.itb.walker     0.877256                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.841945                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus_10.itb.walker     0.877256                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.841945                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.itb.walker 12458.847737                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 10929.602888                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus_10.itb.walker 12458.847737                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 10929.602888                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus_10.itb.walker 12458.847737                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 10929.602888                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks           25                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total           25                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.itb.walker          243                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus_10.itb.walker          243                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus_10.itb.walker          243                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          243                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.itb.walker      2784500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total      2784500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.itb.walker      2784500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total      2784500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.itb.walker      2784500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total      2784500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.itb.walker     0.877256                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.738602                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.itb.walker     0.877256                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.738602                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.itb.walker     0.877256                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.738602                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.itb.walker 11458.847737                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11458.847737                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.itb.walker 11458.847737                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 11458.847737                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.itb.walker 11458.847737                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 11458.847737                       # average overall mshr miss latency
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.pwrStateResidencyTicks::OFF  4808269261500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             4287                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          815.438429                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              88273                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4287                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            20.590856                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   301.485586                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus_11.data   513.952844                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.294420                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus_11.data     0.501907                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.796327                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          747                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          681                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.729492                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           281590                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          281590                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus_11.data        75543                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          75543                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus_11.data        56620                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         56620                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus_11.data          139                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          139                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::switch_cpus_11.data       132163                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          132163                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus_11.data       132302                       # number of overall hits
system.cpu1.dcache.overall_hits::total         132302                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus_11.data         3105                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3105                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus_11.data         2619                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2619                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus_11.data          163                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          163                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::switch_cpus_11.data         5724                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5724                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus_11.data         5887                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5887                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus_11.data     47140000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     47140000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus_11.data     59469500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     59469500                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus_11.data    106609500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    106609500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus_11.data    106609500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    106609500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus_11.data        78648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        78648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus_11.data        59239                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        59239                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus_11.data          302                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          302                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus_11.data       137887                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       137887                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus_11.data       138189                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       138189                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus_11.data     0.039480                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039480                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus_11.data     0.044211                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044211                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus_11.data     0.539735                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.539735                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus_11.data     0.041512                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.041512                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus_11.data     0.042601                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.042601                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus_11.data 15181.964573                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15181.964573                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus_11.data 22706.949217                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22706.949217                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus_11.data        18625                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total        18625                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus_11.data 18109.308646                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18109.308646                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         2871                       # number of writebacks
system.cpu1.dcache.writebacks::total             2871                       # number of writebacks
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus_11.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus_11.data           12                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus_11.data           12                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus_11.data         3105                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3105                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus_11.data         2607                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2607                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus_11.data          163                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          163                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus_11.data         5712                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5712                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus_11.data         5875                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5875                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus_11.data           49                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           49                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus_11.data          111                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          111                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus_11.data          160                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          160                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus_11.data     44035000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     44035000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus_11.data     55760000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     55760000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_11.data      3843500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3843500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus_11.data     99795000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     99795000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus_11.data    103638500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    103638500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      8258500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      8258500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus_11.data      8258500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      8258500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus_11.data     0.039480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus_11.data     0.044008                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044008                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_11.data     0.539735                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.539735                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus_11.data     0.041425                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.041425                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus_11.data     0.042514                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042514                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.data 14181.964573                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14181.964573                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_11.data 21388.569237                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21388.569237                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_11.data 23579.754601                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 23579.754601                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus_11.data 17471.113445                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17471.113445                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus_11.data 17640.595745                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17640.595745                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data 168540.816327                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168540.816327                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data 51615.625000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 51615.625000                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements          294                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    14.503271                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          244                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          294                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     0.829932                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker     5.413504                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus_11.dtb.walker     9.089767                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.338344                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus_11.dtb.walker     0.568110                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.906454                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses         1360                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses         1360                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus_11.dtb.walker          203                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          203                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus_11.dtb.walker          203                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          203                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus_11.dtb.walker          203                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          203                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus_11.dtb.walker          318                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          318                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus_11.dtb.walker          318                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          318                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus_11.dtb.walker          318                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          318                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_11.dtb.walker      3342000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      3342000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus_11.dtb.walker      3342000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      3342000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus_11.dtb.walker      3342000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      3342000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus_11.dtb.walker          521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus_11.dtb.walker          521                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          521                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus_11.dtb.walker          521                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          521                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_11.dtb.walker     0.610365                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.610365                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus_11.dtb.walker     0.610365                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.610365                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus_11.dtb.walker     0.610365                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.610365                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.dtb.walker 10509.433962                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 10509.433962                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_11.dtb.walker 10509.433962                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 10509.433962                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_11.dtb.walker 10509.433962                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 10509.433962                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks           49                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           49                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.dtb.walker          318                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          318                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus_11.dtb.walker          318                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          318                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus_11.dtb.walker          318                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          318                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.dtb.walker      3024000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      3024000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.dtb.walker      3024000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      3024000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.dtb.walker      3024000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      3024000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.dtb.walker     0.610365                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.610365                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.dtb.walker     0.610365                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.610365                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.dtb.walker     0.610365                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.610365                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  9509.433962                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9509.433962                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  9509.433962                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9509.433962                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  9509.433962                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9509.433962                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             8475                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             418346                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8475                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            49.362360                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   148.390802                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus_11.inst   363.609198                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.289826                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus_11.inst     0.710174                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           852735                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          852735                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus_11.inst       413655                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         413655                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus_11.inst       413655                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          413655                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus_11.inst       413655                       # number of overall hits
system.cpu1.icache.overall_hits::total         413655                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus_11.inst         8475                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8475                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus_11.inst         8475                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8475                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus_11.inst         8475                       # number of overall misses
system.cpu1.icache.overall_misses::total         8475                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus_11.inst    140692000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    140692000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus_11.inst    140692000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    140692000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus_11.inst    140692000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    140692000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus_11.inst       422130                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       422130                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus_11.inst       422130                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       422130                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus_11.inst       422130                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       422130                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus_11.inst     0.020077                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.020077                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus_11.inst     0.020077                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.020077                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus_11.inst     0.020077                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.020077                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus_11.inst 16600.825959                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16600.825959                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus_11.inst 16600.825959                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16600.825959                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus_11.inst 16600.825959                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16600.825959                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         8475                       # number of writebacks
system.cpu1.icache.writebacks::total             8475                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus_11.inst         8475                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8475                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus_11.inst         8475                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8475                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus_11.inst         8475                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8475                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus_11.inst    132217000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    132217000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus_11.inst    132217000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    132217000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus_11.inst    132217000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    132217000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus_11.inst     0.020077                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.020077                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus_11.inst     0.020077                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.020077                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus_11.inst     0.020077                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.020077                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.inst 15600.825959                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15600.825959                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus_11.inst 15600.825959                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15600.825959                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus_11.inst 15600.825959                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15600.825959                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements          260                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    10.563236                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs           99                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs          260                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.380769                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker     6.983116                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus_11.itb.walker     3.580120                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.436445                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus_11.itb.walker     0.223757                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.660202                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          968                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          968                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus_11.itb.walker           28                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total           28                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus_11.itb.walker           28                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total           28                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus_11.itb.walker           28                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total           28                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus_11.itb.walker          304                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total          304                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus_11.itb.walker          304                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total          304                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus_11.itb.walker          304                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total          304                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus_11.itb.walker      2915000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total      2915000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus_11.itb.walker      2915000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total      2915000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus_11.itb.walker      2915000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total      2915000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus_11.itb.walker          332                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          332                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus_11.itb.walker          332                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          332                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus_11.itb.walker          332                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          332                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus_11.itb.walker     0.915663                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.915663                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus_11.itb.walker     0.915663                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.915663                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus_11.itb.walker     0.915663                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.915663                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.itb.walker  9588.815789                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total  9588.815789                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus_11.itb.walker  9588.815789                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total  9588.815789                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus_11.itb.walker  9588.815789                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total  9588.815789                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks           34                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total           34                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.itb.walker          304                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total          304                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus_11.itb.walker          304                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total          304                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus_11.itb.walker          304                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total          304                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.itb.walker      2611000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total      2611000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.itb.walker      2611000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total      2611000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.itb.walker      2611000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total      2611000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.itb.walker     0.915663                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.915663                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.itb.walker     0.915663                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.915663                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.itb.walker     0.915663                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.915663                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.itb.walker  8588.815789                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8588.815789                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.itb.walker  8588.815789                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total  8588.815789                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.itb.walker  8588.815789                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total  8588.815789                       # average overall mshr miss latency
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.pwrStateResidencyTicks::OFF  4808269261500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             2967                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          795.943492                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             521209                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2967                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           175.668689                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   431.725028                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus_12.data   364.218465                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.421606                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus_12.data     0.355682                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.777289                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          834                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          798                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           461531                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          461531                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus_12.data       143472                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         143472                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus_12.data        77445                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         77445                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus_12.data         3005                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         3005                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::switch_cpus_12.data       220917                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          220917                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus_12.data       223922                       # number of overall hits
system.cpu2.dcache.overall_hits::total         223922                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus_12.data         2607                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2607                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus_12.data         2076                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2076                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus_12.data          138                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          138                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::switch_cpus_12.data         4683                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          4683                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus_12.data         4821                       # number of overall misses
system.cpu2.dcache.overall_misses::total         4821                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus_12.data     40594500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     40594500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus_12.data     39192000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     39192000                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus_12.data     79786500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     79786500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus_12.data     79786500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     79786500                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus_12.data       146079                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       146079                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus_12.data        79521                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        79521                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus_12.data         3143                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         3143                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus_12.data       225600                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       225600                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus_12.data       228743                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       228743                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus_12.data     0.017847                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017847                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus_12.data     0.026106                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026106                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus_12.data     0.043907                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.043907                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus_12.data     0.020758                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.020758                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus_12.data     0.021076                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021076                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus_12.data 15571.346375                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 15571.346375                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus_12.data 18878.612717                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 18878.612717                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus_12.data 17037.475977                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 17037.475977                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus_12.data 16549.782203                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 16549.782203                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         1664                       # number of writebacks
system.cpu2.dcache.writebacks::total             1664                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus_12.data            1                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus_12.data           10                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus_12.data           11                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus_12.data           11                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus_12.data         2606                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         2606                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus_12.data         2066                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2066                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus_12.data          137                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          137                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus_12.data         4672                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4672                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus_12.data         4809                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4809                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus_12.data           48                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           48                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus_12.data          110                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          110                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus_12.data          158                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          158                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus_12.data     37985000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     37985000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus_12.data     35362500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     35362500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_12.data      4249000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      4249000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus_12.data     73347500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     73347500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus_12.data     77596500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     77596500                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      8128500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      8128500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus_12.data      8128500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      8128500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus_12.data     0.017840                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017840                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus_12.data     0.025981                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.025981                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_12.data     0.043589                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.043589                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus_12.data     0.020709                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.020709                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus_12.data     0.021024                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.021024                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.data 14575.978511                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14575.978511                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_12.data 17116.408519                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 17116.408519                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_12.data 31014.598540                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 31014.598540                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus_12.data 15699.379281                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15699.379281                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus_12.data 16135.683094                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16135.683094                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 169343.750000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169343.750000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data 51446.202532                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 51446.202532                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements          359                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    14.276631                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          172                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          359                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     0.479109                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker     4.173413                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus_12.dtb.walker    10.103218                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.260838                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus_12.dtb.walker     0.631451                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.892289                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses         1589                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses         1589                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus_12.dtb.walker          205                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          205                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus_12.dtb.walker          205                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          205                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus_12.dtb.walker          205                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          205                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus_12.dtb.walker          393                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          393                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus_12.dtb.walker          393                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          393                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus_12.dtb.walker          393                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          393                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_12.dtb.walker      4093500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      4093500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus_12.dtb.walker      4093500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      4093500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus_12.dtb.walker      4093500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      4093500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus_12.dtb.walker          598                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total          598                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus_12.dtb.walker          598                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total          598                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus_12.dtb.walker          598                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total          598                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_12.dtb.walker     0.657191                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.657191                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus_12.dtb.walker     0.657191                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.657191                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus_12.dtb.walker     0.657191                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.657191                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.dtb.walker 10416.030534                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 10416.030534                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_12.dtb.walker 10416.030534                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 10416.030534                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_12.dtb.walker 10416.030534                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 10416.030534                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks           19                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total           19                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.dtb.walker          393                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus_12.dtb.walker          393                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus_12.dtb.walker          393                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.dtb.walker      3700500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      3700500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.dtb.walker      3700500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      3700500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.dtb.walker      3700500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      3700500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.dtb.walker     0.657191                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.657191                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.dtb.walker     0.657191                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.657191                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.dtb.walker     0.657191                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.657191                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9416.030534                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9416.030534                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9416.030534                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9416.030534                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9416.030534                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9416.030534                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             7633                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             851690                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             7633                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           111.579982                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   192.090202                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus_12.inst   319.909798                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.375176                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus_12.inst     0.624824                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1756555                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1756555                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus_12.inst       866828                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         866828                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus_12.inst       866828                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          866828                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus_12.inst       866828                       # number of overall hits
system.cpu2.icache.overall_hits::total         866828                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus_12.inst         7633                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         7633                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus_12.inst         7633                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          7633                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus_12.inst         7633                       # number of overall misses
system.cpu2.icache.overall_misses::total         7633                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus_12.inst    158716500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    158716500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus_12.inst    158716500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    158716500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus_12.inst    158716500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    158716500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus_12.inst       874461                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       874461                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus_12.inst       874461                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       874461                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus_12.inst       874461                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       874461                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus_12.inst     0.008729                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.008729                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus_12.inst     0.008729                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.008729                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus_12.inst     0.008729                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.008729                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus_12.inst 20793.462597                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20793.462597                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus_12.inst 20793.462597                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20793.462597                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus_12.inst 20793.462597                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20793.462597                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         7633                       # number of writebacks
system.cpu2.icache.writebacks::total             7633                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus_12.inst         7633                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         7633                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus_12.inst         7633                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         7633                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus_12.inst         7633                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         7633                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus_12.inst    151083500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    151083500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus_12.inst    151083500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    151083500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus_12.inst    151083500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    151083500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus_12.inst     0.008729                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.008729                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus_12.inst     0.008729                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.008729                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus_12.inst     0.008729                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.008729                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.inst 19793.462597                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19793.462597                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus_12.inst 19793.462597                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19793.462597                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus_12.inst 19793.462597                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19793.462597                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          256                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse     8.729268                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          256                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     0.062500                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker     2.993505                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus_12.itb.walker     5.735763                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.187094                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus_12.itb.walker     0.358485                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.545579                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses          968                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses          968                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus_12.itb.walker           31                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total           31                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus_12.itb.walker           31                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total           31                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus_12.itb.walker           31                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total           31                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus_12.itb.walker          302                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          302                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus_12.itb.walker          302                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          302                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus_12.itb.walker          302                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          302                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus_12.itb.walker      3082500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      3082500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus_12.itb.walker      3082500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      3082500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus_12.itb.walker      3082500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      3082500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus_12.itb.walker          333                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total          333                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus_12.itb.walker          333                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total          333                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus_12.itb.walker          333                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total          333                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus_12.itb.walker     0.906907                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.906907                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus_12.itb.walker     0.906907                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.906907                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus_12.itb.walker     0.906907                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.906907                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.itb.walker 10206.953642                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10206.953642                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus_12.itb.walker 10206.953642                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10206.953642                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus_12.itb.walker 10206.953642                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10206.953642                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::writebacks           17                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total           17                       # number of writebacks
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.itb.walker          302                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          302                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus_12.itb.walker          302                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          302                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus_12.itb.walker          302                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          302                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.itb.walker      2780500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      2780500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.itb.walker      2780500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      2780500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.itb.walker      2780500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      2780500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.itb.walker     0.906907                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.906907                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.itb.walker     0.906907                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.906907                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.itb.walker     0.906907                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.906907                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.itb.walker  9206.953642                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9206.953642                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.itb.walker  9206.953642                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  9206.953642                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.itb.walker  9206.953642                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  9206.953642                       # average overall mshr miss latency
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.pwrStateResidencyTicks::OFF  4808269261500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             1188                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          652.680289                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              14703                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1188                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.376263                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   294.468968                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus_13.data   358.211320                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.287567                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus_13.data     0.349816                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.637383                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          726                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          714                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           116284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          116284                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus_13.data        34227                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          34227                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus_13.data        20625                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         20625                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus_13.data           47                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           47                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::switch_cpus_13.data        54852                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           54852                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus_13.data        54899                       # number of overall hits
system.cpu3.dcache.overall_hits::total          54899                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus_13.data         1371                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1371                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus_13.data          778                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          778                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus_13.data          129                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          129                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::switch_cpus_13.data         2149                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2149                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus_13.data         2278                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2278                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus_13.data     22395500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     22395500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus_13.data     11121499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     11121499                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus_13.data     33516999                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     33516999                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus_13.data     33516999                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     33516999                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus_13.data        35598                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        35598                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus_13.data        21403                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        21403                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus_13.data          176                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          176                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus_13.data        57001                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        57001                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus_13.data        57177                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        57177                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus_13.data     0.038513                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038513                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus_13.data     0.036350                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.036350                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus_13.data     0.732955                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.732955                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus_13.data     0.037701                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.037701                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus_13.data     0.039841                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.039841                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus_13.data 16335.156820                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 16335.156820                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus_13.data 14294.985861                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 14294.985861                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus_13.data 15596.556073                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 15596.556073                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus_13.data 14713.344601                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 14713.344601                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          445                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   148.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks          709                       # number of writebacks
system.cpu3.dcache.writebacks::total              709                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus_13.data            2                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus_13.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus_13.data            3                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus_13.data            3                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus_13.data         1369                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1369                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus_13.data          777                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          777                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus_13.data          129                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          129                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus_13.data         2146                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         2146                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus_13.data         2275                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         2275                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus_13.data          130                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          130                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus_13.data           81                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           81                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus_13.data          211                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          211                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus_13.data     21002500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     21002500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus_13.data     10319499                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10319499                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_13.data      5805000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      5805000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus_13.data     31321999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     31321999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus_13.data     37126999                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     37126999                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data     29405000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     29405000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus_13.data     29405000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     29405000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus_13.data     0.038457                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.038457                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus_13.data     0.036303                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.036303                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_13.data     0.732955                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.732955                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus_13.data     0.037648                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.037648                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus_13.data     0.039789                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.039789                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.data 15341.490139                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15341.490139                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_13.data 13281.208494                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 13281.208494                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_13.data        45000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        45000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus_13.data 14595.526095                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 14595.526095                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus_13.data 16319.560000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16319.560000                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data 226192.307692                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 226192.307692                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data 139360.189573                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 139360.189573                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements          104                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    12.292181                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs           88                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs          104                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     0.846154                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker     2.238036                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus_13.dtb.walker    10.054144                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.139877                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus_13.dtb.walker     0.628384                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.768261                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses          578                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses          578                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus_13.dtb.walker          115                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          115                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus_13.dtb.walker          115                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          115                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus_13.dtb.walker          115                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          115                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus_13.dtb.walker          116                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total          116                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus_13.dtb.walker          116                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total          116                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus_13.dtb.walker          116                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total          116                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_13.dtb.walker      2004000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total      2004000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus_13.dtb.walker      2004000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total      2004000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus_13.dtb.walker      2004000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total      2004000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus_13.dtb.walker          231                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          231                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus_13.dtb.walker          231                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          231                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus_13.dtb.walker          231                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          231                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_13.dtb.walker     0.502165                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.502165                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus_13.dtb.walker     0.502165                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.502165                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus_13.dtb.walker     0.502165                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.502165                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.dtb.walker 17275.862069                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 17275.862069                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_13.dtb.walker 17275.862069                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 17275.862069                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_13.dtb.walker 17275.862069                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 17275.862069                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks           23                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total           23                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.dtb.walker          116                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total          116                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus_13.dtb.walker          116                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total          116                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus_13.dtb.walker          116                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total          116                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.dtb.walker      1888000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1888000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.dtb.walker      1888000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total      1888000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.dtb.walker      1888000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total      1888000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.502165                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.502165                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.502165                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.502165                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.502165                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.502165                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 16275.862069                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 16275.862069                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 16275.862069                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 16275.862069                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 16275.862069                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 16275.862069                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements             3664                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             193727                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3664                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            52.873090                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   158.877688                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus_13.inst   353.122312                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.310308                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus_13.inst     0.689692                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           356116                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          356116                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus_13.inst       172562                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         172562                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus_13.inst       172562                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          172562                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus_13.inst       172562                       # number of overall hits
system.cpu3.icache.overall_hits::total         172562                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus_13.inst         3664                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3664                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus_13.inst         3664                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3664                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus_13.inst         3664                       # number of overall misses
system.cpu3.icache.overall_misses::total         3664                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus_13.inst     52002000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     52002000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus_13.inst     52002000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     52002000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus_13.inst     52002000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     52002000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus_13.inst       176226                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       176226                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus_13.inst       176226                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       176226                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus_13.inst       176226                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       176226                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus_13.inst     0.020791                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.020791                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus_13.inst     0.020791                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.020791                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus_13.inst     0.020791                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.020791                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus_13.inst 14192.685590                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14192.685590                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus_13.inst 14192.685590                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14192.685590                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus_13.inst 14192.685590                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14192.685590                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks         3664                       # number of writebacks
system.cpu3.icache.writebacks::total             3664                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus_13.inst         3664                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3664                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus_13.inst         3664                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3664                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus_13.inst         3664                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3664                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus_13.inst     48338000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     48338000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus_13.inst     48338000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     48338000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus_13.inst     48338000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     48338000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus_13.inst     0.020791                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.020791                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus_13.inst     0.020791                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.020791                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus_13.inst     0.020791                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.020791                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.inst 13192.685590                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13192.685590                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus_13.inst 13192.685590                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13192.685590                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus_13.inst 13192.685590                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13192.685590                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements           49                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse     6.347371                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            3                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs           49                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     0.061224                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker     2.621259                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus_13.itb.walker     3.726113                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.163829                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus_13.itb.walker     0.232882                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.396711                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses          201                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses          201                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus_13.itb.walker           15                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total           15                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus_13.itb.walker           15                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total           15                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus_13.itb.walker           15                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total           15                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus_13.itb.walker           57                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus_13.itb.walker           57                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus_13.itb.walker           57                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total           57                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus_13.itb.walker       704000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total       704000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus_13.itb.walker       704000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total       704000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus_13.itb.walker       704000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total       704000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus_13.itb.walker           72                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total           72                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus_13.itb.walker           72                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total           72                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus_13.itb.walker           72                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total           72                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus_13.itb.walker     0.791667                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.791667                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus_13.itb.walker     0.791667                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.791667                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus_13.itb.walker     0.791667                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.791667                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.itb.walker 12350.877193                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 12350.877193                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus_13.itb.walker 12350.877193                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 12350.877193                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus_13.itb.walker 12350.877193                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 12350.877193                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks           19                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total           19                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.itb.walker           57                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus_13.itb.walker           57                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus_13.itb.walker           57                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.itb.walker       647000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total       647000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.itb.walker       647000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total       647000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.itb.walker       647000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total       647000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.itb.walker     0.791667                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.791667                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.itb.walker     0.791667                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.791667                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.itb.walker     0.791667                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.791667                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.itb.walker 11350.877193                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11350.877193                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.itb.walker 11350.877193                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 11350.877193                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.itb.walker 11350.877193                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 11350.877193                       # average overall mshr miss latency
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.pwrStateResidencyTicks::OFF  4808269261500                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements             2191                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          730.466503                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              41901                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             2191                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            19.124144                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   359.570531                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus_14.data   370.895971                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.351143                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus_14.data     0.362203                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.713346                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          820                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          738                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           184741                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          184741                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::switch_cpus_14.data        51946                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          51946                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus_14.data        35000                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         35000                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus_14.data          155                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          155                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::switch_cpus_14.data        86946                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           86946                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus_14.data        87101                       # number of overall hits
system.cpu4.dcache.overall_hits::total          87101                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus_14.data         2133                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2133                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus_14.data         1422                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1422                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus_14.data          138                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          138                       # number of SoftPFReq misses
system.cpu4.dcache.demand_misses::switch_cpus_14.data         3555                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          3555                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus_14.data         3693                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3693                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus_14.data     33352000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     33352000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus_14.data     20784500                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     20784500                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus_14.data     54136500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     54136500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus_14.data     54136500                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     54136500                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus_14.data        54079                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        54079                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus_14.data        36422                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        36422                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus_14.data          293                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          293                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus_14.data        90501                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        90501                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus_14.data        90794                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        90794                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus_14.data     0.039442                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.039442                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus_14.data     0.039042                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.039042                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus_14.data     0.470990                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.470990                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus_14.data     0.039281                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.039281                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus_14.data     0.040674                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.040674                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus_14.data 15636.193155                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 15636.193155                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus_14.data 14616.385373                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 14616.385373                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus_14.data 15228.270042                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 15228.270042                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus_14.data 14659.220146                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 14659.220146                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         1271                       # number of writebacks
system.cpu4.dcache.writebacks::total             1271                       # number of writebacks
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus_14.data            2                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus_14.data            2                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus_14.data            2                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus_14.data         2133                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         2133                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus_14.data         1420                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         1420                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus_14.data          138                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          138                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus_14.data         3553                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3553                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus_14.data         3691                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3691                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_uncacheable::switch_cpus_14.data           42                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.ReadReq_mshr_uncacheable::total           42                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::switch_cpus_14.data           88                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::total           88                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.overall_mshr_uncacheable_misses::switch_cpus_14.data          130                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.overall_mshr_uncacheable_misses::total          130                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus_14.data     31219000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     31219000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus_14.data     19283000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     19283000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_14.data      5627000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      5627000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus_14.data     50502000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     50502000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus_14.data     56129000                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     56129000                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      7250000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      7250000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus_14.data      7250000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      7250000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus_14.data     0.039442                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.039442                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus_14.data     0.038987                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.038987                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_14.data     0.470990                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.470990                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus_14.data     0.039259                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.039259                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus_14.data     0.040652                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.040652                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.data 14636.193155                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 14636.193155                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_14.data 13579.577465                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 13579.577465                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_14.data 40775.362319                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 40775.362319                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus_14.data 14213.903743                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 14213.903743                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus_14.data 15206.989976                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 15206.989976                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data 172619.047619                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total 172619.047619                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data 55769.230769                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total 55769.230769                       # average overall mshr uncacheable latency
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.replacements          179                       # number of replacements
system.cpu4.dtb_walker_cache.tags.tagsinuse    13.113371                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs          136                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs          179                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs     0.759777                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus4.dtb.walker     4.561020                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus_14.dtb.walker     8.552351                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus4.dtb.walker     0.285064                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus_14.dtb.walker     0.534522                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::total     0.819586                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu4.dtb_walker_cache.tags.tag_accesses          971                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses          971                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.ReadReq_hits::switch_cpus_14.dtb.walker          190                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.ReadReq_hits::total          190                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.demand_hits::switch_cpus_14.dtb.walker          190                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.demand_hits::total          190                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.overall_hits::switch_cpus_14.dtb.walker          190                       # number of overall hits
system.cpu4.dtb_walker_cache.overall_hits::total          190                       # number of overall hits
system.cpu4.dtb_walker_cache.ReadReq_misses::switch_cpus_14.dtb.walker          197                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.ReadReq_misses::total          197                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.demand_misses::switch_cpus_14.dtb.walker          197                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.demand_misses::total          197                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.overall_misses::switch_cpus_14.dtb.walker          197                       # number of overall misses
system.cpu4.dtb_walker_cache.overall_misses::total          197                       # number of overall misses
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_14.dtb.walker      2253000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::total      2253000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::switch_cpus_14.dtb.walker      2253000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::total      2253000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::switch_cpus_14.dtb.walker      2253000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::total      2253000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.ReadReq_accesses::switch_cpus_14.dtb.walker          387                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.ReadReq_accesses::total          387                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.demand_accesses::switch_cpus_14.dtb.walker          387                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.demand_accesses::total          387                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::switch_cpus_14.dtb.walker          387                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::total          387                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_14.dtb.walker     0.509044                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::total     0.509044                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::switch_cpus_14.dtb.walker     0.509044                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::total     0.509044                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::switch_cpus_14.dtb.walker     0.509044                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::total     0.509044                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.dtb.walker 11436.548223                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::total 11436.548223                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_14.dtb.walker 11436.548223                       # average overall miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::total 11436.548223                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_14.dtb.walker 11436.548223                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::total 11436.548223                       # average overall miss latency
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.writebacks::writebacks           28                       # number of writebacks
system.cpu4.dtb_walker_cache.writebacks::total           28                       # number of writebacks
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.dtb.walker          197                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::total          197                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::switch_cpus_14.dtb.walker          197                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::total          197                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::switch_cpus_14.dtb.walker          197                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::total          197                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.dtb.walker      2056000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2056000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.dtb.walker      2056000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::total      2056000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.dtb.walker      2056000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::total      2056000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.dtb.walker     0.509044                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.509044                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.dtb.walker     0.509044                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::total     0.509044                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.dtb.walker     0.509044                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::total     0.509044                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.dtb.walker 10436.548223                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10436.548223                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.dtb.walker 10436.548223                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10436.548223                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.dtb.walker 10436.548223                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10436.548223                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements             5874                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             271826                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             5874                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            46.276132                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   162.432555                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus_14.inst   349.567445                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.317251                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus_14.inst     0.682749                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           544518                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          544518                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::switch_cpus_14.inst       263448                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         263448                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus_14.inst       263448                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          263448                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus_14.inst       263448                       # number of overall hits
system.cpu4.icache.overall_hits::total         263448                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus_14.inst         5874                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         5874                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus_14.inst         5874                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          5874                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus_14.inst         5874                       # number of overall misses
system.cpu4.icache.overall_misses::total         5874                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus_14.inst    103886500                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    103886500                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus_14.inst    103886500                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    103886500                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus_14.inst    103886500                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    103886500                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus_14.inst       269322                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       269322                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus_14.inst       269322                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       269322                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus_14.inst       269322                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       269322                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus_14.inst     0.021810                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.021810                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus_14.inst     0.021810                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.021810                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus_14.inst     0.021810                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.021810                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus_14.inst 17685.818863                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 17685.818863                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus_14.inst 17685.818863                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 17685.818863                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus_14.inst 17685.818863                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 17685.818863                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks         5874                       # number of writebacks
system.cpu4.icache.writebacks::total             5874                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus_14.inst         5874                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         5874                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus_14.inst         5874                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         5874                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus_14.inst         5874                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         5874                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus_14.inst     98012500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     98012500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus_14.inst     98012500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     98012500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus_14.inst     98012500                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     98012500                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus_14.inst     0.021810                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.021810                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus_14.inst     0.021810                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.021810                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus_14.inst     0.021810                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.021810                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.inst 16685.818863                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 16685.818863                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus_14.inst 16685.818863                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 16685.818863                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus_14.inst 16685.818863                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 16685.818863                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.replacements          200                       # number of replacements
system.cpu4.itb_walker_cache.tags.tagsinuse     6.820737                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs            2                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs          200                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs     0.010000                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus4.itb.walker     1.631744                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus_14.itb.walker     5.188993                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus4.itb.walker     0.101984                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus_14.itb.walker     0.324312                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::total     0.426296                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu4.itb_walker_cache.tags.tag_accesses          763                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses          763                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.ReadReq_hits::switch_cpus_14.itb.walker           32                       # number of ReadReq hits
system.cpu4.itb_walker_cache.ReadReq_hits::total           32                       # number of ReadReq hits
system.cpu4.itb_walker_cache.demand_hits::switch_cpus_14.itb.walker           32                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.demand_hits::total           32                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.overall_hits::switch_cpus_14.itb.walker           32                       # number of overall hits
system.cpu4.itb_walker_cache.overall_hits::total           32                       # number of overall hits
system.cpu4.itb_walker_cache.ReadReq_misses::switch_cpus_14.itb.walker          233                       # number of ReadReq misses
system.cpu4.itb_walker_cache.ReadReq_misses::total          233                       # number of ReadReq misses
system.cpu4.itb_walker_cache.demand_misses::switch_cpus_14.itb.walker          233                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.demand_misses::total          233                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.overall_misses::switch_cpus_14.itb.walker          233                       # number of overall misses
system.cpu4.itb_walker_cache.overall_misses::total          233                       # number of overall misses
system.cpu4.itb_walker_cache.ReadReq_miss_latency::switch_cpus_14.itb.walker      2496000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.ReadReq_miss_latency::total      2496000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::switch_cpus_14.itb.walker      2496000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::total      2496000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::switch_cpus_14.itb.walker      2496000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::total      2496000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.ReadReq_accesses::switch_cpus_14.itb.walker          265                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.ReadReq_accesses::total          265                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.demand_accesses::switch_cpus_14.itb.walker          265                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.demand_accesses::total          265                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::switch_cpus_14.itb.walker          265                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::total          265                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::switch_cpus_14.itb.walker     0.879245                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::total     0.879245                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_miss_rate::switch_cpus_14.itb.walker     0.879245                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_miss_rate::total     0.879245                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_miss_rate::switch_cpus_14.itb.walker     0.879245                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_miss_rate::total     0.879245                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.itb.walker 10712.446352                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::total 10712.446352                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::switch_cpus_14.itb.walker 10712.446352                       # average overall miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::total 10712.446352                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::switch_cpus_14.itb.walker 10712.446352                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::total 10712.446352                       # average overall miss latency
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.writebacks::writebacks           22                       # number of writebacks
system.cpu4.itb_walker_cache.writebacks::total           22                       # number of writebacks
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.itb.walker          233                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::total          233                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::switch_cpus_14.itb.walker          233                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::switch_cpus_14.itb.walker          233                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::total          233                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.itb.walker      2263000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::total      2263000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.itb.walker      2263000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::total      2263000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.itb.walker      2263000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::total      2263000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.itb.walker     0.879245                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.879245                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.itb.walker     0.879245                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::total     0.879245                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.itb.walker     0.879245                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::total     0.879245                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9712.446352                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9712.446352                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9712.446352                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::total  9712.446352                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9712.446352                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::total  9712.446352                       # average overall mshr miss latency
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::OFF  4808269261500                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            22865                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          859.110599                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             322917                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            22865                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            14.122764                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   427.940434                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus_15.data   431.170165                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.417911                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus_15.data     0.421065                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.838975                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          740                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           833922                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          833922                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::switch_cpus_15.data       152112                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         152112                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus_15.data       227681                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        227681                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus_15.data          960                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          960                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::switch_cpus_15.data       379793                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          379793                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus_15.data       380753                       # number of overall hits
system.cpu5.dcache.overall_hits::total         380753                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus_15.data         5094                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         5094                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus_15.data        17814                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        17814                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus_15.data         1486                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total         1486                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::switch_cpus_15.data        22908                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         22908                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus_15.data        24394                       # number of overall misses
system.cpu5.dcache.overall_misses::total        24394                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus_15.data     62503000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     62503000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus_15.data    392325000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    392325000                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus_15.data    454828000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    454828000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus_15.data    454828000                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    454828000                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus_15.data       157206                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       157206                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus_15.data       245495                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       245495                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus_15.data         2446                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         2446                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus_15.data       402701                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       402701                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus_15.data       405147                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       405147                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus_15.data     0.032403                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.032403                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus_15.data     0.072564                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.072564                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus_15.data     0.607522                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.607522                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus_15.data     0.056886                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.056886                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus_15.data     0.060210                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060210                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus_15.data 12269.925402                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 12269.925402                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus_15.data 22023.408555                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 22023.408555                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus_15.data 19854.548629                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 19854.548629                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus_15.data 18645.076658                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 18645.076658                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks        19543                       # number of writebacks
system.cpu5.dcache.writebacks::total            19543                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus_15.data            1                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus_15.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus_15.data            2                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus_15.data            2                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus_15.data         5093                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5093                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus_15.data        17813                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        17813                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus_15.data         1484                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total         1484                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus_15.data        22906                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        22906                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus_15.data        24390                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        24390                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_uncacheable::switch_cpus_15.data          129                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.ReadReq_mshr_uncacheable::total          129                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::switch_cpus_15.data           96                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::total           96                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.overall_mshr_uncacheable_misses::switch_cpus_15.data          225                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.overall_mshr_uncacheable_misses::total          225                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus_15.data     57338000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     57338000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus_15.data    374469000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    374469000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_15.data     13598000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total     13598000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus_15.data    431807000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    431807000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus_15.data    445405000                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    445405000                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data     28978500                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total     28978500                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus_15.data     28978500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total     28978500                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus_15.data     0.032397                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.032397                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus_15.data     0.072560                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.072560                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_15.data     0.606705                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.606705                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus_15.data     0.056881                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.056881                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus_15.data     0.060200                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.060200                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.data 11258.197526                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 11258.197526                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_15.data 21022.230955                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 21022.230955                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_15.data  9163.072776                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total  9163.072776                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus_15.data 18851.261678                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 18851.261678                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus_15.data 18261.787618                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 18261.787618                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data 224639.534884                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224639.534884                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data 128793.333333                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total 128793.333333                       # average overall mshr uncacheable latency
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.replacements         2308                       # number of replacements
system.cpu5.dtb_walker_cache.tags.tagsinuse    13.110556                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs          380                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs         2308                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs     0.164645                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus5.dtb.walker     4.601366                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus_15.dtb.walker     8.509191                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus5.dtb.walker     0.287585                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus_15.dtb.walker     0.531824                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::total     0.819410                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dtb_walker_cache.tags.tag_accesses         8882                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses         8882                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.ReadReq_hits::switch_cpus_15.dtb.walker          604                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.ReadReq_hits::total          604                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.demand_hits::switch_cpus_15.dtb.walker          604                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.demand_hits::total          604                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.overall_hits::switch_cpus_15.dtb.walker          604                       # number of overall hits
system.cpu5.dtb_walker_cache.overall_hits::total          604                       # number of overall hits
system.cpu5.dtb_walker_cache.ReadReq_misses::switch_cpus_15.dtb.walker         2558                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.ReadReq_misses::total         2558                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.demand_misses::switch_cpus_15.dtb.walker         2558                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.demand_misses::total         2558                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.overall_misses::switch_cpus_15.dtb.walker         2558                       # number of overall misses
system.cpu5.dtb_walker_cache.overall_misses::total         2558                       # number of overall misses
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_15.dtb.walker     26758000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::total     26758000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::switch_cpus_15.dtb.walker     26758000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::total     26758000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::switch_cpus_15.dtb.walker     26758000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::total     26758000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.ReadReq_accesses::switch_cpus_15.dtb.walker         3162                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.ReadReq_accesses::total         3162                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.demand_accesses::switch_cpus_15.dtb.walker         3162                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.demand_accesses::total         3162                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::switch_cpus_15.dtb.walker         3162                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::total         3162                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_15.dtb.walker     0.808982                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::total     0.808982                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::switch_cpus_15.dtb.walker     0.808982                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::total     0.808982                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::switch_cpus_15.dtb.walker     0.808982                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::total     0.808982                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.dtb.walker 10460.516028                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::total 10460.516028                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_15.dtb.walker 10460.516028                       # average overall miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::total 10460.516028                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_15.dtb.walker 10460.516028                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::total 10460.516028                       # average overall miss latency
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.writebacks::writebacks          202                       # number of writebacks
system.cpu5.dtb_walker_cache.writebacks::total          202                       # number of writebacks
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.dtb.walker         2558                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::total         2558                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::switch_cpus_15.dtb.walker         2558                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::total         2558                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::switch_cpus_15.dtb.walker         2558                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::total         2558                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.dtb.walker     24200000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::total     24200000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.dtb.walker     24200000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::total     24200000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.dtb.walker     24200000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::total     24200000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.dtb.walker     0.808982                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.808982                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.dtb.walker     0.808982                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::total     0.808982                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.dtb.walker     0.808982                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::total     0.808982                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9460.516028                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9460.516028                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9460.516028                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9460.516028                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9460.516028                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9460.516028                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements             7349                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             533888                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             7349                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            72.647707                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   165.605589                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus_15.inst   346.394411                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.323448                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus_15.inst     0.676552                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          227                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          1943147                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         1943147                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::switch_cpus_15.inst       960550                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         960550                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus_15.inst       960550                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          960550                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus_15.inst       960550                       # number of overall hits
system.cpu5.icache.overall_hits::total         960550                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus_15.inst         7349                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         7349                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus_15.inst         7349                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          7349                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus_15.inst         7349                       # number of overall misses
system.cpu5.icache.overall_misses::total         7349                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus_15.inst    131016000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    131016000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus_15.inst    131016000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    131016000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus_15.inst    131016000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    131016000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus_15.inst       967899                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       967899                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus_15.inst       967899                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       967899                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus_15.inst       967899                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       967899                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus_15.inst     0.007593                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.007593                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus_15.inst     0.007593                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.007593                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus_15.inst     0.007593                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.007593                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus_15.inst 17827.731664                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 17827.731664                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus_15.inst 17827.731664                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 17827.731664                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus_15.inst 17827.731664                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 17827.731664                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks         7349                       # number of writebacks
system.cpu5.icache.writebacks::total             7349                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus_15.inst         7349                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         7349                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus_15.inst         7349                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         7349                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus_15.inst         7349                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         7349                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus_15.inst    123667000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    123667000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus_15.inst    123667000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    123667000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus_15.inst    123667000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    123667000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus_15.inst     0.007593                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.007593                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus_15.inst     0.007593                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.007593                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus_15.inst     0.007593                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.007593                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.inst 16827.731664                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 16827.731664                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus_15.inst 16827.731664                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 16827.731664                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus_15.inst 16827.731664                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 16827.731664                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.replacements          209                       # number of replacements
system.cpu5.itb_walker_cache.tags.tagsinuse     5.631989                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs           11                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs          209                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs     0.052632                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.occ_blocks::switch_cpus_15.itb.walker     5.631989                       # Average occupied blocks per requestor
system.cpu5.itb_walker_cache.tags.occ_percent::switch_cpus_15.itb.walker     0.351999                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_percent::total     0.351999                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu5.itb_walker_cache.tags.tag_accesses          803                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses          803                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.ReadReq_hits::switch_cpus_15.itb.walker           28                       # number of ReadReq hits
system.cpu5.itb_walker_cache.ReadReq_hits::total           28                       # number of ReadReq hits
system.cpu5.itb_walker_cache.demand_hits::switch_cpus_15.itb.walker           28                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.demand_hits::total           28                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.overall_hits::switch_cpus_15.itb.walker           28                       # number of overall hits
system.cpu5.itb_walker_cache.overall_hits::total           28                       # number of overall hits
system.cpu5.itb_walker_cache.ReadReq_misses::switch_cpus_15.itb.walker          249                       # number of ReadReq misses
system.cpu5.itb_walker_cache.ReadReq_misses::total          249                       # number of ReadReq misses
system.cpu5.itb_walker_cache.demand_misses::switch_cpus_15.itb.walker          249                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.demand_misses::total          249                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.overall_misses::switch_cpus_15.itb.walker          249                       # number of overall misses
system.cpu5.itb_walker_cache.overall_misses::total          249                       # number of overall misses
system.cpu5.itb_walker_cache.ReadReq_miss_latency::switch_cpus_15.itb.walker      2571500                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.ReadReq_miss_latency::total      2571500                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::switch_cpus_15.itb.walker      2571500                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::total      2571500                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::switch_cpus_15.itb.walker      2571500                       # number of overall miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::total      2571500                       # number of overall miss cycles
system.cpu5.itb_walker_cache.ReadReq_accesses::switch_cpus_15.itb.walker          277                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.ReadReq_accesses::total          277                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.demand_accesses::switch_cpus_15.itb.walker          277                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.demand_accesses::total          277                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::switch_cpus_15.itb.walker          277                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::total          277                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::switch_cpus_15.itb.walker     0.898917                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::total     0.898917                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_miss_rate::switch_cpus_15.itb.walker     0.898917                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_miss_rate::total     0.898917                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_miss_rate::switch_cpus_15.itb.walker     0.898917                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_miss_rate::total     0.898917                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.itb.walker 10327.309237                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::total 10327.309237                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::switch_cpus_15.itb.walker 10327.309237                       # average overall miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::total 10327.309237                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::switch_cpus_15.itb.walker 10327.309237                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::total 10327.309237                       # average overall miss latency
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.writebacks::writebacks            7                       # number of writebacks
system.cpu5.itb_walker_cache.writebacks::total            7                       # number of writebacks
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.itb.walker          249                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::switch_cpus_15.itb.walker          249                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::total          249                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::switch_cpus_15.itb.walker          249                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::total          249                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.itb.walker      2322500                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::total      2322500                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.itb.walker      2322500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::total      2322500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.itb.walker      2322500                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::total      2322500                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.898917                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.898917                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.898917                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::total     0.898917                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.898917                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::total     0.898917                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker  9327.309237                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9327.309237                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker  9327.309237                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::total  9327.309237                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker  9327.309237                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::total  9327.309237                       # average overall mshr miss latency
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu6.interrupts.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.pwrStateResidencyTicks::OFF  4808269261500                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements              912                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          698.242359                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              11595                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              912                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.713816                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   395.947573                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus_16.data   302.294786                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.386668                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus_16.data     0.295210                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.681877                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          714                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          703                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           101877                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          101877                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::switch_cpus_16.data        29750                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          29750                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus_16.data        18544                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         18544                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus_16.data           47                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total           47                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::switch_cpus_16.data        48294                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           48294                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus_16.data        48341                       # number of overall hits
system.cpu6.dcache.overall_hits::total          48341                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus_16.data         1161                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1161                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus_16.data          631                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          631                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus_16.data           58                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           58                       # number of SoftPFReq misses
system.cpu6.dcache.demand_misses::switch_cpus_16.data         1792                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1792                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus_16.data         1850                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1850                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus_16.data     16958500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     16958500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus_16.data      9614000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      9614000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus_16.data     26572500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     26572500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus_16.data     26572500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     26572500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus_16.data        30911                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        30911                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus_16.data        19175                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        19175                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus_16.data          105                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          105                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus_16.data        50086                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        50086                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus_16.data        50191                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        50191                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus_16.data     0.037559                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.037559                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus_16.data     0.032907                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.032907                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus_16.data     0.552381                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.552381                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus_16.data     0.035778                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.035778                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus_16.data     0.036859                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.036859                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus_16.data 14606.804479                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 14606.804479                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus_16.data 15236.133122                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 15236.133122                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus_16.data 14828.404018                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 14828.404018                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus_16.data 14363.513514                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 14363.513514                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks          528                       # number of writebacks
system.cpu6.dcache.writebacks::total              528                       # number of writebacks
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus_16.data            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus_16.data            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus_16.data            1                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus_16.data         1161                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1161                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus_16.data          630                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          630                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus_16.data           58                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           58                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus_16.data         1791                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1791                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus_16.data         1849                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1849                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_uncacheable::switch_cpus_16.data          147                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.ReadReq_mshr_uncacheable::total          147                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::switch_cpus_16.data          101                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::total          101                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.overall_mshr_uncacheable_misses::switch_cpus_16.data          248                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.overall_mshr_uncacheable_misses::total          248                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus_16.data     15797500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     15797500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus_16.data      8940000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      8940000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_16.data       447000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       447000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus_16.data     24737500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     24737500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus_16.data     25184500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     25184500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data     33480000                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total     33480000                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus_16.data     33480000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total     33480000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus_16.data     0.037559                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.037559                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus_16.data     0.032855                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.032855                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_16.data     0.552381                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.552381                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus_16.data     0.035758                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.035758                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus_16.data     0.036839                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.036839                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.data 13606.804479                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 13606.804479                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_16.data 14190.476190                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 14190.476190                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_16.data  7706.896552                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total  7706.896552                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus_16.data 13812.116136                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 13812.116136                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus_16.data 13620.605733                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 13620.605733                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 227755.102041                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total 227755.102041                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data       135000                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total       135000                       # average overall mshr uncacheable latency
system.cpu6.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.tags.replacements           98                       # number of replacements
system.cpu6.dtb_walker_cache.tags.tagsinuse    13.112372                       # Cycle average of tags in use
system.cpu6.dtb_walker_cache.tags.total_refs           99                       # Total number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.sampled_refs           98                       # Sample count of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.avg_refs     1.010204                       # Average number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus6.dtb.walker     3.724930                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus_16.dtb.walker     9.387442                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus6.dtb.walker     0.232808                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus_16.dtb.walker     0.586715                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::total     0.819523                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu6.dtb_walker_cache.tags.tag_accesses          531                       # Number of tag accesses
system.cpu6.dtb_walker_cache.tags.data_accesses          531                       # Number of data accesses
system.cpu6.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.ReadReq_hits::switch_cpus_16.dtb.walker          111                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.ReadReq_hits::total          111                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.demand_hits::switch_cpus_16.dtb.walker          111                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.demand_hits::total          111                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.overall_hits::switch_cpus_16.dtb.walker          111                       # number of overall hits
system.cpu6.dtb_walker_cache.overall_hits::total          111                       # number of overall hits
system.cpu6.dtb_walker_cache.ReadReq_misses::switch_cpus_16.dtb.walker          103                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.ReadReq_misses::total          103                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.demand_misses::switch_cpus_16.dtb.walker          103                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.demand_misses::total          103                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.overall_misses::switch_cpus_16.dtb.walker          103                       # number of overall misses
system.cpu6.dtb_walker_cache.overall_misses::total          103                       # number of overall misses
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_16.dtb.walker      1119500                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::total      1119500                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::switch_cpus_16.dtb.walker      1119500                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::total      1119500                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::switch_cpus_16.dtb.walker      1119500                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::total      1119500                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.ReadReq_accesses::switch_cpus_16.dtb.walker          214                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.ReadReq_accesses::total          214                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.demand_accesses::switch_cpus_16.dtb.walker          214                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.demand_accesses::total          214                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::switch_cpus_16.dtb.walker          214                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::total          214                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_16.dtb.walker     0.481308                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::total     0.481308                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::switch_cpus_16.dtb.walker     0.481308                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::total     0.481308                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::switch_cpus_16.dtb.walker     0.481308                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::total     0.481308                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.dtb.walker 10868.932039                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::total 10868.932039                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_16.dtb.walker 10868.932039                       # average overall miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::total 10868.932039                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_16.dtb.walker 10868.932039                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::total 10868.932039                       # average overall miss latency
system.cpu6.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.writebacks::writebacks           13                       # number of writebacks
system.cpu6.dtb_walker_cache.writebacks::total           13                       # number of writebacks
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.dtb.walker          103                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::switch_cpus_16.dtb.walker          103                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::switch_cpus_16.dtb.walker          103                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.dtb.walker      1016500                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1016500                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.dtb.walker      1016500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::total      1016500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.dtb.walker      1016500                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::total      1016500                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.dtb.walker     0.481308                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.481308                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.dtb.walker     0.481308                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::total     0.481308                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.dtb.walker     0.481308                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::total     0.481308                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9868.932039                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9868.932039                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9868.932039                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9868.932039                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  9868.932039                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9868.932039                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements             2984                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             161363                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             2984                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            54.076072                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   156.440265                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus_16.inst   355.559735                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.305547                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus_16.inst     0.694453                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          488                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           302390                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          302390                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::switch_cpus_16.inst       146719                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         146719                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus_16.inst       146719                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          146719                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus_16.inst       146719                       # number of overall hits
system.cpu6.icache.overall_hits::total         146719                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus_16.inst         2984                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         2984                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus_16.inst         2984                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          2984                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus_16.inst         2984                       # number of overall misses
system.cpu6.icache.overall_misses::total         2984                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus_16.inst     41991000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     41991000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus_16.inst     41991000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     41991000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus_16.inst     41991000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     41991000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus_16.inst       149703                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       149703                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus_16.inst       149703                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       149703                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus_16.inst       149703                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       149703                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus_16.inst     0.019933                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.019933                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus_16.inst     0.019933                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.019933                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus_16.inst     0.019933                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.019933                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus_16.inst 14072.050938                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 14072.050938                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus_16.inst 14072.050938                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 14072.050938                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus_16.inst 14072.050938                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 14072.050938                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks         2984                       # number of writebacks
system.cpu6.icache.writebacks::total             2984                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus_16.inst         2984                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         2984                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus_16.inst         2984                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         2984                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus_16.inst         2984                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         2984                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus_16.inst     39007000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     39007000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus_16.inst     39007000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     39007000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus_16.inst     39007000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     39007000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus_16.inst     0.019933                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.019933                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus_16.inst     0.019933                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.019933                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus_16.inst     0.019933                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.019933                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.inst 13072.050938                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 13072.050938                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus_16.inst 13072.050938                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 13072.050938                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus_16.inst 13072.050938                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 13072.050938                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.tags.replacements           21                       # number of replacements
system.cpu6.itb_walker_cache.tags.tagsinuse    13.775375                       # Cycle average of tags in use
system.cpu6.itb_walker_cache.tags.total_refs          128                       # Total number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.sampled_refs           21                       # Sample count of references to valid blocks.
system.cpu6.itb_walker_cache.tags.avg_refs     6.095238                       # Average number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus6.itb.walker    11.354350                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus_16.itb.walker     2.421025                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus6.itb.walker     0.709647                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus_16.itb.walker     0.151314                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::total     0.860961                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu6.itb_walker_cache.tags.tag_accesses           81                       # Number of tag accesses
system.cpu6.itb_walker_cache.tags.data_accesses           81                       # Number of data accesses
system.cpu6.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.ReadReq_hits::switch_cpus_16.itb.walker            6                       # number of ReadReq hits
system.cpu6.itb_walker_cache.ReadReq_hits::total            6                       # number of ReadReq hits
system.cpu6.itb_walker_cache.demand_hits::switch_cpus_16.itb.walker            6                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.demand_hits::total            6                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.overall_hits::switch_cpus_16.itb.walker            6                       # number of overall hits
system.cpu6.itb_walker_cache.overall_hits::total            6                       # number of overall hits
system.cpu6.itb_walker_cache.ReadReq_misses::switch_cpus_16.itb.walker           23                       # number of ReadReq misses
system.cpu6.itb_walker_cache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu6.itb_walker_cache.demand_misses::switch_cpus_16.itb.walker           23                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.demand_misses::total           23                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.overall_misses::switch_cpus_16.itb.walker           23                       # number of overall misses
system.cpu6.itb_walker_cache.overall_misses::total           23                       # number of overall misses
system.cpu6.itb_walker_cache.ReadReq_miss_latency::switch_cpus_16.itb.walker       230000                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.ReadReq_miss_latency::total       230000                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::switch_cpus_16.itb.walker       230000                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::total       230000                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::switch_cpus_16.itb.walker       230000                       # number of overall miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::total       230000                       # number of overall miss cycles
system.cpu6.itb_walker_cache.ReadReq_accesses::switch_cpus_16.itb.walker           29                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.ReadReq_accesses::total           29                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.demand_accesses::switch_cpus_16.itb.walker           29                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.demand_accesses::total           29                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::switch_cpus_16.itb.walker           29                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::total           29                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::switch_cpus_16.itb.walker     0.793103                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::total     0.793103                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_miss_rate::switch_cpus_16.itb.walker     0.793103                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_miss_rate::total     0.793103                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_miss_rate::switch_cpus_16.itb.walker     0.793103                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_miss_rate::total     0.793103                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.itb.walker        10000                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::total        10000                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::switch_cpus_16.itb.walker        10000                       # average overall miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::total        10000                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::switch_cpus_16.itb.walker        10000                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::total        10000                       # average overall miss latency
system.cpu6.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.itb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.itb.walker           23                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::switch_cpus_16.itb.walker           23                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::switch_cpus_16.itb.walker           23                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.itb.walker       207000                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::total       207000                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.itb.walker       207000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::total       207000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.itb.walker       207000                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::total       207000                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.itb.walker     0.793103                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.793103                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.itb.walker     0.793103                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::total     0.793103                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.itb.walker     0.793103                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::total     0.793103                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.itb.walker         9000                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total         9000                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.itb.walker         9000                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::total         9000                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.itb.walker         9000                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::total         9000                       # average overall mshr miss latency
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu7.interrupts.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.pwrStateResidencyTicks::OFF  4808269261500                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements             1269                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          756.430365                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              16581                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             1269                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            13.066194                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   447.176787                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus_17.data   309.253578                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.436696                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus_17.data     0.302005                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.738702                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          759                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          629                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.741211                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           112011                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          112011                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::switch_cpus_17.data        32914                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          32914                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus_17.data        19618                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         19618                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus_17.data           36                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           36                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::switch_cpus_17.data        52532                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           52532                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus_17.data        52568                       # number of overall hits
system.cpu7.dcache.overall_hits::total          52568                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus_17.data         1528                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1528                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus_17.data          822                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          822                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus_17.data          100                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          100                       # number of SoftPFReq misses
system.cpu7.dcache.demand_misses::switch_cpus_17.data         2350                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2350                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus_17.data         2450                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2450                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus_17.data     22582500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     22582500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus_17.data     11213497                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     11213497                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus_17.data     33795997                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     33795997                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus_17.data     33795997                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     33795997                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus_17.data        34442                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        34442                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus_17.data        20440                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        20440                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus_17.data          136                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          136                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus_17.data        54882                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        54882                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus_17.data        55018                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        55018                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus_17.data     0.044364                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.044364                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus_17.data     0.040215                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.040215                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus_17.data     0.735294                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.735294                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus_17.data     0.042819                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.042819                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus_17.data     0.044531                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.044531                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus_17.data 14779.123037                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 14779.123037                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus_17.data 13641.723844                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 13641.723844                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus_17.data 14381.275319                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 14381.275319                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus_17.data 13794.284490                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 13794.284490                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          855                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    85.500000                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks          679                       # number of writebacks
system.cpu7.dcache.writebacks::total              679                       # number of writebacks
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus_17.data            6                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus_17.data            6                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus_17.data            6                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus_17.data         1528                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         1528                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus_17.data          816                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          816                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus_17.data          100                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total          100                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus_17.data         2344                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         2344                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus_17.data         2444                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         2444                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_uncacheable::switch_cpus_17.data           40                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.ReadReq_mshr_uncacheable::total           40                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::switch_cpus_17.data           86                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::total           86                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.overall_mshr_uncacheable_misses::switch_cpus_17.data          126                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.overall_mshr_uncacheable_misses::total          126                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus_17.data     21054500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     21054500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus_17.data     10058997                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10058997                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_17.data      7108000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      7108000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus_17.data     31113497                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     31113497                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus_17.data     38221497                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     38221497                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      7054000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      7054000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus_17.data      7054000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      7054000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus_17.data     0.044364                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.044364                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus_17.data     0.039922                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.039922                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_17.data     0.735294                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.735294                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus_17.data     0.042710                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.042710                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus_17.data     0.044422                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.044422                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.data 13779.123037                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 13779.123037                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_17.data 12327.202206                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 12327.202206                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_17.data        71080                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        71080                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus_17.data 13273.676195                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 13273.676195                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus_17.data 15638.910393                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 15638.910393                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       176350                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total       176350                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data 55984.126984                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total 55984.126984                       # average overall mshr uncacheable latency
system.cpu7.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.tags.replacements          140                       # number of replacements
system.cpu7.dtb_walker_cache.tags.tagsinuse    13.978725                       # Cycle average of tags in use
system.cpu7.dtb_walker_cache.tags.total_refs           94                       # Total number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.sampled_refs          140                       # Sample count of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.avg_refs     0.671429                       # Average number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus7.dtb.walker     3.768773                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus_17.dtb.walker    10.209951                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus7.dtb.walker     0.235548                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus_17.dtb.walker     0.638122                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::total     0.873670                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu7.dtb_walker_cache.tags.tag_accesses          711                       # Number of tag accesses
system.cpu7.dtb_walker_cache.tags.data_accesses          711                       # Number of data accesses
system.cpu7.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.ReadReq_hits::switch_cpus_17.dtb.walker          129                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.ReadReq_hits::total          129                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.demand_hits::switch_cpus_17.dtb.walker          129                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.demand_hits::total          129                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.overall_hits::switch_cpus_17.dtb.walker          129                       # number of overall hits
system.cpu7.dtb_walker_cache.overall_hits::total          129                       # number of overall hits
system.cpu7.dtb_walker_cache.ReadReq_misses::switch_cpus_17.dtb.walker          151                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.demand_misses::switch_cpus_17.dtb.walker          151                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.demand_misses::total          151                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.overall_misses::switch_cpus_17.dtb.walker          151                       # number of overall misses
system.cpu7.dtb_walker_cache.overall_misses::total          151                       # number of overall misses
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_17.dtb.walker      1746500                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::total      1746500                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::switch_cpus_17.dtb.walker      1746500                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::total      1746500                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::switch_cpus_17.dtb.walker      1746500                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::total      1746500                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.ReadReq_accesses::switch_cpus_17.dtb.walker          280                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.ReadReq_accesses::total          280                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.demand_accesses::switch_cpus_17.dtb.walker          280                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.demand_accesses::total          280                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::switch_cpus_17.dtb.walker          280                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::total          280                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_17.dtb.walker     0.539286                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::total     0.539286                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::switch_cpus_17.dtb.walker     0.539286                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::total     0.539286                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::switch_cpus_17.dtb.walker     0.539286                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::total     0.539286                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.dtb.walker 11566.225166                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::total 11566.225166                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_17.dtb.walker 11566.225166                       # average overall miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::total 11566.225166                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_17.dtb.walker 11566.225166                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::total 11566.225166                       # average overall miss latency
system.cpu7.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.writebacks::writebacks           27                       # number of writebacks
system.cpu7.dtb_walker_cache.writebacks::total           27                       # number of writebacks
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.dtb.walker          151                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::total          151                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::switch_cpus_17.dtb.walker          151                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::total          151                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::switch_cpus_17.dtb.walker          151                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::total          151                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.dtb.walker      1595500                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1595500                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.dtb.walker      1595500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::total      1595500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.dtb.walker      1595500                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::total      1595500                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.dtb.walker     0.539286                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.539286                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.dtb.walker     0.539286                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::total     0.539286                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.dtb.walker     0.539286                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::total     0.539286                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.dtb.walker 10566.225166                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10566.225166                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.dtb.walker 10566.225166                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10566.225166                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.dtb.walker 10566.225166                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10566.225166                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements             4881                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             173170                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             4881                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            35.478386                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   153.800194                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus_17.inst   358.199806                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.300391                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus_17.inst     0.699609                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          479                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           338203                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          338203                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::switch_cpus_17.inst       161780                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         161780                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus_17.inst       161780                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          161780                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus_17.inst       161780                       # number of overall hits
system.cpu7.icache.overall_hits::total         161780                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus_17.inst         4881                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         4881                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus_17.inst         4881                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          4881                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus_17.inst         4881                       # number of overall misses
system.cpu7.icache.overall_misses::total         4881                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus_17.inst     76629000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     76629000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus_17.inst     76629000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     76629000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus_17.inst     76629000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     76629000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus_17.inst       166661                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       166661                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus_17.inst       166661                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       166661                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus_17.inst       166661                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       166661                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus_17.inst     0.029287                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.029287                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus_17.inst     0.029287                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.029287                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus_17.inst     0.029287                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.029287                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus_17.inst 15699.446835                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 15699.446835                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus_17.inst 15699.446835                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 15699.446835                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus_17.inst 15699.446835                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 15699.446835                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks         4881                       # number of writebacks
system.cpu7.icache.writebacks::total             4881                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus_17.inst         4881                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         4881                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus_17.inst         4881                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         4881                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus_17.inst         4881                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         4881                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus_17.inst     71748000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     71748000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus_17.inst     71748000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     71748000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus_17.inst     71748000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     71748000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus_17.inst     0.029287                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.029287                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus_17.inst     0.029287                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.029287                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus_17.inst     0.029287                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.029287                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.inst 14699.446835                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 14699.446835                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus_17.inst 14699.446835                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 14699.446835                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus_17.inst 14699.446835                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 14699.446835                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.tags.replacements           82                       # number of replacements
system.cpu7.itb_walker_cache.tags.tagsinuse     4.371666                       # Cycle average of tags in use
system.cpu7.itb_walker_cache.tags.total_refs            2                       # Total number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.sampled_refs           82                       # Sample count of references to valid blocks.
system.cpu7.itb_walker_cache.tags.avg_refs     0.024390                       # Average number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus7.itb.walker            1                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus_17.itb.walker     3.371666                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus7.itb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus_17.itb.walker     0.210729                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::total     0.273229                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu7.itb_walker_cache.tags.tag_accesses          325                       # Number of tag accesses
system.cpu7.itb_walker_cache.tags.data_accesses          325                       # Number of data accesses
system.cpu7.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.ReadReq_hits::switch_cpus_17.itb.walker           14                       # number of ReadReq hits
system.cpu7.itb_walker_cache.ReadReq_hits::total           14                       # number of ReadReq hits
system.cpu7.itb_walker_cache.demand_hits::switch_cpus_17.itb.walker           14                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.demand_hits::total           14                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.overall_hits::switch_cpus_17.itb.walker           14                       # number of overall hits
system.cpu7.itb_walker_cache.overall_hits::total           14                       # number of overall hits
system.cpu7.itb_walker_cache.ReadReq_misses::switch_cpus_17.itb.walker           99                       # number of ReadReq misses
system.cpu7.itb_walker_cache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu7.itb_walker_cache.demand_misses::switch_cpus_17.itb.walker           99                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.demand_misses::total           99                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.overall_misses::switch_cpus_17.itb.walker           99                       # number of overall misses
system.cpu7.itb_walker_cache.overall_misses::total           99                       # number of overall misses
system.cpu7.itb_walker_cache.ReadReq_miss_latency::switch_cpus_17.itb.walker      1135500                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.ReadReq_miss_latency::total      1135500                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::switch_cpus_17.itb.walker      1135500                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::total      1135500                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::switch_cpus_17.itb.walker      1135500                       # number of overall miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::total      1135500                       # number of overall miss cycles
system.cpu7.itb_walker_cache.ReadReq_accesses::switch_cpus_17.itb.walker          113                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.ReadReq_accesses::total          113                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.demand_accesses::switch_cpus_17.itb.walker          113                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.demand_accesses::total          113                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::switch_cpus_17.itb.walker          113                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::total          113                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::switch_cpus_17.itb.walker     0.876106                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::total     0.876106                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_miss_rate::switch_cpus_17.itb.walker     0.876106                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_miss_rate::total     0.876106                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_miss_rate::switch_cpus_17.itb.walker     0.876106                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_miss_rate::total     0.876106                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.itb.walker 11469.696970                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::total 11469.696970                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::switch_cpus_17.itb.walker 11469.696970                       # average overall miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::total 11469.696970                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::switch_cpus_17.itb.walker 11469.696970                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::total 11469.696970                       # average overall miss latency
system.cpu7.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.writebacks::writebacks           18                       # number of writebacks
system.cpu7.itb_walker_cache.writebacks::total           18                       # number of writebacks
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.itb.walker           99                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::switch_cpus_17.itb.walker           99                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::total           99                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::switch_cpus_17.itb.walker           99                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::total           99                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.itb.walker      1036500                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::total      1036500                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.itb.walker      1036500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::total      1036500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.itb.walker      1036500                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::total      1036500                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.itb.walker     0.876106                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.876106                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.itb.walker     0.876106                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::total     0.876106                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.itb.walker     0.876106                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::total     0.876106                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.itb.walker 10469.696970                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10469.696970                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.itb.walker 10469.696970                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::total 10469.696970                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.itb.walker 10469.696970                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::total 10469.696970                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  805                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 805                       # Transaction distribution
system.iobus.trans_dist::WriteReq               30848                       # Transaction distribution
system.iobus.trans_dist::WriteResp              30848                       # Transaction distribution
system.iobus.trans_dist::MessageReq                45                       # Transaction distribution
system.iobus.trans_dist::MessageResp               45                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio         1564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio           66                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        60810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        60810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           90                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           90                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   63396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          884                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1449                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      1934888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      1934888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          180                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          180                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1936517                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                94500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy              1416500                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer9.occupancy                57500                       # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              707500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy           156866483                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               1.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1856000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30602000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               45000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                30405                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30405                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               273645                       # Number of tag accesses
system.iocache.tags.data_accesses              273645                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide          197                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              197                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide        30208                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30208                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide        30405                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30405                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide        30405                       # number of overall misses
system.iocache.overall_misses::total            30405                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide     23291966                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23291966                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide   3628083517                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3628083517                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide   3651375483                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3651375483                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide   3651375483                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3651375483                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide          197                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            197                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide        30208                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30208                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide        30405                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30405                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide        30405                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30405                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 118233.329949                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118233.329949                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 120103.400324                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 120103.400324                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 120091.283769                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120091.283769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 120091.283769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120091.283769                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           30208                       # number of writebacks
system.iocache.writebacks::total                30208                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          197                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          197                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide        30208                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30208                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide        30405                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30405                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide        30405                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30405                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide     13441966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13441966                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide   2115854280                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2115854280                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   2129296246                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2129296246                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   2129296246                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2129296246                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 68233.329949                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68233.329949                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 70042.845604                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70042.845604                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 70031.121395                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70031.121395                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 70031.121395                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70031.121395                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            73658                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               73658                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3038                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     17279                       # number of replacements
system.l2.tags.tagsinuse                 31577.602810                       # Cycle average of tags in use
system.l2.tags.total_refs                      478978                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17279                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.720238                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1588.541003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  2425.121975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1377.191311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2927.839202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   842.677071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1583.536111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   152.789010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   357.796301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     0.838945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   525.518734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  2980.728003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     3.966123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst  1146.245750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  4960.633696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     3.998082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   617.980111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  2646.243576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst  1143.456850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  3015.920444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   330.880961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  1343.014197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.inst    35.294702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.data   119.896491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.inst   153.916478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.data   253.422866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.inst   225.543921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.data   131.749736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.dtb.walker     0.937840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.inst    14.745905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.data    77.934051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.inst    95.152993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.data    89.059946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.itb.walker     0.001727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.inst    79.672669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.data   132.693442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.inst     5.446360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.data    45.331788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.inst    46.092401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.data    92.792040                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.048478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.074009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.042029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.089351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.025716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.048326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.010919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.016038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.090965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.034981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.151387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.018859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.080757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.034896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.092039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.010098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.040986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.inst     0.001077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.data     0.003659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.inst     0.004697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.data     0.007734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.inst     0.006883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.data     0.004021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.dtb.walker     0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.inst     0.000450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.data     0.002378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.inst     0.002904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.data     0.002718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.inst     0.002431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.data     0.004049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.inst     0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.data     0.001383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.inst     0.001407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.data     0.002832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963672                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         16357                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         16411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          622                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         8577                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         7158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9753                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.499176                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.500824                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1149938                       # Number of tag accesses
system.l2.tags.data_accesses                  1149938                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        30804                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30804                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        21348                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            21348                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_10.data           50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_11.data           75                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_12.data           67                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_13.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_14.data           44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_15.data          182                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_16.data           40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_17.data           29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  523                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           30                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_10.data         1480                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_11.data         1358                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_12.data          819                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_13.data          316                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_14.data          637                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_15.data        15707                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_16.data          155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_17.data          169                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20671                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_10.inst         4831                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_11.inst         8168                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_12.inst         7015                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_13.inst         3635                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_14.inst         5581                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_15.inst         6983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_16.inst         2974                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_17.inst         4762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              44148                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.itb.walker           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           85                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.dtb.walker          283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.itb.walker          207                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.data         1613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.dtb.walker          210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.itb.walker          169                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.data         2096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.dtb.walker          254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.itb.walker          189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.data         1479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.dtb.walker           95                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.itb.walker           49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.data          784                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.dtb.walker          149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.itb.walker          158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.data         1202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.dtb.walker         1674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.itb.walker          149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.data         3671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.dtb.walker           72                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.itb.walker           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.data          644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.dtb.walker          117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.itb.walker           75                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.data          778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16231                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst          199                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          115                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.dtb.walker          283                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.itb.walker          207                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.inst         4831                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.data         3093                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.dtb.walker          210                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.itb.walker          169                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.inst         8168                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.data         3454                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.dtb.walker          254                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.itb.walker          189                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.inst         7015                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.data         2298                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.dtb.walker           95                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.itb.walker           49                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.inst         3635                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.data         1100                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.dtb.walker          149                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.itb.walker          158                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.inst         5581                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.data         1839                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.dtb.walker         1674                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.itb.walker          149                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.inst         6983                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.data        19378                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.dtb.walker           72                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.itb.walker           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.inst         2974                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.data          799                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.dtb.walker          117                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.itb.walker           75                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.inst         4762                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.data          947                       # number of demand (read+write) hits
system.l2.demand_hits::total                    81050                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker           14                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst          199                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          115                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.dtb.walker          283                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.itb.walker          207                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.inst         4831                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.data         3093                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.dtb.walker          210                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.itb.walker          169                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.inst         8168                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.data         3454                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.dtb.walker          254                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.itb.walker          189                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.inst         7015                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.data         2298                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.dtb.walker           95                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.itb.walker           49                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.inst         3635                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.data         1100                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.dtb.walker          149                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.itb.walker          158                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.inst         5581                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.data         1839                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.dtb.walker         1674                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.itb.walker          149                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.inst         6983                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.data        19378                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.dtb.walker           72                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.itb.walker           14                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.inst         2974                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.data          799                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.dtb.walker          117                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.itb.walker           75                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.inst         4762                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.data          947                       # number of overall hits
system.l2.overall_hits::total                   81050                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus_10.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_11.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_12.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_13.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_14.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_15.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_16.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_17.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 74                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_10.data          137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_11.data          343                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_12.data          209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_13.data           45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_14.data           79                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_15.data         1193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_16.data           49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_17.data           65                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2121                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_10.inst          106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_11.inst          307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_12.inst          618                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_13.inst           29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_14.inst          293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_15.inst          366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_16.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_17.inst          119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1849                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus_10.data           94                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_11.data          137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_12.data          156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.data          113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_14.data          158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.itb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.data          137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_16.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_17.data          123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             959                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.inst          106                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.data          231                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.inst          307                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.data          480                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.inst          618                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.data          365                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.data          158                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.inst          293                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.data          237                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.inst          366                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.data         1330                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.data           88                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.inst          119                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.data          188                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4929                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.inst          106                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.data          231                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.inst          307                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.data          480                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.inst          618                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.data          365                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.data          158                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.inst          293                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.data          237                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.itb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.inst          366                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.data         1330                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.data           88                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.inst          119                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.data          188                       # number of overall misses
system.l2.overall_misses::total                  4929                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus_10.data       271500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_11.data       202000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_12.data       118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_13.data        98500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_14.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_15.data       333000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_16.data       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_17.data       327500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1560000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_10.data     14263500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_11.data     35153000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_12.data     21125500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_13.data      4848000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_14.data      8830000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_15.data    179156500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_16.data      4944500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_17.data      5537000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     273858000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_10.inst     10476000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_11.inst     29011500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_12.inst     61978500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_13.inst      2633000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_14.inst     26959000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_15.inst     36192000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_16.inst      1337500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_17.inst     11212000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    179799500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_10.data     11566500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_11.data     18511000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_12.data     20181000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.data     15009000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_14.data     18813000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.itb.walker        89500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.data     17486000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_16.data      6464000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_17.data     16004000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    124737500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus_10.inst     10476000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_10.data     25830000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.inst     29011500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.data     53664000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.inst     61978500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.data     41306500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.inst      2633000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.data     19857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.inst     26959000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.data     27643000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.itb.walker        89500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.inst     36192000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.data    196642500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.inst      1337500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.data     11408500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.inst     11212000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.data     21541000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        578395000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus_10.inst     10476000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_10.data     25830000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.inst     29011500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.data     53664000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.inst     61978500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.data     41306500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.inst      2633000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.data     19857000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.inst     26959000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.data     27643000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.itb.walker        89500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.inst     36192000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.data    196642500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.inst      1337500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.data     11408500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.inst     11212000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.data     21541000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       578395000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        30804                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30804                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        21348                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        21348                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_10.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_11.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_12.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_13.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_14.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_15.data          194                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_16.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_17.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              597                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           31                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_10.data         1617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_11.data         1701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_12.data         1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_13.data          361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_14.data          716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_15.data        16900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_16.data          204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_17.data          234                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_10.inst         4937                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_11.inst         8475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_12.inst         7633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_13.inst         3664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_14.inst         5874                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_15.inst         7349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_16.inst         2984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_17.inst         4881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          45997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.itb.walker           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           85                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.dtb.walker          283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.itb.walker          207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.data         1707                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.dtb.walker          210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.itb.walker          169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.data         2233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.dtb.walker          254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.itb.walker          189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.data         1635                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.dtb.walker           96                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.itb.walker           49                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.data          897                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.dtb.walker          149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.itb.walker          158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.data         1360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.dtb.walker         1674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.itb.walker          150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.data         3808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.dtb.walker           72                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.itb.walker           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.data          683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.dtb.walker          117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.itb.walker           75                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.data          901                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst          200                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          116                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.dtb.walker          283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.itb.walker          207                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.inst         4937                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.data         3324                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.dtb.walker          210                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.itb.walker          169                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.inst         8475                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.data         3934                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.dtb.walker          254                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.itb.walker          189                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.inst         7633                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.data         2663                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.dtb.walker           96                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.itb.walker           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.inst         3664                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.data         1258                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.dtb.walker          149                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.itb.walker          158                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.inst         5874                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.data         2076                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.dtb.walker         1674                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.itb.walker          150                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.inst         7349                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.data        20708                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.dtb.walker           72                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.itb.walker           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.inst         2984                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.data          887                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.dtb.walker          117                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.itb.walker           75                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.inst         4881                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.data         1135                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                85979                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          200                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          116                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.dtb.walker          283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.itb.walker          207                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.inst         4937                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.data         3324                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.dtb.walker          210                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.itb.walker          169                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.inst         8475                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.data         3934                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.dtb.walker          254                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.itb.walker          189                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.inst         7633                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.data         2663                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.dtb.walker           96                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.itb.walker           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.inst         3664                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.data         1258                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.dtb.walker          149                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.itb.walker          158                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.inst         5874                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.data         2076                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.dtb.walker         1674                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.itb.walker          150                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.inst         7349                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.data        20708                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.dtb.walker           72                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.itb.walker           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.inst         2984                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.data          887                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.dtb.walker          117                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.itb.walker           75                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.inst         4881                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.data         1135                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               85979                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_10.data     0.193548                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_11.data     0.107143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_12.data     0.118421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_13.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_14.data     0.063830                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_15.data     0.061856                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_16.data     0.230769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_17.data     0.275000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.123953                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.032258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_10.data     0.084725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_11.data     0.201646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_12.data     0.203307                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_13.data     0.124654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_14.data     0.110335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_15.data     0.070592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_16.data     0.240196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_17.data     0.277778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.093059                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_10.inst     0.021471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_11.inst     0.036224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_12.inst     0.080964                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_13.inst     0.007915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_14.inst     0.049881                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_15.inst     0.049803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_16.inst     0.003351                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_17.inst     0.024380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.040198                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_10.data     0.055067                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_11.data     0.061352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_12.data     0.095413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.dtb.walker     0.010417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.data     0.125975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_14.data     0.116176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.itb.walker     0.006667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.data     0.035977                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_16.data     0.057101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_17.data     0.136515                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055788                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.008621                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.inst     0.021471                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.data     0.069495                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.inst     0.036224                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.data     0.122013                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.inst     0.080964                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.data     0.137063                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.dtb.walker     0.010417                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.inst     0.007915                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.data     0.125596                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.inst     0.049881                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.data     0.114162                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.itb.walker     0.006667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.inst     0.049803                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.data     0.064226                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.inst     0.003351                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.data     0.099211                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.inst     0.024380                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.data     0.165639                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057328                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.005000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.008621                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.inst     0.021471                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.data     0.069495                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.inst     0.036224                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.data     0.122013                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.inst     0.080964                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.data     0.137063                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.dtb.walker     0.010417                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.inst     0.007915                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.data     0.125596                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.inst     0.049881                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.data     0.114162                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.itb.walker     0.006667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.inst     0.049803                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.data     0.064226                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.inst     0.003351                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.data     0.099211                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.inst     0.024380                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.data     0.165639                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057328                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_10.data        22625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_11.data 22444.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_12.data 13111.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_13.data 16416.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_14.data        20000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_15.data        27750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_16.data 12458.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_17.data 29772.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21081.081081                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_10.data 104113.138686                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_11.data 102486.880466                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_12.data 101078.947368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_13.data 107733.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_14.data 111772.151899                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_15.data 150173.093043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_16.data 100908.163265                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_17.data 85184.615385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129117.397454                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_10.inst 98830.188679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_11.inst        94500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_12.inst 100288.834951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_13.inst 90793.103448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_14.inst 92010.238908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_15.inst 98885.245902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_16.inst       133750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_17.inst 94218.487395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97241.481882                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_10.data 123047.872340                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_11.data 135116.788321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_12.data 129365.384615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.data 132823.008850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_14.data 119069.620253                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.itb.walker        89500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.data 127635.036496                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_16.data 165743.589744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_17.data 130113.821138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130070.385819                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.inst 98830.188679                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.data 111818.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.inst        94500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.data       111800                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.inst 100288.834951                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.data 113168.493151                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.inst 90793.103448                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.data 125677.215190                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.inst 92010.238908                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.data 116637.130802                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.itb.walker        89500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.inst 98885.245902                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.data 147851.503759                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.inst       133750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.data 129642.045455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.inst 94218.487395                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.data 114579.787234                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117345.303307                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.inst 98830.188679                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.data 111818.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.inst        94500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.data       111800                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.inst 100288.834951                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.data 113168.493151                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.inst 90793.103448                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.data 125677.215190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.inst 92010.238908                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.data 116637.130802                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.itb.walker        89500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.inst 98885.245902                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.data 147851.503759                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.inst       133750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.data 129642.045455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.inst 94218.487395                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.data 114579.787234                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117345.303307                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        19                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                11179                       # number of writebacks
system.l2.writebacks::total                     11179                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus_10.data            8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_11.data           22                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_12.data           18                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_14.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_15.data          573                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              623                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_14.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus_10.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_11.data           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_12.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_14.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_15.data          573                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 624                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus_10.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_11.data           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_12.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_14.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_15.data          573                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                624                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          187                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           187                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher        16671                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          16671                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_10.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_11.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_12.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_13.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_14.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_15.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_16.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_17.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            74                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_10.data          129                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_11.data          321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_12.data          191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_13.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_14.data           77                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_15.data          620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_16.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_17.data           65                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1497                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_10.inst          106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_11.inst          307                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_12.inst          618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_13.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_14.inst          293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_15.inst          366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_16.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_17.inst          119                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1848                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_10.data           94                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_11.data          137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_12.data          156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.data          113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_14.data          157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.itb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.data          137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_16.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_17.data          123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          958                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.inst          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.data          223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.inst          307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.data          458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.inst          618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.data          347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.data          158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.inst          293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.data          234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.inst          366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.data          757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.inst          119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.data          188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4303                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        16671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.inst          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.data          223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.inst          307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.data          458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.inst          618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.data          347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.data          158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.inst          293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.data          234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.inst          366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.data          757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.inst          119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.data          188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20974                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus_10.data           27                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_11.data           49                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_12.data           48                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_13.data          130                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_14.data           42                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_15.data          129                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_16.data          147                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_17.data           40                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          612                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_10.data           46                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_11.data          111                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_12.data          110                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_13.data           81                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_14.data           88                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_15.data           96                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_16.data          101                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_17.data           86                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          719                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus_10.data           73                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_11.data          160                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_12.data          158                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_13.data          211                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_14.data          130                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_15.data          225                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_16.data          248                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_17.data          126                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1331                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1604854315                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1604854315                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_10.data       238000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_11.data       172000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_12.data       177500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_13.data       128000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_14.data        60500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_15.data       241500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_16.data       246500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_17.data       217500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1481500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_10.data     11461500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_11.data     28644500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_12.data     16709500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_13.data      4398000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_14.data      7520000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_15.data     62798000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_16.data      4454500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_17.data      4887000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    140873000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_10.inst      9416000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_11.inst     25941500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_12.inst     55798500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_13.inst      2343000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_14.inst     24029000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_15.inst     32532000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_16.inst      1237500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_17.inst     10022000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    161319500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_10.data     10626500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_11.data     17141000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_12.data     18621000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.data     13879000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_14.data     17150500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.itb.walker        79500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.data     16116000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_16.data      6074000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_17.data     14774000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    115065000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.inst      9416000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.data     22088000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.inst     25941500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.data     45785500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.inst     55798500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.data     35330500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.inst      2343000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.data     18277000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.inst     24029000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.data     24670500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.itb.walker        79500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.inst     32532000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.data     78914000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.inst      1237500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.data     10528500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.inst     10022000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.data     19661000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    417257500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1604854315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.inst      9416000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.data     22088000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.inst     25941500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.data     45785500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.inst     55798500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.data     35330500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.inst      2343000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.data     18277000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.inst     24029000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.data     24670500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.itb.walker        79500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.inst     32532000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.data     78914000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.inst      1237500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.data     10528500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.inst     10022000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.data     19661000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2022111815                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      4342000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      7646000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      7528500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data     27779500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      6725000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data     27363500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data     31639000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      6553500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    119577000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_10.data      4342000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_11.data      7646000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_12.data      7528500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_13.data     27779500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_14.data      6725000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_15.data     27363500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_16.data     31639000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_17.data      6553500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    119577000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_10.data     0.193548                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_11.data     0.107143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_12.data     0.118421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_13.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_14.data     0.063830                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_15.data     0.061856                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_16.data     0.230769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_17.data     0.275000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.123953                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_10.data     0.079777                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_11.data     0.188713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_12.data     0.185798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_13.data     0.124654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_14.data     0.107542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_15.data     0.036686                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_16.data     0.240196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_17.data     0.277778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.065681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_10.inst     0.021471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_11.inst     0.036224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_12.inst     0.080964                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_13.inst     0.007915                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_14.inst     0.049881                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_15.inst     0.049803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_16.inst     0.003351                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_17.inst     0.024380                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.040177                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_10.data     0.055067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_11.data     0.061352                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_12.data     0.095413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.010417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.data     0.125975                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_14.data     0.115441                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.006667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.data     0.035977                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_16.data     0.057101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_17.data     0.136515                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055730                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.inst     0.021471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.data     0.067088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.inst     0.036224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.data     0.116421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.inst     0.080964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.data     0.130304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.010417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.inst     0.007915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.data     0.125596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.inst     0.049881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.data     0.112717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.006667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.inst     0.049803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.data     0.036556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.inst     0.003351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.data     0.099211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.inst     0.024380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.data     0.165639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050047                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.inst     0.021471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.data     0.067088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.inst     0.036224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.data     0.116421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.inst     0.080964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.data     0.130304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.010417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.inst     0.007915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.data     0.125596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.inst     0.049881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.data     0.112717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.006667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.inst     0.049803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.data     0.036556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.inst     0.003351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.data     0.099211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.inst     0.024380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.data     0.165639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.243943                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 96266.229680                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96266.229680                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_10.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_11.data 19111.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_12.data 19722.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_13.data 21333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_14.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_15.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_16.data 20541.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_17.data 19772.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20020.270270                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_10.data 88848.837209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_11.data 89235.202492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_12.data 87484.293194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_13.data 97733.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_14.data 97662.337662                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_15.data 101287.096774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_16.data 90908.163265                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_17.data 75184.615385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94103.540414                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_10.inst 88830.188679                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_11.inst        84500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_12.inst 90288.834951                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_13.inst 80793.103448                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_14.inst 82010.238908                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_15.inst 88885.245902                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_16.inst       123750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_17.inst 84218.487395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87294.101732                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_10.data 113047.872340                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_11.data 125116.788321                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_12.data 119365.384615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.data 122823.008850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_14.data 109238.853503                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker        79500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.data 117635.036496                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_16.data 155743.589744                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_17.data 120113.821138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 120109.603340                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.inst 88830.188679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.data 99049.327354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.inst        84500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.data 99968.340611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.inst 90288.834951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.data 101817.002882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.inst 80793.103448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.data 115677.215190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.inst 82010.238908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.data 105429.487179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker        79500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.inst 88885.245902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.data 104245.706737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.inst       123750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.data 119642.045455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.inst 84218.487395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.data 104579.787234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96968.975134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 96266.229680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.inst 88830.188679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.data 99049.327354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.inst        84500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.data 99968.340611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.inst 90288.834951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.data 101817.002882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.inst 80793.103448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.data 115677.215190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.inst 82010.238908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.data 105429.487179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker        79500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.inst 88885.245902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.data 104245.706737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.inst       123750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.data 119642.045455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.inst 84218.487395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.data 104579.787234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96410.404072                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 160814.814815                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data 156040.816327                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 156843.750000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data 213688.461538                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data 160119.047619                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data 212120.155039                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 215231.292517                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data 163837.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 195387.254902                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data 59479.452055                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data 47787.500000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data 47648.734177                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data 131656.398104                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data 51730.769231                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data 121615.555556                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data 127576.612903                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data 52011.904762                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 89839.969947                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests        101911                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        54843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          197                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 612                       # Transaction distribution
system.membus.trans_dist::ReadResp              20255                       # Transaction distribution
system.membus.trans_dist::WriteReq                719                       # Transaction distribution
system.membus.trans_dist::WriteResp               717                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41387                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5113                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3887                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1636                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1487                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19643                       # Transaction distribution
system.membus.trans_dist::MessageReq               56                       # Transaction distribution
system.membus.trans_dist::MessageResp              56                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30208                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         4236                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu4.interrupts.int_slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu5.interrupts.int_slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu6.interrupts.int_slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu7.interrupts.int_slave           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        60810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        60810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu4.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu5.interrupts.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu6.interrupts.pio           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu7.interrupts.pio           17                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        61997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        64657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu6.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::total           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.interrupts.int_master::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::total            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 125579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu4.interrupts.int_slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu5.interrupts.int_slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu6.interrupts.int_slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu7.interrupts.int_slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1933312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1933312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1449                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu4.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu5.interrupts.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu6.interrupts.pio           52                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu7.interrupts.pio           36                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2055168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2056949                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu6.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::total           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.interrupts.int_master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::total           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3990485                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             8380                       # Total snoops (count)
system.membus.snoopTraffic                      12608                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             56761                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.078099                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.268330                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   52328     92.19%     92.19% # Request fanout histogram
system.membus.snoop_fanout::1                    4433      7.81%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               56761                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2181500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy               24500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               15000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               24000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy               12000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy               19500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy               12999                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               24000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer8.occupancy               12500                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy               23000                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer10.occupancy              18498                       # Layer occupancy (ticks)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer11.occupancy              24000                       # Layer occupancy (ticks)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer12.occupancy              18496                       # Layer occupancy (ticks)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer13.occupancy              30500                       # Layer occupancy (ticks)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer14.occupancy              17997                       # Layer occupancy (ticks)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer15.occupancy              22000                       # Layer occupancy (ticks)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer16.occupancy              15996                       # Layer occupancy (ticks)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer17.occupancy          273281293                       # Layer occupancy (ticks)
system.membus.reqLayer17.utilization              3.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy              49500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5510929                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          111798794                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer4.occupancy               1000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy               5000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy               2000                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy              3000                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages          472                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes      1933312                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          472                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses               5834                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses               3219                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    1                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses              28510                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::ON    133253000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF   8071678000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                   48268                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.committedInsts              21377                       # Number of instructions committed
system.switch_cpus0.committedOps                41129                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        40478                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls               1136                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         3120                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               40478                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads        79628                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        32809                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_cc_register_reads        21728                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes        14559                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs                 9048                       # number of memory refs
system.switch_cpus0.num_load_insts               5834                       # Number of load instructions
system.switch_cpus0.num_store_insts              3214                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles             48268                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                     4553                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass           96      0.23%      0.23% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            31975     77.74%     77.98% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              10      0.02%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.00% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            5834     14.18%     92.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           3214      7.81%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             41129                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    556834500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value    556834500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    556834500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    556834500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF   8071678000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    838822000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value    838822000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    838822000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    838822000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF   8071678000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean    169374000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value    169374000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    169374000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED    169374000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF   8071678000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean    413983500                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value    413983500                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value    413983500                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED    413983500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF   8071678000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.committedInsts                  0                       # Number of instructions committed
system.switch_cpus4.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus4.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                   0                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus4.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus4.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus4.num_mem_refs                    0                       # number of memory refs
system.switch_cpus4.num_load_insts                  0                       # Number of load instructions
system.switch_cpus4.num_store_insts                 0                       # Number of store instructions
system.switch_cpus4.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus4.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus4.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus4.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus4.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus4.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus4.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus4.op_class::total                 0                       # Class of executed instruction
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean    362272500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value    362272500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value    362272500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED    362272500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF   8071678000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.committedInsts                  0                       # Number of instructions committed
system.switch_cpus5.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus5.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                   0                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus5.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus5.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus5.num_mem_refs                    0                       # number of memory refs
system.switch_cpus5.num_load_insts                  0                       # Number of load instructions
system.switch_cpus5.num_store_insts                 0                       # Number of store instructions
system.switch_cpus5.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus5.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus5.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus5.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus5.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus5.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus5.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus5.op_class::total                 0                       # Class of executed instruction
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean    145591500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value    145591500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value    145591500                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED    145591500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF   8071678000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.committedInsts                  0                       # Number of instructions committed
system.switch_cpus6.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus6.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                   0                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus6.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus6.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus6.num_mem_refs                    0                       # number of memory refs
system.switch_cpus6.num_load_insts                  0                       # Number of load instructions
system.switch_cpus6.num_store_insts                 0                       # Number of store instructions
system.switch_cpus6.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus6.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus6.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus6.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus6.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus6.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus6.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus6.op_class::total                 0                       # Class of executed instruction
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean     99898500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value     99898500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value     99898500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED     99898500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF   8071678000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.committedInsts                  0                       # Number of instructions committed
system.switch_cpus7.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus7.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                   0                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus7.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus7.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus7.num_mem_refs                    0                       # number of memory refs
system.switch_cpus7.num_load_insts                  0                       # Number of load instructions
system.switch_cpus7.num_store_insts                 0                       # Number of store instructions
system.switch_cpus7.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus7.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus7.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus7.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus7.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus7.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus7.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses            68354                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses            56168                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses                125                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses                 34                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses           333687                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses                 70                       # TLB misses on write requests
system.switch_cpus_10.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus_10.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::mean 828373388.888889                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::stdev 711708469.855318                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::min_value    106708500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::max_value   2306733500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateResidencyTicks::ON    376030500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::CLK_GATED   7455360500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::OFF 4800437872500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles              16143356                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_10.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_10.committedInsts           255259                       # Number of instructions committed
system.switch_cpus_10.committedOps             518245                       # Number of ops (including micro ops) committed
system.switch_cpus_10.num_int_alu_accesses       494821                       # Number of integer alu accesses
system.switch_cpus_10.num_fp_alu_accesses        12891                       # Number of float alu accesses
system.switch_cpus_10.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.num_func_calls            11454                       # number of times a function call or return occured
system.switch_cpus_10.num_conditional_control_insts        39854                       # number of instructions that are conditional controls
system.switch_cpus_10.num_int_insts            494821                       # number of integer instructions
system.switch_cpus_10.num_fp_insts              12891                       # number of float instructions
system.switch_cpus_10.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_10.num_int_register_reads      1033179                       # number of times the integer registers were read
system.switch_cpus_10.num_int_register_writes       393169                       # number of times the integer registers were written
system.switch_cpus_10.num_fp_register_reads        21701                       # number of times the floating registers were read
system.switch_cpus_10.num_fp_register_writes         9895                       # number of times the floating registers were written
system.switch_cpus_10.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_10.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_10.num_cc_register_reads       288966                       # number of times the CC registers were read
system.switch_cpus_10.num_cc_register_writes       157722                       # number of times the CC registers were written
system.switch_cpus_10.num_mem_refs             124436                       # number of memory refs
system.switch_cpus_10.num_load_insts            68261                       # Number of load instructions
system.switch_cpus_10.num_store_insts           56175                       # Number of store instructions
system.switch_cpus_10.num_idle_cycles    14914349.088456                       # Number of idle cycles
system.switch_cpus_10.num_busy_cycles    1229006.911544                       # Number of busy cycles
system.switch_cpus_10.not_idle_fraction      0.076131                       # Percentage of non-idle cycles
system.switch_cpus_10.idle_fraction          0.923869                       # Percentage of idle cycles
system.switch_cpus_10.Branches                  55422                       # Number of branches fetched
system.switch_cpus_10.op_class::No_OpClass        11515      2.22%      2.22% # Class of executed instruction
system.switch_cpus_10.op_class::IntAlu         371704     71.72%     73.94% # Class of executed instruction
system.switch_cpus_10.op_class::IntMult           684      0.13%     74.07% # Class of executed instruction
system.switch_cpus_10.op_class::IntDiv            581      0.11%     74.19% # Class of executed instruction
system.switch_cpus_10.op_class::FloatAdd         9364      1.81%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCmp            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCvt            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMult            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMultAcc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatDiv            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMisc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatSqrt            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAdd             0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAddAcc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAlu             0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCmp             0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCvt             0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMisc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMult            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMultAcc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShift            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShiftAcc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdSqrt            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAdd            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAlu            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCmp            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCvt            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatDiv            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMisc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMult            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMultAcc            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatSqrt            0      0.00%     75.99% # Class of executed instruction
system.switch_cpus_10.op_class::MemRead         66515     12.83%     88.83% # Class of executed instruction
system.switch_cpus_10.op_class::MemWrite        56154     10.83%     99.66% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemRead         1729      0.33%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemWrite           21      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::total          518267                       # Class of executed instruction
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses            79049                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses            59299                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses                 97                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses                 38                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses           422214                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                 84                       # TLB misses on write requests
system.switch_cpus_11.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus_11.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::mean    625010500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::stdev 527826657.666876                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::min_value    152855500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::max_value   1820951500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateResidencyTicks::ON    826803500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::CLK_GATED   5000084000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF 4802442376000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles              12501453                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_11.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_11.committedInsts           322521                       # Number of instructions committed
system.switch_cpus_11.committedOps             596076                       # Number of ops (including micro ops) committed
system.switch_cpus_11.num_int_alu_accesses       584092                       # Number of integer alu accesses
system.switch_cpus_11.num_fp_alu_accesses          285                       # Number of float alu accesses
system.switch_cpus_11.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.num_func_calls            14192                       # number of times a function call or return occured
system.switch_cpus_11.num_conditional_control_insts        42918                       # number of instructions that are conditional controls
system.switch_cpus_11.num_int_insts            584092                       # number of integer instructions
system.switch_cpus_11.num_fp_insts                285                       # number of float instructions
system.switch_cpus_11.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_11.num_int_register_reads      1202149                       # number of times the integer registers were read
system.switch_cpus_11.num_int_register_writes       469007                       # number of times the integer registers were written
system.switch_cpus_11.num_fp_register_reads          476                       # number of times the floating registers were read
system.switch_cpus_11.num_fp_register_writes          234                       # number of times the floating registers were written
system.switch_cpus_11.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_11.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_11.num_cc_register_reads       308173                       # number of times the CC registers were read
system.switch_cpus_11.num_cc_register_writes       205273                       # number of times the CC registers were written
system.switch_cpus_11.num_mem_refs             138366                       # number of memory refs
system.switch_cpus_11.num_load_insts            79002                       # Number of load instructions
system.switch_cpus_11.num_store_insts           59364                       # Number of store instructions
system.switch_cpus_11.num_idle_cycles    11224664.977830                       # Number of idle cycles
system.switch_cpus_11.num_busy_cycles    1276788.022170                       # Number of busy cycles
system.switch_cpus_11.not_idle_fraction      0.102131                       # Percentage of non-idle cycles
system.switch_cpus_11.idle_fraction          0.897869                       # Percentage of idle cycles
system.switch_cpus_11.Branches                  61771                       # Number of branches fetched
system.switch_cpus_11.op_class::No_OpClass         4639      0.78%      0.78% # Class of executed instruction
system.switch_cpus_11.op_class::IntAlu         451194     75.69%     76.47% # Class of executed instruction
system.switch_cpus_11.op_class::IntMult          1066      0.18%     76.65% # Class of executed instruction
system.switch_cpus_11.op_class::IntDiv            694      0.12%     76.76% # Class of executed instruction
system.switch_cpus_11.op_class::FloatAdd          154      0.03%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCmp            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCvt            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMult            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMultAcc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::FloatDiv            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMisc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::FloatSqrt            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAdd             0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAddAcc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAlu             0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCmp             0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCvt             0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMisc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMult            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMultAcc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShift            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShiftAcc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdSqrt            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAdd            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAlu            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCmp            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCvt            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatDiv            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMisc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMult            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMultAcc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatSqrt            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus_11.op_class::MemRead         78930     13.24%     90.03% # Class of executed instruction
system.switch_cpus_11.op_class::MemWrite        59352      9.96%     99.99% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemRead           56      0.01%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemWrite           12      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::total          596097                       # Class of executed instruction
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses           149342                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses            79569                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses                120                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses                 34                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses           874545                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses                 84                       # TLB misses on write requests
system.switch_cpus_12.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus_12.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::mean 669244562.625000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::stdev 640661251.121315                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::min_value     73035501                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::max_value   1736518000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateResidencyTicks::ON   1363546999                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::CLK_GATED   5353956501                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::OFF 4801551760000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles              12670320                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_12.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_12.committedInsts           654123                       # Number of instructions committed
system.switch_cpus_12.committedOps            1429489                       # Number of ops (including micro ops) committed
system.switch_cpus_12.num_int_alu_accesses      1386874                       # Number of integer alu accesses
system.switch_cpus_12.num_fp_alu_accesses        16282                       # Number of float alu accesses
system.switch_cpus_12.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.num_func_calls            16917                       # number of times a function call or return occured
system.switch_cpus_12.num_conditional_control_insts        86845                       # number of instructions that are conditional controls
system.switch_cpus_12.num_int_insts           1386874                       # number of integer instructions
system.switch_cpus_12.num_fp_insts              16282                       # number of float instructions
system.switch_cpus_12.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_12.num_int_register_reads      3095514                       # number of times the integer registers were read
system.switch_cpus_12.num_int_register_writes      1406269                       # number of times the integer registers were written
system.switch_cpus_12.num_fp_register_reads        27994                       # number of times the floating registers were read
system.switch_cpus_12.num_fp_register_writes        14107                       # number of times the floating registers were written
system.switch_cpus_12.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_12.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_12.num_cc_register_reads      1113208                       # number of times the CC registers were read
system.switch_cpus_12.num_cc_register_writes       497335                       # number of times the CC registers were written
system.switch_cpus_12.num_mem_refs             228931                       # number of memory refs
system.switch_cpus_12.num_load_insts           149286                       # Number of load instructions
system.switch_cpus_12.num_store_insts           79645                       # Number of store instructions
system.switch_cpus_12.num_idle_cycles    10536225.255306                       # Number of idle cycles
system.switch_cpus_12.num_busy_cycles    2134094.744694                       # Number of busy cycles
system.switch_cpus_12.not_idle_fraction      0.168433                       # Percentage of non-idle cycles
system.switch_cpus_12.idle_fraction          0.831567                       # Percentage of idle cycles
system.switch_cpus_12.Branches                 110650                       # Number of branches fetched
system.switch_cpus_12.op_class::No_OpClass        22925      1.60%      1.60% # Class of executed instruction
system.switch_cpus_12.op_class::IntAlu        1067341     74.66%     76.27% # Class of executed instruction
system.switch_cpus_12.op_class::IntMult          2803      0.20%     76.46% # Class of executed instruction
system.switch_cpus_12.op_class::IntDiv          95461      6.68%     83.14% # Class of executed instruction
system.switch_cpus_12.op_class::FloatAdd        12070      0.84%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCmp            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCvt            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMult            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMultAcc            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::FloatDiv            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMisc            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::FloatSqrt            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAdd             0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAddAcc            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAlu             0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCmp             0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCvt             0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMisc            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMult            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMultAcc            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShift            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShiftAcc            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdSqrt            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAdd            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAlu            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCmp            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCvt            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatDiv            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMisc            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMult            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMultAcc            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatSqrt            0      0.00%     83.99% # Class of executed instruction
system.switch_cpus_12.op_class::MemRead        145247     10.16%     94.15% # Class of executed instruction
system.switch_cpus_12.op_class::MemWrite        79645      5.57%     99.72% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemRead         4023      0.28%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::total         1429515                       # Class of executed instruction
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses            35832                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses            21424                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses                 56                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses                  6                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses           176245                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                 19                       # TLB misses on write requests
system.switch_cpus_13.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus_13.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::mean    804618500                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::stdev 736014535.534667                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::min_value     23332000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::max_value   2471647000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateResidencyTicks::ON    361833000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::CLK_GATED   7241566500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::OFF 4800665864000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles              14907237                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_13.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_13.committedInsts           136868                       # Number of instructions committed
system.switch_cpus_13.committedOps             252570                       # Number of ops (including micro ops) committed
system.switch_cpus_13.num_int_alu_accesses       247214                       # Number of integer alu accesses
system.switch_cpus_13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_13.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.num_func_calls             6281                       # number of times a function call or return occured
system.switch_cpus_13.num_conditional_control_insts        16746                       # number of instructions that are conditional controls
system.switch_cpus_13.num_int_insts            247214                       # number of integer instructions
system.switch_cpus_13.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_13.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_13.num_int_register_reads       512479                       # number of times the integer registers were read
system.switch_cpus_13.num_int_register_writes       203336                       # number of times the integer registers were written
system.switch_cpus_13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_13.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_13.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_13.num_cc_register_reads       124007                       # number of times the CC registers were read
system.switch_cpus_13.num_cc_register_writes        92428                       # number of times the CC registers were written
system.switch_cpus_13.num_mem_refs              57391                       # number of memory refs
system.switch_cpus_13.num_load_insts            35905                       # Number of load instructions
system.switch_cpus_13.num_store_insts           21486                       # Number of store instructions
system.switch_cpus_13.num_idle_cycles    14240950.015004                       # Number of idle cycles
system.switch_cpus_13.num_busy_cycles    666286.984996                       # Number of busy cycles
system.switch_cpus_13.not_idle_fraction      0.044696                       # Percentage of non-idle cycles
system.switch_cpus_13.idle_fraction          0.955304                       # Percentage of idle cycles
system.switch_cpus_13.Branches                  25117                       # Number of branches fetched
system.switch_cpus_13.op_class::No_OpClass         1963      0.78%      0.78% # Class of executed instruction
system.switch_cpus_13.op_class::IntAlu         192413     76.18%     76.96% # Class of executed instruction
system.switch_cpus_13.op_class::IntMult           440      0.17%     77.13% # Class of executed instruction
system.switch_cpus_13.op_class::IntDiv            383      0.15%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::FloatAdd            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCmp            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCvt            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMult            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMultAcc            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::FloatDiv            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMisc            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::FloatSqrt            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAdd             0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAddAcc            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAlu             0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCmp             0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCvt             0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMisc            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMult            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMultAcc            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShift            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShiftAcc            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdSqrt            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAdd            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAlu            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCmp            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCvt            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatDiv            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMisc            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMult            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMultAcc            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatSqrt            0      0.00%     77.28% # Class of executed instruction
system.switch_cpus_13.op_class::MemRead         35887     14.21%     91.49% # Class of executed instruction
system.switch_cpus_13.op_class::MemWrite        21486      8.51%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::total          252572                       # Class of executed instruction
system.switch_cpus_14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.dtb.rdAccesses            54455                       # TLB accesses on read requests
system.switch_cpus_14.dtb.wrAccesses            36457                       # TLB accesses on write requests
system.switch_cpus_14.dtb.rdMisses                 81                       # TLB misses on read requests
system.switch_cpus_14.dtb.wrMisses                 20                       # TLB misses on write requests
system.switch_cpus_14.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_14.itb.wrAccesses           269389                       # TLB accesses on write requests
system.switch_cpus_14.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_14.itb.wrMisses                 67                       # TLB misses on write requests
system.switch_cpus_14.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus_14.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::mean 518066550.200000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::stdev 354819434.453547                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::min_value     83450500                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::max_value   1135295000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateResidencyTicks::ON    535843998                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::CLK_GATED   5180665502                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::OFF 4802552754000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.numCycles              15188759                       # number of cpu cycles simulated
system.switch_cpus_14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_14.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_14.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_14.committedInsts           205940                       # Number of instructions committed
system.switch_cpus_14.committedOps             387862                       # Number of ops (including micro ops) committed
system.switch_cpus_14.num_int_alu_accesses       379182                       # Number of integer alu accesses
system.switch_cpus_14.num_fp_alu_accesses          343                       # Number of float alu accesses
system.switch_cpus_14.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_14.num_func_calls             9279                       # number of times a function call or return occured
system.switch_cpus_14.num_conditional_control_insts        27293                       # number of instructions that are conditional controls
system.switch_cpus_14.num_int_insts            379182                       # number of integer instructions
system.switch_cpus_14.num_fp_insts                343                       # number of float instructions
system.switch_cpus_14.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_14.num_int_register_reads       781637                       # number of times the integer registers were read
system.switch_cpus_14.num_int_register_writes       307251                       # number of times the integer registers were written
system.switch_cpus_14.num_fp_register_reads          567                       # number of times the floating registers were read
system.switch_cpus_14.num_fp_register_writes          275                       # number of times the floating registers were written
system.switch_cpus_14.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_14.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_14.num_cc_register_reads       197789                       # number of times the CC registers were read
system.switch_cpus_14.num_cc_register_writes       129992                       # number of times the CC registers were written
system.switch_cpus_14.num_mem_refs              90934                       # number of memory refs
system.switch_cpus_14.num_load_insts            54416                       # Number of load instructions
system.switch_cpus_14.num_store_insts           36518                       # Number of store instructions
system.switch_cpus_14.num_idle_cycles    14183410.434239                       # Number of idle cycles
system.switch_cpus_14.num_busy_cycles    1005348.565761                       # Number of busy cycles
system.switch_cpus_14.not_idle_fraction      0.066190                       # Percentage of non-idle cycles
system.switch_cpus_14.idle_fraction          0.933810                       # Percentage of idle cycles
system.switch_cpus_14.Branches                  39855                       # Number of branches fetched
system.switch_cpus_14.op_class::No_OpClass         3261      0.84%      0.84% # Class of executed instruction
system.switch_cpus_14.op_class::IntAlu         292064     75.30%     76.14% # Class of executed instruction
system.switch_cpus_14.op_class::IntMult           753      0.19%     76.33% # Class of executed instruction
system.switch_cpus_14.op_class::IntDiv            616      0.16%     76.49% # Class of executed instruction
system.switch_cpus_14.op_class::FloatAdd          262      0.07%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCmp            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCvt            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMult            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMultAcc            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::FloatDiv            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMisc            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::FloatSqrt            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAdd             0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAddAcc            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAlu             0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCmp             0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCvt             0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMisc            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMult            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMultAcc            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShift            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShiftAcc            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdSqrt            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAdd            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAlu            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCmp            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCvt            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatDiv            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMisc            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMult            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMultAcc            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatSqrt            0      0.00%     76.56% # Class of executed instruction
system.switch_cpus_14.op_class::MemRead         54356     14.01%     90.57% # Class of executed instruction
system.switch_cpus_14.op_class::MemWrite        36518      9.42%     99.99% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemRead           40      0.01%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::total          387870                       # Class of executed instruction
system.switch_cpus_15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.dtb.rdAccesses           159965                       # TLB accesses on read requests
system.switch_cpus_15.dtb.wrAccesses           246001                       # TLB accesses on write requests
system.switch_cpus_15.dtb.rdMisses                310                       # TLB misses on read requests
system.switch_cpus_15.dtb.wrMisses                490                       # TLB misses on write requests
system.switch_cpus_15.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_15.itb.wrAccesses           967969                       # TLB accesses on write requests
system.switch_cpus_15.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_15.itb.wrMisses                 70                       # TLB misses on write requests
system.switch_cpus_15.numPwrStateTransitions           17                       # Number of power state transitions
system.switch_cpus_15.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::mean 457650875.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::stdev 431978874.083648                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::min_value     25960502                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::max_value   1279678000                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateResidencyTicks::ON   2006539496                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::CLK_GATED   3661207004                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::OFF 4802601517000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.numCycles              16143356                       # number of cpu cycles simulated
system.switch_cpus_15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_15.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_15.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_15.committedInsts           720476                       # Number of instructions committed
system.switch_cpus_15.committedOps            1326128                       # Number of ops (including micro ops) committed
system.switch_cpus_15.num_int_alu_accesses      1286670                       # Number of integer alu accesses
system.switch_cpus_15.num_fp_alu_accesses         3637                       # Number of float alu accesses
system.switch_cpus_15.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_15.num_func_calls            23295                       # number of times a function call or return occured
system.switch_cpus_15.num_conditional_control_insts       105551                       # number of instructions that are conditional controls
system.switch_cpus_15.num_int_insts           1286670                       # number of integer instructions
system.switch_cpus_15.num_fp_insts               3637                       # number of float instructions
system.switch_cpus_15.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_15.num_int_register_reads      2891154                       # number of times the integer registers were read
system.switch_cpus_15.num_int_register_writes       932285                       # number of times the integer registers were written
system.switch_cpus_15.num_fp_register_reads         6273                       # number of times the floating registers were read
system.switch_cpus_15.num_fp_register_writes         3090                       # number of times the floating registers were written
system.switch_cpus_15.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_15.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_15.num_cc_register_reads       699871                       # number of times the CC registers were read
system.switch_cpus_15.num_cc_register_writes       382536                       # number of times the CC registers were written
system.switch_cpus_15.num_mem_refs             405735                       # number of memory refs
system.switch_cpus_15.num_load_insts           159915                       # Number of load instructions
system.switch_cpus_15.num_store_insts          245820                       # Number of store instructions
system.switch_cpus_15.num_idle_cycles    12142088.948363                       # Number of idle cycles
system.switch_cpus_15.num_busy_cycles    4001267.051637                       # Number of busy cycles
system.switch_cpus_15.not_idle_fraction      0.247858                       # Percentage of non-idle cycles
system.switch_cpus_15.idle_fraction          0.752142                       # Percentage of idle cycles
system.switch_cpus_15.Branches                 136956                       # Number of branches fetched
system.switch_cpus_15.op_class::No_OpClass        28596      2.16%      2.16% # Class of executed instruction
system.switch_cpus_15.op_class::IntAlu         888424     66.98%     69.13% # Class of executed instruction
system.switch_cpus_15.op_class::IntMult          1900      0.14%     69.27% # Class of executed instruction
system.switch_cpus_15.op_class::IntDiv            259      0.02%     69.29% # Class of executed instruction
system.switch_cpus_15.op_class::FloatAdd         1594      0.12%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCmp            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCvt            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMult            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMultAcc            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::FloatDiv            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMisc            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::FloatSqrt            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAdd             0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAddAcc            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAlu             0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCmp             0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCvt             0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMisc            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMult            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMultAcc            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShift            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShiftAcc            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdSqrt            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAdd            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAlu            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCmp            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCvt            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatDiv            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMisc            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMult            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMultAcc            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatSqrt            0      0.00%     69.41% # Class of executed instruction
system.switch_cpus_15.op_class::MemRead        159040     11.99%     81.40% # Class of executed instruction
system.switch_cpus_15.op_class::MemWrite       245439     18.50%     99.91% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemRead          859      0.06%     99.97% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemWrite          381      0.03%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::total         1326492                       # Class of executed instruction
system.switch_cpus_16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.dtb.rdAccesses            31069                       # TLB accesses on read requests
system.switch_cpus_16.dtb.wrAccesses            19202                       # TLB accesses on write requests
system.switch_cpus_16.dtb.rdMisses                 49                       # TLB misses on read requests
system.switch_cpus_16.dtb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_16.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_16.itb.wrAccesses           149711                       # TLB accesses on write requests
system.switch_cpus_16.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_16.itb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_16.numPwrStateTransitions           21                       # Number of power state transitions
system.switch_cpus_16.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::mean 757173150.300000                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::stdev 456970887.521216                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::min_value    218477503                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::max_value   1624584500                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateResidencyTicks::ON    318713997                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::CLK_GATED   7571731503                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::OFF 4800378818000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.numCycles              16142971                       # number of cpu cycles simulated
system.switch_cpus_16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_16.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_16.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_16.committedInsts           115762                       # Number of instructions committed
system.switch_cpus_16.committedOps             219717                       # Number of ops (including micro ops) committed
system.switch_cpus_16.num_int_alu_accesses       214599                       # Number of integer alu accesses
system.switch_cpus_16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_16.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_16.num_func_calls             5810                       # number of times a function call or return occured
system.switch_cpus_16.num_conditional_control_insts        14085                       # number of instructions that are conditional controls
system.switch_cpus_16.num_int_insts            214599                       # number of integer instructions
system.switch_cpus_16.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_16.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_16.num_int_register_reads       441780                       # number of times the integer registers were read
system.switch_cpus_16.num_int_register_writes       175505                       # number of times the integer registers were written
system.switch_cpus_16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_16.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_16.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_16.num_cc_register_reads       103342                       # number of times the CC registers were read
system.switch_cpus_16.num_cc_register_writes        73171                       # number of times the CC registers were written
system.switch_cpus_16.num_mem_refs              50441                       # number of memory refs
system.switch_cpus_16.num_load_insts            31163                       # Number of load instructions
system.switch_cpus_16.num_store_insts           19278                       # Number of store instructions
system.switch_cpus_16.num_idle_cycles    15507434.342208                       # Number of idle cycles
system.switch_cpus_16.num_busy_cycles    635536.657792                       # Number of busy cycles
system.switch_cpus_16.not_idle_fraction      0.039369                       # Percentage of non-idle cycles
system.switch_cpus_16.idle_fraction          0.960631                       # Percentage of idle cycles
system.switch_cpus_16.Branches                  21885                       # Number of branches fetched
system.switch_cpus_16.op_class::No_OpClass         1362      0.62%      0.62% # Class of executed instruction
system.switch_cpus_16.op_class::IntAlu         167197     76.10%     76.72% # Class of executed instruction
system.switch_cpus_16.op_class::IntMult           375      0.17%     76.89% # Class of executed instruction
system.switch_cpus_16.op_class::IntDiv            364      0.17%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::FloatAdd            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCmp            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCvt            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMult            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMultAcc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::FloatDiv            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMisc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::FloatSqrt            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAdd             0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAddAcc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAlu             0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCmp             0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCvt             0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMisc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMult            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMultAcc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShift            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShiftAcc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdSqrt            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAdd            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAlu            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCmp            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCvt            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatDiv            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMisc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMult            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMultAcc            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatSqrt            0      0.00%     77.05% # Class of executed instruction
system.switch_cpus_16.op_class::MemRead         31143     14.17%     91.23% # Class of executed instruction
system.switch_cpus_16.op_class::MemWrite        19278      8.77%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::total          219719                       # Class of executed instruction
system.switch_cpus_17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.dtb.rdAccesses            34648                       # TLB accesses on read requests
system.switch_cpus_17.dtb.wrAccesses            20463                       # TLB accesses on write requests
system.switch_cpus_17.dtb.rdMisses                 66                       # TLB misses on read requests
system.switch_cpus_17.dtb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_17.itb.walker.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_17.itb.wrAccesses           166690                       # TLB accesses on write requests
system.switch_cpus_17.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_17.itb.wrMisses                 29                       # TLB misses on write requests
system.switch_cpus_17.numPwrStateTransitions           19                       # Number of power state transitions
system.switch_cpus_17.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::mean 754988889.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::stdev 900262129.131970                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::min_value     35143000                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::max_value   2779669000                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateResidencyTicks::ON    349915496                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::CLK_GATED   6794900004                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::OFF 4801124448000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.numCycles              16143235                       # number of cpu cycles simulated
system.switch_cpus_17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_17.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_17.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_17.committedInsts           128736                       # Number of instructions committed
system.switch_cpus_17.committedOps             244191                       # Number of ops (including micro ops) committed
system.switch_cpus_17.num_int_alu_accesses       237793                       # Number of integer alu accesses
system.switch_cpus_17.num_fp_alu_accesses           28                       # Number of float alu accesses
system.switch_cpus_17.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_17.num_func_calls             6029                       # number of times a function call or return occured
system.switch_cpus_17.num_conditional_control_insts        17055                       # number of instructions that are conditional controls
system.switch_cpus_17.num_int_insts            237793                       # number of integer instructions
system.switch_cpus_17.num_fp_insts                 28                       # number of float instructions
system.switch_cpus_17.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_17.num_int_register_reads       485417                       # number of times the integer registers were read
system.switch_cpus_17.num_int_register_writes       194739                       # number of times the integer registers were written
system.switch_cpus_17.num_fp_register_reads           40                       # number of times the floating registers were read
system.switch_cpus_17.num_fp_register_writes           20                       # number of times the floating registers were written
system.switch_cpus_17.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_17.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_17.num_cc_register_reads       123332                       # number of times the CC registers were read
system.switch_cpus_17.num_cc_register_writes        80856                       # number of times the CC registers were written
system.switch_cpus_17.num_mem_refs              55137                       # number of memory refs
system.switch_cpus_17.num_load_insts            34610                       # Number of load instructions
system.switch_cpus_17.num_store_insts           20527                       # Number of store instructions
system.switch_cpus_17.num_idle_cycles    15445469.091666                       # Number of idle cycles
system.switch_cpus_17.num_busy_cycles    697765.908334                       # Number of busy cycles
system.switch_cpus_17.not_idle_fraction      0.043223                       # Percentage of non-idle cycles
system.switch_cpus_17.idle_fraction          0.956777                       # Percentage of idle cycles
system.switch_cpus_17.Branches                  25188                       # Number of branches fetched
system.switch_cpus_17.op_class::No_OpClass         1798      0.74%      0.74% # Class of executed instruction
system.switch_cpus_17.op_class::IntAlu         186427     76.34%     77.08% # Class of executed instruction
system.switch_cpus_17.op_class::IntMult           347      0.14%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::IntDiv            483      0.20%     77.42% # Class of executed instruction
system.switch_cpus_17.op_class::FloatAdd           18      0.01%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCmp            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCvt            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMult            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMultAcc            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::FloatDiv            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMisc            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::FloatSqrt            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAdd             0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAddAcc            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAlu             0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCmp             0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCvt             0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMisc            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMult            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMultAcc            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShift            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShiftAcc            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdSqrt            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAdd            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAlu            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCmp            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCvt            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatDiv            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMisc            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMult            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMultAcc            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatSqrt            0      0.00%     77.43% # Class of executed instruction
system.switch_cpus_17.op_class::MemRead         34584     14.16%     91.59% # Class of executed instruction
system.switch_cpus_17.op_class::MemWrite        20527      8.41%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemRead            8      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::total          244192                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       193465                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        69146                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        71183                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1916                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1680                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          236                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 4808269263500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                612                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             74611                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               719                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        41981                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        45997                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20423                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            23589                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4399                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            24107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           24107                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         45997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28034                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4236                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           99                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        15411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        13253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side          766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side         1013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        25425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        22899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        10882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         1006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         5176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        17622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         8324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side          591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side          525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        22047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        68694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side          608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side         6540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         8952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side         4201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side           58                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side          273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        14643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         5146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side          256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side          408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                283001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       657536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       414716                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        17024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side        20352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1084800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       436822                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        12992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        16576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       977024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       280395                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        13184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side        17472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       468992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       126915                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         4352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         7616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       751872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       216443                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side        11328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       940672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      2577309                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side        10048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side       120064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       381952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        91261                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side         5440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       624768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       116736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side         5952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side         9216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10432309                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           61293                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1489536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           148972                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.229036                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.660015                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  97948     65.75%     65.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21650     14.53%     80.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   5647      3.79%     84.07% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4000      2.69%     86.76% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3166      2.13%     88.88% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   3394      2.28%     91.16% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   3914      2.63%     93.79% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   6598      4.43%     98.22% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     56      0.04%     98.26% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     69      0.05%     98.30% # Request fanout histogram
system.tol2bus.snoop_fanout::10                    98      0.07%     98.37% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   285      0.19%     98.56% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   379      0.25%     98.81% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   398      0.27%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   287      0.19%     99.27% # Request fanout histogram
system.tol2bus.snoop_fanout::15                    17      0.01%     99.28% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   112      0.08%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::17                    35      0.02%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::18                   183      0.12%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::19                   736      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             19                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             148972                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          173878997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           316960                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7409492                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7216996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            364500                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            570000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          12713498                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           8255996                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            456000                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            477000                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          11453991                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           6553997                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           453000                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           589500                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          5497996                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          3238499                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy            85500                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy           174000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          8812497                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          5086995                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy           349500                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy           295999                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         11025995                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         36002496                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy           373500                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          3837000                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          4477497                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          2619494                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy            34500                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy           154500                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          7324494                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          3281498                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy           148500                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy           226500                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.666224                       # Number of seconds simulated
sim_ticks                                1666224009000                       # Number of ticks simulated
final_tick                               6474493272500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1341660                       # Simulator instruction rate (inst/s)
host_op_rate                                  3051330                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1481717231                       # Simulator tick rate (ticks/s)
host_mem_usage                                2461004                       # Number of bytes of host memory used
host_seconds                                  1124.52                       # Real time elapsed on the host
sim_insts                                  1508726379                       # Number of instructions simulated
sim_ops                                    3431288395                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       687744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::pc.south_bridge.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.inst        11456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.data        27456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.dtb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.inst          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.data        21760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.data        17664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.data        16064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.data        12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.dtb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.data        75136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.inst         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.data        12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.inst         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.data        36224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             947008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_10.inst        11456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_11.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_12.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_13.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_15.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_16.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_17.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1162816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1162816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher        10746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::pc.south_bridge.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.inst          179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.data          429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.data          340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.inst           72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.data          276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.data          251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.data          192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.data         1174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.data          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.data          566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         18169                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18169                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher        412756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::pc.south_bridge.ide         2420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.inst         6875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.data        16478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.dtb.walker           77                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.inst          423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.data        13059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.dtb.walker           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.inst         2766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.data        10601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.inst         1460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.data         9641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.data         7375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.dtb.walker          115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.itb.walker           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.inst         7260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.data        45094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.inst          883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.data         7605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.inst         1652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.data        21740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                568356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_10.inst         6875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_11.inst          423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_12.inst         2766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_13.inst         1460                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_15.inst         7260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_16.inst          883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_17.inst         1652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            21318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          697875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               697875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          697875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       412756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pc.south_bridge.ide         2420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.inst         6875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.data        16478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.dtb.walker           77                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.inst          423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.data        13059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.dtb.walker           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.inst         2766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.data        10601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.inst         1460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.data         9641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.data         7375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.dtb.walker          115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.itb.walker           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.inst         7260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.data        45094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.inst          883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.data         7605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.inst         1652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.data        21740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1266231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       14797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18169                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18169                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 946880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1162304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  947008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1162816                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              820                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1382541400500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14797                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18169                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    143                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.651036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.293534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   316.723315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4273     51.78%     51.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1612     19.53%     71.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          619      7.50%     78.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          303      3.67%     82.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          214      2.59%     85.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          152      1.84%     86.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           96      1.16%     88.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           82      0.99%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          902     10.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8253                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.718408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.763061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3             309     30.75%     30.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              82      8.16%     38.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             53      5.27%     44.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            80      7.96%     52.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           150     14.93%     67.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           111     11.04%     78.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            82      8.16%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            48      4.78%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            28      2.79%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            15      1.49%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            18      1.79%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             7      0.70%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             7      0.70%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             4      0.40%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             4      0.40%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             4      0.40%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1005                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.070647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.248793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      8.710711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           812     80.80%     80.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           116     11.54%     92.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            15      1.49%     93.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            10      1.00%     94.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             7      0.70%     95.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.10%     95.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5      0.50%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             3      0.30%     96.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             7      0.70%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.10%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.10%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.10%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.20%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.10%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.10%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             3      0.30%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.10%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             3      0.30%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.10%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             5      0.50%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.10%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.10%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             2      0.20%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             2      0.20%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             2      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1005                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    838907233                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1116313483                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   73975000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     56702.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75452.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    11460                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13253                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.94                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   41938403.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 29766660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 15836535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                55470660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               53139600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         630620640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            447731010                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             46897440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1121823270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       882396000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     398649231060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           401932976295                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.223854                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1381453281329                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     87656747                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     268542000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1660361845500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2297914476                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     747934424                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2460115853                       # Time in different power states
system.mem_ctrls_1.actEnergy                 29088360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 15483600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                50165640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               41660820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         602347200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            412908000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             43062720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1058180490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       867000960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     398705894640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           401826031920                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.159670                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1213574085099                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     83443741                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     256486000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1660627470250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2257830503                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     678286160                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2320492346                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.pwrStateResidencyTicks::OFF  1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            15276                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          788.113104                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             956672                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16177                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            59.137788                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data    14.701097                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus_10.data   773.412007                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.014357                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus_10.data     0.755285                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.769642                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          901                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          890                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.879883                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2023117                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2023117                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus_10.data       609424                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         609424                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus_10.data       365671                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        365671                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus_10.data            1                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::switch_cpus_10.data       975095                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          975095                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus_10.data       975096                       # number of overall hits
system.cpu0.dcache.overall_hits::total         975096                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus_10.data        20073                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20073                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus_10.data         5876                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5876                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus_10.data            4                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::switch_cpus_10.data        25949                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25949                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus_10.data        25953                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25953                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus_10.data    212276500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    212276500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus_10.data     90523000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     90523000                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus_10.data    302799500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    302799500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus_10.data    302799500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    302799500                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus_10.data       629497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       629497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus_10.data       371547                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       371547                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus_10.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus_10.data      1001044                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1001044                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus_10.data      1001049                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1001049                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus_10.data     0.031887                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031887                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus_10.data     0.015815                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.015815                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus_10.data     0.800000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.800000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus_10.data     0.025922                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025922                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus_10.data     0.025926                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025926                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus_10.data 10575.225427                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10575.225427                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus_10.data 15405.547992                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15405.547992                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus_10.data 11669.023854                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11669.023854                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus_10.data 11667.225369                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11667.225369                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         5505                       # number of writebacks
system.cpu0.dcache.writebacks::total             5505                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus_10.data            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus_10.data            2                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus_10.data            2                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus_10.data        20073                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        20073                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus_10.data         5874                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         5874                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus_10.data            4                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus_10.data        25947                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        25947                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus_10.data        25951                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        25951                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus_10.data            7                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total            7                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus_10.data          435                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          435                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus_10.data          442                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          442                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus_10.data    192203500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    192203500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus_10.data     84537000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     84537000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_10.data       444000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       444000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus_10.data    276740500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    276740500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus_10.data    277184500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    277184500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      1289500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      1289500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus_10.data      1289500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1289500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus_10.data     0.031887                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031887                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus_10.data     0.015810                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015810                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_10.data     0.800000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus_10.data     0.025920                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.025920                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus_10.data     0.025924                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.025924                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.data  9575.225427                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  9575.225427                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_10.data 14391.726251                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14391.726251                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_10.data       111000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total       111000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus_10.data 10665.606814                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10665.606814                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus_10.data 10681.072020                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10681.072020                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 184214.285714                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 184214.285714                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  2917.420814                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  2917.420814                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements           16                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.278259                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs           64                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs           32                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs            2                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus_10.dtb.walker    15.278259                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus_10.dtb.walker     0.954891                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.954891                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses          102                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses          102                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus_10.dtb.walker           24                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total           24                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus_10.dtb.walker           24                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total           24                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus_10.dtb.walker           24                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total           24                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus_10.dtb.walker           18                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus_10.dtb.walker           18                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total           18                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus_10.dtb.walker           18                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total           18                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_10.dtb.walker       212000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total       212000                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus_10.dtb.walker       212000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total       212000                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus_10.dtb.walker       212000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total       212000                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus_10.dtb.walker           42                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total           42                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus_10.dtb.walker           42                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total           42                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus_10.dtb.walker           42                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total           42                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_10.dtb.walker     0.428571                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.428571                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus_10.dtb.walker     0.428571                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.428571                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus_10.dtb.walker     0.428571                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.428571                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.dtb.walker 11777.777778                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 11777.777778                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_10.dtb.walker 11777.777778                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 11777.777778                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_10.dtb.walker 11777.777778                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 11777.777778                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.dtb.walker           18                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus_10.dtb.walker           18                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus_10.dtb.walker           18                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.dtb.walker       194000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total       194000                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.dtb.walker       194000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total       194000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.dtb.walker       194000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total       194000                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.dtb.walker     0.428571                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.dtb.walker     0.428571                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.428571                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.dtb.walker     0.428571                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.428571                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10777.777778                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10777.777778                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10777.777778                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10777.777778                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.dtb.walker 10777.777778                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10777.777778                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            14986                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2755898                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15498                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           177.822816                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus_10.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus_10.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5501412                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5501412                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus_10.inst      2728227                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2728227                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus_10.inst      2728227                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2728227                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus_10.inst      2728227                       # number of overall hits
system.cpu0.icache.overall_hits::total        2728227                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus_10.inst        14986                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        14986                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus_10.inst        14986                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         14986                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus_10.inst        14986                       # number of overall misses
system.cpu0.icache.overall_misses::total        14986                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus_10.inst    225891000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    225891000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus_10.inst    225891000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    225891000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus_10.inst    225891000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    225891000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus_10.inst      2743213                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2743213                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus_10.inst      2743213                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2743213                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus_10.inst      2743213                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2743213                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus_10.inst     0.005463                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005463                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus_10.inst     0.005463                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005463                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus_10.inst     0.005463                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005463                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus_10.inst 15073.468571                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15073.468571                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus_10.inst 15073.468571                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15073.468571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus_10.inst 15073.468571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15073.468571                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        14986                       # number of writebacks
system.cpu0.icache.writebacks::total            14986                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus_10.inst        14986                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        14986                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus_10.inst        14986                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        14986                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus_10.inst        14986                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        14986                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus_10.inst    210905000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    210905000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus_10.inst    210905000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    210905000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus_10.inst    210905000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    210905000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus_10.inst     0.005463                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005463                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus_10.inst     0.005463                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005463                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus_10.inst     0.005463                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005463                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.inst 14073.468571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14073.468571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus_10.inst 14073.468571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14073.468571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus_10.inst 14073.468571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14073.468571                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse     8.000753                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs           17                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            8                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     2.125000                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus_10.itb.walker     8.000753                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus_10.itb.walker     0.500047                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.500047                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.pwrStateResidencyTicks::OFF  1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            13116                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          827.497728                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             778924                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            14051                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            55.435485                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data    58.481758                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus_11.data   769.015970                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.057111                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus_11.data     0.750992                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.808103                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          935                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          911                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.913086                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1651633                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1651633                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus_11.data       496816                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         496816                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus_11.data       296405                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        296405                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus_11.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::switch_cpus_11.data       793221                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          793221                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus_11.data       793223                       # number of overall hits
system.cpu1.dcache.overall_hits::total         793223                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus_11.data        19313                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19313                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus_11.data         3202                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3202                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus_11.data            9                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::switch_cpus_11.data        22515                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22515                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus_11.data        22524                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22524                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus_11.data    182604500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    182604500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus_11.data     38001000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     38001000                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus_11.data    220605500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    220605500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus_11.data    220605500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    220605500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus_11.data       516129                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       516129                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus_11.data       299607                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       299607                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus_11.data           11                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           11                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus_11.data       815736                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       815736                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus_11.data       815747                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       815747                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus_11.data     0.037419                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037419                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus_11.data     0.010687                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.010687                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus_11.data     0.818182                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.818182                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus_11.data     0.027601                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.027601                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus_11.data     0.027612                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.027612                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus_11.data  9455.004401                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9455.004401                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus_11.data 11867.895066                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11867.895066                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus_11.data  9798.156784                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  9798.156784                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus_11.data  9794.241698                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9794.241698                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         4428                       # number of writebacks
system.cpu1.dcache.writebacks::total             4428                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus_11.data        19313                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        19313                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus_11.data         3202                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3202                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus_11.data            9                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus_11.data        22515                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        22515                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus_11.data        22524                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        22524                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus_11.data            4                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus_11.data          421                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus_11.data          425                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          425                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus_11.data    163291500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    163291500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus_11.data     34799000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     34799000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_11.data       333000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       333000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus_11.data    198090500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    198090500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus_11.data    198423500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    198423500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data       680000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       680000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus_11.data       680000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       680000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus_11.data     0.037419                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037419                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus_11.data     0.010687                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.010687                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_11.data     0.818182                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus_11.data     0.027601                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.027601                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus_11.data     0.027612                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.027612                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.data  8455.004401                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8455.004401                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_11.data 10867.895066                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10867.895066                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_11.data        37000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        37000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus_11.data  8798.156784                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  8798.156784                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus_11.data  8809.425502                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  8809.425502                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       170000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data         1600                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total         1600                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            5                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.167224                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs           79                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs           21                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     3.761905                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker            1                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus_11.dtb.walker    14.167224                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus_11.dtb.walker     0.885451                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.947951                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses           73                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses           73                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus_11.dtb.walker           23                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total           23                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus_11.dtb.walker           23                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total           23                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus_11.dtb.walker           23                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total           23                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus_11.dtb.walker            9                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus_11.dtb.walker            9                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total            9                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus_11.dtb.walker            9                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total            9                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_11.dtb.walker       800000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total       800000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus_11.dtb.walker       800000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total       800000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus_11.dtb.walker       800000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total       800000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus_11.dtb.walker           32                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total           32                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus_11.dtb.walker           32                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total           32                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus_11.dtb.walker           32                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total           32                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_11.dtb.walker     0.281250                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.281250                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus_11.dtb.walker     0.281250                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.281250                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus_11.dtb.walker     0.281250                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.281250                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.dtb.walker 88888.888889                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 88888.888889                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_11.dtb.walker 88888.888889                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 88888.888889                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_11.dtb.walker 88888.888889                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 88888.888889                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.dtb.walker            9                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus_11.dtb.walker            9                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus_11.dtb.walker            9                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.dtb.walker       791000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total       791000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.dtb.walker       791000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total       791000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.dtb.walker       791000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total       791000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.dtb.walker     0.281250                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.281250                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.dtb.walker     0.281250                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.281250                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.dtb.walker     0.281250                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.281250                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.dtb.walker 87888.888889                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 87888.888889                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.dtb.walker 87888.888889                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 87888.888889                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.dtb.walker 87888.888889                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 87888.888889                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             9072                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2260193                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9584                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           235.829821                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst            1                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus_11.inst          511                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.001953                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus_11.inst     0.998047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4482134                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4482134                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus_11.inst      2227459                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2227459                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus_11.inst      2227459                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2227459                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus_11.inst      2227459                       # number of overall hits
system.cpu1.icache.overall_hits::total        2227459                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus_11.inst         9072                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         9072                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus_11.inst         9072                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          9072                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus_11.inst         9072                       # number of overall misses
system.cpu1.icache.overall_misses::total         9072                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus_11.inst    127462000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    127462000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus_11.inst    127462000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    127462000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus_11.inst    127462000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    127462000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus_11.inst      2236531                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2236531                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus_11.inst      2236531                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2236531                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus_11.inst      2236531                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2236531                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus_11.inst     0.004056                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004056                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus_11.inst     0.004056                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004056                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus_11.inst     0.004056                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004056                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus_11.inst 14050.044092                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14050.044092                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus_11.inst 14050.044092                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14050.044092                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus_11.inst 14050.044092                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14050.044092                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         9072                       # number of writebacks
system.cpu1.icache.writebacks::total             9072                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus_11.inst         9072                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9072                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus_11.inst         9072                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9072                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus_11.inst         9072                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9072                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus_11.inst    118390000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    118390000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus_11.inst    118390000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    118390000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus_11.inst    118390000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    118390000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus_11.inst     0.004056                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004056                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus_11.inst     0.004056                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004056                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus_11.inst     0.004056                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004056                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.inst 13050.044092                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13050.044092                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus_11.inst 13050.044092                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13050.044092                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus_11.inst 13050.044092                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13050.044092                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            6                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            5                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            6                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.833333                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker            3                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus_11.itb.walker            3                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.187500                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus_11.itb.walker     0.187500                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.375000                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.pwrStateResidencyTicks::OFF  1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            15236                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          885.372645                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             858868                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            16167                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            53.124760                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    30.468355                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus_12.data   854.904290                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.029754                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus_12.data     0.834867                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.864622                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          931                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          914                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.909180                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1796422                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1796422                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus_12.data       539023                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         539023                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus_12.data       322262                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        322262                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus_12.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::switch_cpus_12.data       861285                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          861285                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus_12.data       861287                       # number of overall hits
system.cpu2.dcache.overall_hits::total         861287                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus_12.data        21967                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        21967                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus_12.data         3494                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3494                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus_12.data           13                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::switch_cpus_12.data        25461                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         25461                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus_12.data        25474                       # number of overall misses
system.cpu2.dcache.overall_misses::total        25474                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus_12.data    195161500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    195161500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus_12.data     34604500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     34604500                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus_12.data    229766000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    229766000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus_12.data    229766000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    229766000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus_12.data       560990                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       560990                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus_12.data       325756                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       325756                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus_12.data           15                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total           15                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus_12.data       886746                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       886746                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus_12.data       886761                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       886761                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus_12.data     0.039158                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.039158                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus_12.data     0.010726                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.010726                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus_12.data     0.866667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.866667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus_12.data     0.028713                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028713                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus_12.data     0.028727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028727                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus_12.data  8884.303728                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8884.303728                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus_12.data  9903.978248                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  9903.978248                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus_12.data  9024.233141                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9024.233141                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus_12.data  9019.627856                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9019.627856                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         5168                       # number of writebacks
system.cpu2.dcache.writebacks::total             5168                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus_12.data        21967                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        21967                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus_12.data         3494                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         3494                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus_12.data           13                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus_12.data        25461                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        25461                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus_12.data        25474                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        25474                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus_12.data            4                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus_12.data          421                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus_12.data          425                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          425                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus_12.data    173194500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    173194500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus_12.data     31110500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     31110500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_12.data        85500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        85500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus_12.data    204305000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    204305000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus_12.data    204390500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    204390500                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data       676000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       676000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus_12.data       676000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       676000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus_12.data     0.039158                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.039158                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus_12.data     0.010726                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.010726                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_12.data     0.866667                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus_12.data     0.028713                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.028713                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus_12.data     0.028727                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.028727                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.data  7884.303728                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7884.303728                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_12.data  8903.978248                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  8903.978248                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_12.data  6576.923077                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  6576.923077                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus_12.data  8024.233141                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  8024.233141                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus_12.data  8023.494543                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8023.494543                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data       169000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  1590.588235                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  1590.588235                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements           18                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse           15                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs           73                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs           33                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     2.212121                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus_12.dtb.walker           15                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus_12.dtb.walker     0.937500                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses          138                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses          138                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus_12.dtb.walker           42                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total           42                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus_12.dtb.walker           42                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total           42                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus_12.dtb.walker           42                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total           42                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus_12.dtb.walker           18                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus_12.dtb.walker           18                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total           18                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus_12.dtb.walker           18                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total           18                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_12.dtb.walker       835500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total       835500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus_12.dtb.walker       835500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total       835500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus_12.dtb.walker       835500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total       835500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus_12.dtb.walker           60                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total           60                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus_12.dtb.walker           60                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total           60                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus_12.dtb.walker           60                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total           60                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_12.dtb.walker     0.300000                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.300000                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus_12.dtb.walker     0.300000                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.300000                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus_12.dtb.walker     0.300000                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.300000                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.dtb.walker 46416.666667                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 46416.666667                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_12.dtb.walker 46416.666667                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 46416.666667                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_12.dtb.walker 46416.666667                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 46416.666667                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.dtb.walker           18                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus_12.dtb.walker           18                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus_12.dtb.walker           18                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.dtb.walker       817500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total       817500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.dtb.walker       817500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total       817500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.dtb.walker       817500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total       817500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.dtb.walker     0.300000                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.dtb.walker     0.300000                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.300000                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.dtb.walker     0.300000                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.300000                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.dtb.walker 45416.666667                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 45416.666667                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.dtb.walker 45416.666667                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total 45416.666667                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.dtb.walker 45416.666667                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total 45416.666667                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             9909                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2504851                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            10421                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           240.365704                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst     3.709646                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus_12.inst   508.290354                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.007245                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus_12.inst     0.992755                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4923095                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4923095                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus_12.inst      2446684                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2446684                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus_12.inst      2446684                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2446684                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus_12.inst      2446684                       # number of overall hits
system.cpu2.icache.overall_hits::total        2446684                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus_12.inst         9909                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         9909                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus_12.inst         9909                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          9909                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus_12.inst         9909                       # number of overall misses
system.cpu2.icache.overall_misses::total         9909                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus_12.inst    144653500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    144653500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus_12.inst    144653500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    144653500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus_12.inst    144653500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    144653500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus_12.inst      2456593                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2456593                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus_12.inst      2456593                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2456593                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus_12.inst      2456593                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2456593                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus_12.inst     0.004034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus_12.inst     0.004034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus_12.inst     0.004034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus_12.inst 14598.193561                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 14598.193561                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus_12.inst 14598.193561                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 14598.193561                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus_12.inst 14598.193561                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 14598.193561                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         9909                       # number of writebacks
system.cpu2.icache.writebacks::total             9909                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus_12.inst         9909                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         9909                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus_12.inst         9909                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         9909                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus_12.inst         9909                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         9909                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus_12.inst    134744500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    134744500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus_12.inst    134744500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    134744500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus_12.inst    134744500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    134744500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus_12.inst     0.004034                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004034                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus_12.inst     0.004034                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004034                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus_12.inst     0.004034                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004034                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.inst 13598.193561                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13598.193561                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus_12.inst 13598.193561                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13598.193561                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus_12.inst 13598.193561                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13598.193561                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    10.000753                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            5                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs           10                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     0.500000                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker            2                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus_12.itb.walker     8.000753                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus_12.itb.walker     0.500047                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.625047                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.pwrStateResidencyTicks::OFF  1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            15545                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          798.972558                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             830809                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            16430                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            50.566586                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data    88.598522                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus_13.data   710.374037                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.086522                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus_13.data     0.693725                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.780247                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          885                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          868                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.864258                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1797200                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1797200                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus_13.data       539293                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         539293                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus_13.data       321808                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        321808                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus_13.data            5                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::switch_cpus_13.data       861101                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          861101                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus_13.data       861106                       # number of overall hits
system.cpu3.dcache.overall_hits::total         861106                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus_13.data        22317                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        22317                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus_13.data         3506                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3506                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus_13.data           36                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::switch_cpus_13.data        25823                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         25823                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus_13.data        25859                       # number of overall misses
system.cpu3.dcache.overall_misses::total        25859                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus_13.data    197611000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    197611000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus_13.data     34229000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     34229000                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus_13.data    231840000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    231840000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus_13.data    231840000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    231840000                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus_13.data       561610                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       561610                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus_13.data       325314                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       325314                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus_13.data           41                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           41                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus_13.data       886924                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       886924                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus_13.data       886965                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       886965                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus_13.data     0.039738                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.039738                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus_13.data     0.010777                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.010777                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus_13.data     0.878049                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.878049                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus_13.data     0.029115                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.029115                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus_13.data     0.029154                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.029154                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus_13.data  8854.729578                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8854.729578                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus_13.data  9762.977752                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  9762.977752                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus_13.data  8978.042830                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8978.042830                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus_13.data  8965.543911                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8965.543911                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         4995                       # number of writebacks
system.cpu3.dcache.writebacks::total             4995                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus_13.data            3                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus_13.data            3                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus_13.data            3                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus_13.data        22314                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        22314                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus_13.data         3506                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         3506                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus_13.data           36                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           36                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus_13.data        25820                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        25820                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus_13.data        25856                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        25856                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus_13.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus_13.data          421                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus_13.data          425                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          425                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus_13.data    175000000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    175000000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus_13.data     30723000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     30723000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_13.data      1496000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1496000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus_13.data    205723000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    205723000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus_13.data    207219000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    207219000                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data       677500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       677500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus_13.data       677500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       677500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus_13.data     0.039732                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.039732                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus_13.data     0.010777                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.010777                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_13.data     0.878049                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.878049                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus_13.data     0.029112                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.029112                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus_13.data     0.029151                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.029151                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.data  7842.610021                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7842.610021                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_13.data  8762.977752                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  8762.977752                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_13.data 41555.555556                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 41555.555556                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus_13.data  7967.583269                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  7967.583269                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus_13.data  8014.348700                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  8014.348700                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  1594.117647                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  1594.117647                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            5                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    10.999751                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          110                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     6.875000                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker            1                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus_13.dtb.walker     9.999751                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus_13.dtb.walker     0.624984                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.687484                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses           44                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses           44                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus_13.dtb.walker           13                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total           13                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus_13.dtb.walker           13                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total           13                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus_13.dtb.walker           13                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total           13                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus_13.dtb.walker            6                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus_13.dtb.walker            6                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total            6                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus_13.dtb.walker            6                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total            6                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_13.dtb.walker        63000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total        63000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus_13.dtb.walker        63000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total        63000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus_13.dtb.walker        63000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total        63000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus_13.dtb.walker           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus_13.dtb.walker           19                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total           19                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus_13.dtb.walker           19                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total           19                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_13.dtb.walker     0.315789                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.315789                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus_13.dtb.walker     0.315789                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.315789                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus_13.dtb.walker     0.315789                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.315789                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.dtb.walker        10500                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total        10500                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_13.dtb.walker        10500                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total        10500                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_13.dtb.walker        10500                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total        10500                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.dtb.walker            6                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus_13.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus_13.dtb.walker            6                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.dtb.walker        57000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total        57000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.dtb.walker        57000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total        57000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.dtb.walker        57000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total        57000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.315789                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.315789                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.315789                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.315789                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.315789                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.315789                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker         9500                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total         9500                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker         9500                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total         9500                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker         9500                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total         9500                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements             9728                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2474180                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10240                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           241.619141                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst     5.000487                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus_13.inst   506.999513                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.009767                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus_13.inst     0.990233                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4922010                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4922010                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus_13.inst      2446413                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2446413                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus_13.inst      2446413                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2446413                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus_13.inst      2446413                       # number of overall hits
system.cpu3.icache.overall_hits::total        2446413                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus_13.inst         9728                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         9728                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus_13.inst         9728                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          9728                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus_13.inst         9728                       # number of overall misses
system.cpu3.icache.overall_misses::total         9728                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus_13.inst    139363500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    139363500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus_13.inst    139363500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    139363500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus_13.inst    139363500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    139363500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus_13.inst      2456141                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2456141                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus_13.inst      2456141                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2456141                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus_13.inst      2456141                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2456141                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus_13.inst     0.003961                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003961                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus_13.inst     0.003961                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003961                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus_13.inst     0.003961                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003961                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus_13.inst 14326.017681                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14326.017681                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus_13.inst 14326.017681                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14326.017681                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus_13.inst 14326.017681                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14326.017681                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks         9728                       # number of writebacks
system.cpu3.icache.writebacks::total             9728                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus_13.inst         9728                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         9728                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus_13.inst         9728                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         9728                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus_13.inst         9728                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         9728                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus_13.inst    129635500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    129635500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus_13.inst    129635500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    129635500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus_13.inst    129635500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    129635500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus_13.inst     0.003961                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003961                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus_13.inst     0.003961                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003961                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus_13.inst     0.003961                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003961                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.inst 13326.017681                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13326.017681                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus_13.inst 13326.017681                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13326.017681                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus_13.inst 13326.017681                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13326.017681                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            7                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs           21                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            7                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs            3                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker            2                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus_13.itb.walker            5                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus_13.itb.walker     0.312500                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.437500                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.pwrStateResidencyTicks::OFF  1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements            14789                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          838.689243                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             830815                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            15703                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            52.908043                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data    87.406157                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus_14.data   751.283086                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.085358                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus_14.data     0.733675                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.819032                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          914                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          899                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          1786768                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         1786768                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::switch_cpus_14.data       536576                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         536576                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus_14.data       320510                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        320510                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus_14.data            3                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::switch_cpus_14.data       857086                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          857086                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus_14.data       857089                       # number of overall hits
system.cpu4.dcache.overall_hits::total         857089                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus_14.data        21569                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        21569                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus_14.data         3456                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3456                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus_14.data           28                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu4.dcache.demand_misses::switch_cpus_14.data        25025                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         25025                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus_14.data        25053                       # number of overall misses
system.cpu4.dcache.overall_misses::total        25053                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus_14.data    185907500                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    185907500                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus_14.data     32416000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     32416000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus_14.data    218323500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    218323500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus_14.data    218323500                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    218323500                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus_14.data       558145                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       558145                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus_14.data       323966                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       323966                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus_14.data           31                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total           31                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus_14.data       882111                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       882111                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus_14.data       882142                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       882142                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus_14.data     0.038644                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.038644                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus_14.data     0.010668                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.010668                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus_14.data     0.903226                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.903226                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus_14.data     0.028369                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.028369                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus_14.data     0.028400                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.028400                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus_14.data  8619.198850                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  8619.198850                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus_14.data  9379.629630                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total  9379.629630                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus_14.data  8724.215784                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  8724.215784                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus_14.data  8714.465333                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  8714.465333                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         4928                       # number of writebacks
system.cpu4.dcache.writebacks::total             4928                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus_14.data        21569                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        21569                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus_14.data         3456                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         3456                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus_14.data           28                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus_14.data        25025                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        25025                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus_14.data        25053                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        25053                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_uncacheable::switch_cpus_14.data            4                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::switch_cpus_14.data          420                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.overall_mshr_uncacheable_misses::switch_cpus_14.data          424                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.overall_mshr_uncacheable_misses::total          424                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus_14.data    164338500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    164338500                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus_14.data     28960000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     28960000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_14.data       131000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       131000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus_14.data    193298500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    193298500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus_14.data    193429500                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    193429500                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data       677500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       677500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus_14.data       677500                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       677500                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus_14.data     0.038644                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.038644                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus_14.data     0.010668                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.010668                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_14.data     0.903226                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.903226                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus_14.data     0.028369                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.028369                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus_14.data     0.028400                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.028400                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.data  7619.198850                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  7619.198850                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_14.data  8379.629630                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  8379.629630                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_14.data  4678.571429                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total  4678.571429                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus_14.data  7724.215784                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  7724.215784                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus_14.data  7720.811879                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  7720.811879                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  1597.877358                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total  1597.877358                       # average overall mshr uncacheable latency
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.replacements            5                       # number of replacements
system.cpu4.dtb_walker_cache.tags.tagsinuse           14                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs           75                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs           19                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs     3.947368                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus4.dtb.walker            1                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus_14.dtb.walker           13                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus4.dtb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus_14.dtb.walker     0.812500                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::total     0.875000                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu4.dtb_walker_cache.tags.tag_accesses           45                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses           45                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.ReadReq_hits::switch_cpus_14.dtb.walker           15                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.ReadReq_hits::total           15                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.demand_hits::switch_cpus_14.dtb.walker           15                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.demand_hits::total           15                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.overall_hits::switch_cpus_14.dtb.walker           15                       # number of overall hits
system.cpu4.dtb_walker_cache.overall_hits::total           15                       # number of overall hits
system.cpu4.dtb_walker_cache.ReadReq_misses::switch_cpus_14.dtb.walker            5                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.demand_misses::switch_cpus_14.dtb.walker            5                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.overall_misses::switch_cpus_14.dtb.walker            5                       # number of overall misses
system.cpu4.dtb_walker_cache.overall_misses::total            5                       # number of overall misses
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_14.dtb.walker        50000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::total        50000                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::switch_cpus_14.dtb.walker        50000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::total        50000                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::switch_cpus_14.dtb.walker        50000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::total        50000                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.ReadReq_accesses::switch_cpus_14.dtb.walker           20                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.ReadReq_accesses::total           20                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.demand_accesses::switch_cpus_14.dtb.walker           20                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.demand_accesses::total           20                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::switch_cpus_14.dtb.walker           20                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::total           20                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_14.dtb.walker     0.250000                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::total     0.250000                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::switch_cpus_14.dtb.walker     0.250000                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::total     0.250000                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::switch_cpus_14.dtb.walker     0.250000                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::total     0.250000                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.dtb.walker        10000                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::total        10000                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_14.dtb.walker        10000                       # average overall miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::total        10000                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_14.dtb.walker        10000                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::total        10000                       # average overall miss latency
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.dtb.walker            5                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::switch_cpus_14.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::switch_cpus_14.dtb.walker            5                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.dtb.walker        45000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::total        45000                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.dtb.walker        45000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::total        45000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.dtb.walker        45000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::total        45000                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.dtb.walker     0.250000                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.dtb.walker     0.250000                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::total     0.250000                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.dtb.walker     0.250000                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.dtb.walker         9000                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total         9000                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.dtb.walker         9000                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::total         9000                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.dtb.walker         9000                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::total         9000                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements             9603                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            2459863                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            10115                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           243.189619                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst            2                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus_14.inst          510                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.003906                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus_14.inst     0.996094                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          4898101                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         4898101                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::switch_cpus_14.inst      2434646                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        2434646                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus_14.inst      2434646                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         2434646                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus_14.inst      2434646                       # number of overall hits
system.cpu4.icache.overall_hits::total        2434646                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus_14.inst         9603                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         9603                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus_14.inst         9603                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          9603                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus_14.inst         9603                       # number of overall misses
system.cpu4.icache.overall_misses::total         9603                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus_14.inst    134276000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    134276000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus_14.inst    134276000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    134276000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus_14.inst    134276000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    134276000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus_14.inst      2444249                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      2444249                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus_14.inst      2444249                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      2444249                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus_14.inst      2444249                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      2444249                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus_14.inst     0.003929                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.003929                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus_14.inst     0.003929                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.003929                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus_14.inst     0.003929                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.003929                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus_14.inst 13982.713735                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 13982.713735                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus_14.inst 13982.713735                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 13982.713735                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus_14.inst 13982.713735                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 13982.713735                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks         9603                       # number of writebacks
system.cpu4.icache.writebacks::total             9603                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus_14.inst         9603                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         9603                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus_14.inst         9603                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         9603                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus_14.inst         9603                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         9603                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus_14.inst    124673000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    124673000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus_14.inst    124673000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    124673000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus_14.inst    124673000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    124673000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus_14.inst     0.003929                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.003929                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus_14.inst     0.003929                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.003929                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus_14.inst     0.003929                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.003929                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.inst 12982.713735                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 12982.713735                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus_14.inst 12982.713735                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 12982.713735                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus_14.inst 12982.713735                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 12982.713735                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu4.itb_walker_cache.tags.tagsinuse    12.000753                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs           22                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs           12                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs     1.833333                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus4.itb.walker            1                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus_14.itb.walker    11.000753                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus4.itb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus_14.itb.walker     0.687547                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::total     0.750047                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu4.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::OFF  1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            14846                       # number of replacements
system.cpu5.dcache.tags.tagsinuse         1002.389108                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          333334827                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            15837                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs         21047.851676                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data     0.000428                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus_15.data  1002.388680                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.000000                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus_15.data     0.978895                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.978896                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          991                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          990                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.967773                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        666650049                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       666650049                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::switch_cpus_15.data    333064911                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      333064911                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus_15.data       229986                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        229986                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus_15.data          200                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          200                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::switch_cpus_15.data    333294897                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       333294897                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus_15.data    333295097                       # number of overall hits
system.cpu5.dcache.overall_hits::total      333295097                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus_15.data        12148                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        12148                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus_15.data         8342                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         8342                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus_15.data           89                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           89                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::switch_cpus_15.data        20490                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         20490                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus_15.data        20579                       # number of overall misses
system.cpu5.dcache.overall_misses::total        20579                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus_15.data    196332500                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    196332500                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus_15.data    177191500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    177191500                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus_15.data    373524000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    373524000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus_15.data    373524000                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    373524000                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus_15.data    333077059                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    333077059                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus_15.data       238328                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       238328                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus_15.data          289                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          289                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus_15.data    333315387                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    333315387                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus_15.data    333315676                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    333315676                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus_15.data     0.000036                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus_15.data     0.035002                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.035002                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus_15.data     0.307958                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.307958                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus_15.data     0.000061                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus_15.data     0.000062                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000062                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus_15.data 16161.713862                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 16161.713862                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus_15.data 21240.889475                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 21240.889475                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus_15.data 18229.575403                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 18229.575403                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus_15.data 18150.736187                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 18150.736187                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         8601                       # number of writebacks
system.cpu5.dcache.writebacks::total             8601                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus_15.data            1                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus_15.data            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus_15.data            6                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus_15.data            6                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus_15.data        12147                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        12147                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus_15.data         8337                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         8337                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus_15.data           89                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           89                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus_15.data        20484                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        20484                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus_15.data        20573                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        20573                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_uncacheable::switch_cpus_15.data           25                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.ReadReq_mshr_uncacheable::total           25                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::switch_cpus_15.data          487                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::total          487                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.overall_mshr_uncacheable_misses::switch_cpus_15.data          512                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.overall_mshr_uncacheable_misses::total          512                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus_15.data    183911000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    183911000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus_15.data    168242000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    168242000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_15.data      6026000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      6026000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus_15.data    352153000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    352153000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus_15.data    358179000                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    358179000                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      4201000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      4201000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus_15.data      4201000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      4201000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus_15.data     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus_15.data     0.034981                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.034981                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_15.data     0.307958                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.307958                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus_15.data     0.000061                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus_15.data     0.000062                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000062                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.data 15140.446201                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 15140.446201                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_15.data 20180.160729                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 20180.160729                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_15.data 67707.865169                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 67707.865169                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus_15.data 17191.612966                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 17191.612966                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus_15.data 17410.149225                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 17410.149225                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data       168040                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total       168040                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  8205.078125                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total  8205.078125                       # average overall mshr uncacheable latency
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.replacements          183                       # number of replacements
system.cpu5.dtb_walker_cache.tags.tagsinuse    15.999991                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs          637                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs          199                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs     3.201005                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus_15.dtb.walker    15.999991                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus_15.dtb.walker     0.999999                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dtb_walker_cache.tags.tag_accesses         2167                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses         2167                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.ReadReq_hits::switch_cpus_15.dtb.walker          680                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.ReadReq_hits::total          680                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.demand_hits::switch_cpus_15.dtb.walker          680                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.demand_hits::total          680                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.overall_hits::switch_cpus_15.dtb.walker          680                       # number of overall hits
system.cpu5.dtb_walker_cache.overall_hits::total          680                       # number of overall hits
system.cpu5.dtb_walker_cache.ReadReq_misses::switch_cpus_15.dtb.walker          269                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.ReadReq_misses::total          269                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.demand_misses::switch_cpus_15.dtb.walker          269                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.demand_misses::total          269                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.overall_misses::switch_cpus_15.dtb.walker          269                       # number of overall misses
system.cpu5.dtb_walker_cache.overall_misses::total          269                       # number of overall misses
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_15.dtb.walker      2835000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::total      2835000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::switch_cpus_15.dtb.walker      2835000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::total      2835000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::switch_cpus_15.dtb.walker      2835000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::total      2835000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.ReadReq_accesses::switch_cpus_15.dtb.walker          949                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.ReadReq_accesses::total          949                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.demand_accesses::switch_cpus_15.dtb.walker          949                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.demand_accesses::total          949                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::switch_cpus_15.dtb.walker          949                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::total          949                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_15.dtb.walker     0.283456                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::total     0.283456                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::switch_cpus_15.dtb.walker     0.283456                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::total     0.283456                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::switch_cpus_15.dtb.walker     0.283456                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::total     0.283456                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.dtb.walker 10539.033457                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::total 10539.033457                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_15.dtb.walker 10539.033457                       # average overall miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::total 10539.033457                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_15.dtb.walker 10539.033457                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::total 10539.033457                       # average overall miss latency
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.writebacks::writebacks           29                       # number of writebacks
system.cpu5.dtb_walker_cache.writebacks::total           29                       # number of writebacks
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.dtb.walker          269                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::total          269                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::switch_cpus_15.dtb.walker          269                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::total          269                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::switch_cpus_15.dtb.walker          269                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::total          269                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.dtb.walker      2566000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2566000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.dtb.walker      2566000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::total      2566000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.dtb.walker      2566000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::total      2566000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.dtb.walker     0.283456                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.283456                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.dtb.walker     0.283456                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::total     0.283456                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.dtb.walker     0.283456                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::total     0.283456                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9539.033457                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9539.033457                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9539.033457                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9539.033457                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9539.033457                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9539.033457                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements             7402                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs         1332817327                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             7914                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         168412.601339                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst     1.000805                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus_15.inst   510.999195                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.001955                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus_15.inst     0.998045                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       2664760272                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      2664760272                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::switch_cpus_15.inst   1332369033                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total     1332369033                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus_15.inst   1332369033                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total      1332369033                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus_15.inst   1332369033                       # number of overall hits
system.cpu5.icache.overall_hits::total     1332369033                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus_15.inst         7402                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         7402                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus_15.inst         7402                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          7402                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus_15.inst         7402                       # number of overall misses
system.cpu5.icache.overall_misses::total         7402                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus_15.inst    115643500                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    115643500                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus_15.inst    115643500                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    115643500                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus_15.inst    115643500                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    115643500                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus_15.inst   1332376435                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total   1332376435                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus_15.inst   1332376435                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total   1332376435                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus_15.inst   1332376435                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total   1332376435                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus_15.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus_15.inst     0.000006                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus_15.inst     0.000006                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus_15.inst 15623.277493                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 15623.277493                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus_15.inst 15623.277493                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 15623.277493                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus_15.inst 15623.277493                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 15623.277493                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks         7402                       # number of writebacks
system.cpu5.icache.writebacks::total             7402                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus_15.inst         7402                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         7402                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus_15.inst         7402                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         7402                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus_15.inst         7402                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         7402                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus_15.inst    108241500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    108241500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus_15.inst    108241500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    108241500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus_15.inst    108241500                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    108241500                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus_15.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus_15.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus_15.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.inst 14623.277493                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14623.277493                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus_15.inst 14623.277493                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14623.277493                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus_15.inst 14623.277493                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14623.277493                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.replacements           23                       # number of replacements
system.cpu5.itb_walker_cache.tags.tagsinuse    15.999999                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs            3                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs           39                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs     0.076923                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.occ_blocks::switch_cpus_15.itb.walker    15.999999                       # Average occupied blocks per requestor
system.cpu5.itb_walker_cache.tags.occ_percent::switch_cpus_15.itb.walker     1.000000                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.itb_walker_cache.tags.tag_accesses           82                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses           82                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.ReadReq_hits::switch_cpus_15.itb.walker            2                       # number of ReadReq hits
system.cpu5.itb_walker_cache.ReadReq_hits::total            2                       # number of ReadReq hits
system.cpu5.itb_walker_cache.demand_hits::switch_cpus_15.itb.walker            2                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.demand_hits::total            2                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.overall_hits::switch_cpus_15.itb.walker            2                       # number of overall hits
system.cpu5.itb_walker_cache.overall_hits::total            2                       # number of overall hits
system.cpu5.itb_walker_cache.ReadReq_misses::switch_cpus_15.itb.walker           26                       # number of ReadReq misses
system.cpu5.itb_walker_cache.ReadReq_misses::total           26                       # number of ReadReq misses
system.cpu5.itb_walker_cache.demand_misses::switch_cpus_15.itb.walker           26                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.demand_misses::total           26                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.overall_misses::switch_cpus_15.itb.walker           26                       # number of overall misses
system.cpu5.itb_walker_cache.overall_misses::total           26                       # number of overall misses
system.cpu5.itb_walker_cache.ReadReq_miss_latency::switch_cpus_15.itb.walker       370500                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.ReadReq_miss_latency::total       370500                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::switch_cpus_15.itb.walker       370500                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::total       370500                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::switch_cpus_15.itb.walker       370500                       # number of overall miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::total       370500                       # number of overall miss cycles
system.cpu5.itb_walker_cache.ReadReq_accesses::switch_cpus_15.itb.walker           28                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.ReadReq_accesses::total           28                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.demand_accesses::switch_cpus_15.itb.walker           28                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.demand_accesses::total           28                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::switch_cpus_15.itb.walker           28                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::total           28                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::switch_cpus_15.itb.walker     0.928571                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::total     0.928571                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_miss_rate::switch_cpus_15.itb.walker     0.928571                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_miss_rate::total     0.928571                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_miss_rate::switch_cpus_15.itb.walker     0.928571                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_miss_rate::total     0.928571                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.itb.walker        14250                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::total        14250                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::switch_cpus_15.itb.walker        14250                       # average overall miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::total        14250                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::switch_cpus_15.itb.walker        14250                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::total        14250                       # average overall miss latency
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.writebacks::writebacks            4                       # number of writebacks
system.cpu5.itb_walker_cache.writebacks::total            4                       # number of writebacks
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.itb.walker           26                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::switch_cpus_15.itb.walker           26                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::switch_cpus_15.itb.walker           26                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.itb.walker       344500                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::total       344500                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.itb.walker       344500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::total       344500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.itb.walker       344500                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::total       344500                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.928571                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.928571                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::total     0.928571                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.928571                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::total     0.928571                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker        13250                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        13250                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker        13250                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::total        13250                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker        13250                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::total        13250                       # average overall mshr miss latency
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu6.interrupts.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.pwrStateResidencyTicks::OFF  1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements            13823                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          799.215513                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             838590                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            14735                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            56.911435                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   209.338394                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus_16.data   589.877119                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.204432                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus_16.data     0.576052                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.780484                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          912                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          893                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          1803032                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         1803032                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::switch_cpus_16.data       543880                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         543880                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus_16.data       323079                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        323079                       # number of WriteReq hits
system.cpu6.dcache.demand_hits::switch_cpus_16.data       866959                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          866959                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus_16.data       866959                       # number of overall hits
system.cpu6.dcache.overall_hits::total         866959                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus_16.data        20446                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20446                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus_16.data         3454                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3454                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus_16.data        23900                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         23900                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus_16.data        23900                       # number of overall misses
system.cpu6.dcache.overall_misses::total        23900                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus_16.data    180753000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    180753000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus_16.data     36741500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     36741500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus_16.data    217494500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    217494500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus_16.data    217494500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    217494500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus_16.data       564326                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       564326                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus_16.data       326533                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       326533                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus_16.data       890859                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       890859                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus_16.data       890859                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       890859                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus_16.data     0.036231                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.036231                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus_16.data     0.010578                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.010578                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus_16.data     0.026828                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.026828                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus_16.data     0.026828                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.026828                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus_16.data  8840.506701                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  8840.506701                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus_16.data 10637.376954                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 10637.376954                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus_16.data  9100.188285                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  9100.188285                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus_16.data  9100.188285                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  9100.188285                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         4541                       # number of writebacks
system.cpu6.dcache.writebacks::total             4541                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus_16.data        20446                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        20446                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus_16.data         3454                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         3454                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus_16.data        23900                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        23900                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus_16.data        23900                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        23900                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_uncacheable::switch_cpus_16.data           64                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.ReadReq_mshr_uncacheable::total           64                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::switch_cpus_16.data          443                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::total          443                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.overall_mshr_uncacheable_misses::switch_cpus_16.data          507                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.overall_mshr_uncacheable_misses::total          507                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus_16.data    160307000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    160307000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus_16.data     33287500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     33287500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus_16.data    193594500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    193594500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus_16.data    193594500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    193594500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data     15073500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total     15073500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus_16.data     15073500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total     15073500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus_16.data     0.036231                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.036231                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus_16.data     0.010578                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.010578                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus_16.data     0.026828                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.026828                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus_16.data     0.026828                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.026828                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.data  7840.506701                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  7840.506701                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_16.data  9637.376954                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  9637.376954                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus_16.data  8100.188285                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  8100.188285                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus_16.data  8100.188285                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  8100.188285                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 235523.437500                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total 235523.437500                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data 29730.769231                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total 29730.769231                       # average overall mshr uncacheable latency
system.cpu6.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.tags.replacements            6                       # number of replacements
system.cpu6.dtb_walker_cache.tags.tagsinuse           11                       # Cycle average of tags in use
system.cpu6.dtb_walker_cache.tags.total_refs           50                       # Total number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.sampled_refs           17                       # Sample count of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.avg_refs     2.941176                       # Average number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus6.dtb.walker            2                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus_16.dtb.walker            9                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus6.dtb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus_16.dtb.walker     0.562500                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::total     0.687500                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu6.dtb_walker_cache.tags.tag_accesses           46                       # Number of tag accesses
system.cpu6.dtb_walker_cache.tags.data_accesses           46                       # Number of data accesses
system.cpu6.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.ReadReq_hits::switch_cpus_16.dtb.walker           14                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.ReadReq_hits::total           14                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.demand_hits::switch_cpus_16.dtb.walker           14                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.demand_hits::total           14                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.overall_hits::switch_cpus_16.dtb.walker           14                       # number of overall hits
system.cpu6.dtb_walker_cache.overall_hits::total           14                       # number of overall hits
system.cpu6.dtb_walker_cache.ReadReq_misses::switch_cpus_16.dtb.walker            6                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.demand_misses::switch_cpus_16.dtb.walker            6                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.demand_misses::total            6                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.overall_misses::switch_cpus_16.dtb.walker            6                       # number of overall misses
system.cpu6.dtb_walker_cache.overall_misses::total            6                       # number of overall misses
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_16.dtb.walker        73000                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::total        73000                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::switch_cpus_16.dtb.walker        73000                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::total        73000                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::switch_cpus_16.dtb.walker        73000                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::total        73000                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.ReadReq_accesses::switch_cpus_16.dtb.walker           20                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.ReadReq_accesses::total           20                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.demand_accesses::switch_cpus_16.dtb.walker           20                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.demand_accesses::total           20                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::switch_cpus_16.dtb.walker           20                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::total           20                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_16.dtb.walker     0.300000                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::total     0.300000                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::switch_cpus_16.dtb.walker     0.300000                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::total     0.300000                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::switch_cpus_16.dtb.walker     0.300000                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::total     0.300000                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.dtb.walker 12166.666667                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::total 12166.666667                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_16.dtb.walker 12166.666667                       # average overall miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::total 12166.666667                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_16.dtb.walker 12166.666667                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::total 12166.666667                       # average overall miss latency
system.cpu6.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.dtb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.dtb.walker            6                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::switch_cpus_16.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::switch_cpus_16.dtb.walker            6                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.dtb.walker        67000                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::total        67000                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.dtb.walker        67000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::total        67000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.dtb.walker        67000                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::total        67000                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.dtb.walker     0.300000                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.dtb.walker     0.300000                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::total     0.300000                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.dtb.walker     0.300000                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::total     0.300000                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.dtb.walker 11166.666667                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11166.666667                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.dtb.walker 11166.666667                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11166.666667                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.dtb.walker 11166.666667                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11166.666667                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements             9810                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            2499234                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            10322                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           242.126913                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst    11.463531                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus_16.inst   500.536469                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.022390                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus_16.inst     0.977610                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          4946200                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         4946200                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::switch_cpus_16.inst      2458385                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        2458385                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus_16.inst      2458385                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         2458385                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus_16.inst      2458385                       # number of overall hits
system.cpu6.icache.overall_hits::total        2458385                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus_16.inst         9810                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         9810                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus_16.inst         9810                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          9810                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus_16.inst         9810                       # number of overall misses
system.cpu6.icache.overall_misses::total         9810                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus_16.inst    138993500                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    138993500                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus_16.inst    138993500                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    138993500                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus_16.inst    138993500                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    138993500                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus_16.inst      2468195                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      2468195                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus_16.inst      2468195                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      2468195                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus_16.inst      2468195                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      2468195                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus_16.inst     0.003975                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003975                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus_16.inst     0.003975                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003975                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus_16.inst     0.003975                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003975                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus_16.inst 14168.552497                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 14168.552497                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus_16.inst 14168.552497                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 14168.552497                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus_16.inst 14168.552497                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 14168.552497                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks         9810                       # number of writebacks
system.cpu6.icache.writebacks::total             9810                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus_16.inst         9810                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         9810                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus_16.inst         9810                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         9810                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus_16.inst         9810                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         9810                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus_16.inst    129183500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    129183500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus_16.inst    129183500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    129183500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus_16.inst    129183500                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    129183500                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus_16.inst     0.003975                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.003975                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus_16.inst     0.003975                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.003975                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus_16.inst     0.003975                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.003975                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.inst 13168.552497                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 13168.552497                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus_16.inst 13168.552497                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 13168.552497                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus_16.inst 13168.552497                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 13168.552497                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu6.itb_walker_cache.tags.tagsinuse           12                       # Cycle average of tags in use
system.cpu6.itb_walker_cache.tags.total_refs           21                       # Total number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.sampled_refs           12                       # Sample count of references to valid blocks.
system.cpu6.itb_walker_cache.tags.avg_refs     1.750000                       # Average number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus6.itb.walker           10                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus_16.itb.walker            2                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus6.itb.walker     0.625000                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus_16.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::total     0.750000                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu6.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu6.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu6.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu7.interrupts.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.pwrStateResidencyTicks::OFF  1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            13994                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          830.323198                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             867286                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            14918                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            58.136882                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   203.256408                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus_17.data   627.066790                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.198493                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus_17.data     0.612370                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.810862                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          924                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          907                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          1791646                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         1791646                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::switch_cpus_17.data       539471                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         539471                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus_17.data       321300                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        321300                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus_17.data            1                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::switch_cpus_17.data       860771                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          860771                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus_17.data       860772                       # number of overall hits
system.cpu7.dcache.overall_hits::total         860772                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus_17.data        20803                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20803                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus_17.data         3400                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3400                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus_17.data            5                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu7.dcache.demand_misses::switch_cpus_17.data        24203                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         24203                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus_17.data        24208                       # number of overall misses
system.cpu7.dcache.overall_misses::total        24208                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus_17.data    210373500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    210373500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus_17.data     38836000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     38836000                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus_17.data    249209500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    249209500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus_17.data    249209500                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    249209500                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus_17.data       560274                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       560274                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus_17.data       324700                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       324700                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus_17.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus_17.data       884974                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       884974                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus_17.data       884980                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       884980                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus_17.data     0.037130                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.037130                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus_17.data     0.010471                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.010471                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus_17.data     0.833333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.833333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus_17.data     0.027349                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.027349                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus_17.data     0.027354                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.027354                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus_17.data 10112.652021                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 10112.652021                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus_17.data 11422.352941                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 11422.352941                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus_17.data 10296.636781                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 10296.636781                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus_17.data 10294.510079                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 10294.510079                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         4493                       # number of writebacks
system.cpu7.dcache.writebacks::total             4493                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus_17.data        20803                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        20803                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus_17.data         3400                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         3400                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus_17.data            5                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus_17.data        24203                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        24203                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus_17.data        24208                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        24208                       # number of overall MSHR misses
system.cpu7.dcache.WriteReq_mshr_uncacheable::switch_cpus_17.data          418                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::total          418                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.overall_mshr_uncacheable_misses::switch_cpus_17.data          418                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.overall_mshr_uncacheable_misses::total          418                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus_17.data    189570500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    189570500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus_17.data     35436000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     35436000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_17.data       437500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       437500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus_17.data    225006500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    225006500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus_17.data    225444000                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    225444000                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus_17.data     0.037130                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.037130                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus_17.data     0.010471                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.010471                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_17.data     0.833333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus_17.data     0.027349                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.027349                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus_17.data     0.027354                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.027354                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.data  9112.652021                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  9112.652021                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_17.data 10422.352941                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 10422.352941                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_17.data        87500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        87500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus_17.data  9296.636781                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  9296.636781                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus_17.data  9312.789161                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  9312.789161                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.tags.replacements            6                       # number of replacements
system.cpu7.dtb_walker_cache.tags.tagsinuse           13                       # Cycle average of tags in use
system.cpu7.dtb_walker_cache.tags.total_refs           59                       # Total number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.sampled_refs           19                       # Sample count of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.avg_refs     3.105263                       # Average number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus7.dtb.walker            2                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus_17.dtb.walker           11                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus7.dtb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus_17.dtb.walker     0.687500                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::total     0.812500                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu7.dtb_walker_cache.tags.tag_accesses           36                       # Number of tag accesses
system.cpu7.dtb_walker_cache.tags.data_accesses           36                       # Number of data accesses
system.cpu7.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.ReadReq_hits::switch_cpus_17.dtb.walker            9                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.ReadReq_hits::total            9                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.demand_hits::switch_cpus_17.dtb.walker            9                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.demand_hits::total            9                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.overall_hits::switch_cpus_17.dtb.walker            9                       # number of overall hits
system.cpu7.dtb_walker_cache.overall_hits::total            9                       # number of overall hits
system.cpu7.dtb_walker_cache.ReadReq_misses::switch_cpus_17.dtb.walker            6                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.demand_misses::switch_cpus_17.dtb.walker            6                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.demand_misses::total            6                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.overall_misses::switch_cpus_17.dtb.walker            6                       # number of overall misses
system.cpu7.dtb_walker_cache.overall_misses::total            6                       # number of overall misses
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_17.dtb.walker        82000                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::total        82000                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::switch_cpus_17.dtb.walker        82000                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::total        82000                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::switch_cpus_17.dtb.walker        82000                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::total        82000                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.ReadReq_accesses::switch_cpus_17.dtb.walker           15                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.ReadReq_accesses::total           15                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.demand_accesses::switch_cpus_17.dtb.walker           15                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.demand_accesses::total           15                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::switch_cpus_17.dtb.walker           15                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::total           15                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_17.dtb.walker     0.400000                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::total     0.400000                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::switch_cpus_17.dtb.walker     0.400000                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::total     0.400000                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::switch_cpus_17.dtb.walker     0.400000                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::total     0.400000                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.dtb.walker 13666.666667                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::total 13666.666667                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_17.dtb.walker 13666.666667                       # average overall miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::total 13666.666667                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_17.dtb.walker 13666.666667                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::total 13666.666667                       # average overall miss latency
system.cpu7.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu7.dtb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.dtb.walker            6                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::switch_cpus_17.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::switch_cpus_17.dtb.walker            6                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.dtb.walker        76000                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::total        76000                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.dtb.walker        76000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::total        76000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.dtb.walker        76000                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::total        76000                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.dtb.walker     0.400000                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.dtb.walker     0.400000                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::total     0.400000                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.dtb.walker     0.400000                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::total     0.400000                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.dtb.walker 12666.666667                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12666.666667                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.dtb.walker 12666.666667                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::total 12666.666667                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.dtb.walker 12666.666667                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::total 12666.666667                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements             9505                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2459459                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            10017                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           245.528502                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst     7.000518                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus_17.inst   504.999482                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.013673                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus_17.inst     0.986327                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          4907705                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         4907705                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::switch_cpus_17.inst      2439595                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        2439595                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus_17.inst      2439595                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         2439595                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus_17.inst      2439595                       # number of overall hits
system.cpu7.icache.overall_hits::total        2439595                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus_17.inst         9505                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         9505                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus_17.inst         9505                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          9505                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus_17.inst         9505                       # number of overall misses
system.cpu7.icache.overall_misses::total         9505                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus_17.inst    136922500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    136922500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus_17.inst    136922500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    136922500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus_17.inst    136922500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    136922500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus_17.inst      2449100                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      2449100                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus_17.inst      2449100                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      2449100                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus_17.inst      2449100                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      2449100                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus_17.inst     0.003881                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003881                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus_17.inst     0.003881                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003881                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus_17.inst     0.003881                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003881                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus_17.inst 14405.312993                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 14405.312993                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus_17.inst 14405.312993                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 14405.312993                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus_17.inst 14405.312993                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 14405.312993                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks         9505                       # number of writebacks
system.cpu7.icache.writebacks::total             9505                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus_17.inst         9505                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         9505                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus_17.inst         9505                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         9505                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus_17.inst         9505                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         9505                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus_17.inst    127417500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    127417500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus_17.inst    127417500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    127417500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus_17.inst    127417500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    127417500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus_17.inst     0.003881                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.003881                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus_17.inst     0.003881                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.003881                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus_17.inst     0.003881                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.003881                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.inst 13405.312993                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13405.312993                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus_17.inst 13405.312993                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13405.312993                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus_17.inst 13405.312993                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13405.312993                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu7.itb_walker_cache.tags.tagsinuse            6                       # Cycle average of tags in use
system.cpu7.itb_walker_cache.tags.total_refs           18                       # Total number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.sampled_refs            6                       # Sample count of references to valid blocks.
system.cpu7.itb_walker_cache.tags.avg_refs            3                       # Average number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus7.itb.walker            1                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus_17.itb.walker            5                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus7.itb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus_17.itb.walker     0.312500                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::total     0.375000                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu7.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu7.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu7.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iobus.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  206                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 206                       # Transaction distribution
system.iobus.trans_dist::WriteReq                7794                       # Transaction distribution
system.iobus.trans_dist::WriteResp               7794                       # Transaction distribution
system.iobus.trans_dist::MessageReq                 6                       # Transaction distribution
system.iobus.trans_dist::MessageResp                6                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          158                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          448                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        15552                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        15552                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   16012                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          156                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio           79                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          263                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side       495872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total       495872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   496159                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               252500                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer9.occupancy                12500                       # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              126500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            40062013                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              334000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             8064000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy                6000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 7776                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 7792                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                69984                       # Number of tag accesses
system.iocache.tags.data_accesses               69984                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide           96                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               96                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide         7680                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         7680                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide         7776                       # number of demand (read+write) misses
system.iocache.demand_misses::total              7776                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide         7776                       # number of overall misses
system.iocache.overall_misses::total             7776                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide     17651957                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     17651957                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide    912628056                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    912628056                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide    930280013                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    930280013                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide    930280013                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    930280013                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide           96                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             96                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide         7680                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         7680                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide         7776                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            7776                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide         7776                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           7776                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 183874.552083                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 183874.552083                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 118831.778125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118831.778125                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 119634.775334                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119634.775334                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 119634.775334                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119634.775334                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           325                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   29                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    11.206897                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            7696                       # number of writebacks
system.iocache.writebacks::total                 7696                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           96                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           96                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide         7680                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         7680                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide         7776                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         7776                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide         7776                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         7776                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide     12851957                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     12851957                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide    528249583                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    528249583                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    541101540                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    541101540                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    541101540                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    541101540                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 133874.552083                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 133874.552083                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 68782.497786                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68782.497786                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 69586.103395                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69586.103395                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 69586.103395                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69586.103395                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            46441                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               46441                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  8659                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     16312                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     2162604                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     49080                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     44.062836                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1069.301614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher 23125.665643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   584.179999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   414.603665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   222.914092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   139.724325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    57.502734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data    55.355977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   152.671506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   550.941777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     2.000204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   413.563789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   512.545936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     2.000587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    64.254312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   180.815875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   223.471245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   293.435642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    94.027365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   250.374911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.inst   167.572798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.data   252.706567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.dtb.walker     1.282106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.inst   110.392419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.data   277.019600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.dtb.walker     0.999229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.inst   250.839662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.data   231.136404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.dtb.walker     0.000499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.inst    52.698890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.data   152.950247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.inst   158.895737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.data   153.581988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.dtb.walker     2.394702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.itb.walker     1.671857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.inst   470.341172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.data  1606.285343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.inst     9.641014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.data    85.498398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.inst    84.884810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.data   284.855360                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.032632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.705739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.017828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.012653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.006803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.004264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.001755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.001689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.004659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.016813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.012621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.015642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.001961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.005518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.006820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.008955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.002869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.007641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.inst     0.005114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.data     0.007712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.dtb.walker     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.inst     0.003369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.data     0.008454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.dtb.walker     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.inst     0.007655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.data     0.007054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.inst     0.001608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.data     0.004668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.inst     0.004849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.data     0.004687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.dtb.walker     0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.itb.walker     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.inst     0.014354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.data     0.049020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.inst     0.000294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.data     0.002609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.inst     0.002590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.data     0.008693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         21929                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         10839                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        21929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10839                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.669220                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.330780                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1822496                       # Number of tag accesses
system.l2.tags.data_accesses                  1822496                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        42697                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            42697                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11957                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11957                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus_10.data         2418                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_11.data         1114                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_12.data         1258                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_13.data         1254                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_14.data         1252                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_15.data          720                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_16.data          955                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_17.data          971                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 9942                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus_10.data          447                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_11.data          398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_12.data          457                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_13.data          467                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_14.data          456                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_15.data         5573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_16.data          430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_17.data          433                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8661                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus_10.inst        14805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_11.inst         9056                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_12.inst         9830                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_13.inst         9683                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_14.inst         9596                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_15.inst         7213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_16.inst         9780                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_17.inst         9455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              79418                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.dtb.walker           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.data         8542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.dtb.walker            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.data         6738                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.dtb.walker           15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.data         7666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.dtb.walker            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.data         8034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.dtb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.data         7570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.dtb.walker          153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.itb.walker           18                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.data         6880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.dtb.walker            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.data         7182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.dtb.walker            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.data         6936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             59771                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus_10.dtb.walker           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.inst        14805                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.data         8989                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.dtb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.inst         9056                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.data         7136                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.dtb.walker           15                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.inst         9830                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.data         8123                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.dtb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.inst         9683                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.data         8501                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.dtb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.inst         9596                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.data         8026                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.dtb.walker          153                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.itb.walker           18                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.inst         7213                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.data        12453                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.dtb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.inst         9780                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.data         7612                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.dtb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.inst         9455                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.data         7369                       # number of demand (read+write) hits
system.l2.demand_hits::total                   147850                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus_10.dtb.walker           14                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.inst        14805                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.data         8989                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.dtb.walker            5                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.inst         9056                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.data         7136                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.dtb.walker           15                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.inst         9830                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.data         8123                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.dtb.walker            4                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.inst         9683                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.data         8501                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.dtb.walker            3                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.inst         9596                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.data         8026                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.dtb.walker          153                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.itb.walker           18                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.inst         7213                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.data        12453                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.dtb.walker            5                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.inst         9780                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.data         7612                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.dtb.walker            6                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.inst         9455                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.data         7369                       # number of overall hits
system.l2.overall_hits::total                  147850                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus_10.data         1127                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_11.data          148                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_12.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_13.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_14.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_15.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_16.data          306                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_17.data          287                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1885                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus_10.data           73                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_11.data           52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_12.data           36                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_13.data           24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_14.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_15.data          788                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_16.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_17.data           26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1017                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus_10.inst          181                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_11.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_12.inst           79                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_13.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_14.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_15.inst          189                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_16.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_17.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              597                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus_10.data          358                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_11.dtb.walker            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_11.data          288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_12.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_12.data          241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.data          227                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_14.data          181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.dtb.walker            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.itb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.data          772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_16.data          193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_17.data          541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2808                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus_10.inst          181                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.data          431                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.data          340                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.inst           79                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.data          277                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.data          251                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.data          193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.inst          189                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.data         1560                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.data          199                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.data          567                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4422                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus_10.inst          181                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.data          431                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.data          340                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.inst           79                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.data          277                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.data          251                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.inst            7                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.data          193                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.itb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.inst          189                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.data         1560                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.data          199                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.inst           50                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.data          567                       # number of overall misses
system.l2.overall_misses::total                  4422                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus_10.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_11.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_12.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_13.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_15.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_16.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_17.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       268500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_10.data      7721500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_11.data      6894000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_12.data      4249000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_13.data      3336500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_14.data      1567500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_15.data     86853000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_16.data      1049500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_17.data      3767500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     115438500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_10.inst     21135500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_11.inst      1331500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_12.inst      7548000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_13.inst      4339000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_14.inst       544000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_15.inst     18108000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_16.inst      2753500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_17.inst      5057000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60816500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_10.data     52832000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_11.dtb.walker       717000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_11.data     42366000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_12.dtb.walker       614000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_12.data     35220000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.data     32889500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_14.data     27562500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.dtb.walker       268500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.itb.walker        90500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.data     91715000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_16.data     31192500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_17.data     62873500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    378341000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus_10.inst     21135500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_10.data     60553500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.dtb.walker       717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.inst      1331500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.data     49260000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.dtb.walker       614000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.inst      7548000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.data     39469000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.inst      4339000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.data     36226000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.inst       544000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.data     29130000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.dtb.walker       268500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.itb.walker        90500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.inst     18108000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.data    178568000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.inst      2753500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.data     32242000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.inst      5057000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.data     66641000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        554596000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus_10.inst     21135500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_10.data     60553500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.dtb.walker       717000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.inst      1331500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.data     49260000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.dtb.walker       614000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.inst      7548000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.data     39469000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.inst      4339000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.data     36226000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.inst       544000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.data     29130000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.dtb.walker       268500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.itb.walker        90500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.inst     18108000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.data    178568000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.inst      2753500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.data     32242000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.inst      5057000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.data     66641000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       554596000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        42697                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        42697                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11957                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11957                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_10.data         3545                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_11.data         1262                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_12.data         1263                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_13.data         1261                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_14.data         1256                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_15.data          721                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_16.data         1261                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_17.data         1258                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11827                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_10.data          520                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_11.data          450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_12.data          493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_13.data          491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_14.data          468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_15.data         6361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_16.data          436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_17.data          459                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9678                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_10.inst        14986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_11.inst         9072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_12.inst         9909                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_13.inst         9728                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_14.inst         9603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_15.inst         7402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_16.inst         9810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_17.inst         9505                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          80015                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.dtb.walker           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.data         8900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.dtb.walker            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.data         7026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.dtb.walker           16                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.data         7907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.dtb.walker            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.data         8261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.dtb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.data         7751                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.dtb.walker          156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.itb.walker           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.data         7652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.dtb.walker            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.data         7375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.dtb.walker            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.data         7477                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         62579                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus_10.dtb.walker           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.inst        14986                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.data         9420                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.dtb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.inst         9072                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.data         7476                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.dtb.walker           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.inst         9909                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.data         8400                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.dtb.walker            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.inst         9728                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.data         8752                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.dtb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.inst         9603                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.data         8219                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.dtb.walker          156                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.inst         7402                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.data        14013                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.inst         9810                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.data         7811                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.dtb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.inst         9505                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.data         7936                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               152272                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.dtb.walker           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.inst        14986                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.data         9420                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.dtb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.inst         9072                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.data         7476                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.dtb.walker           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.inst         9909                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.data         8400                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.dtb.walker            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.inst         9728                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.data         8752                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.dtb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.inst         9603                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.data         8219                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.dtb.walker          156                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.inst         7402                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.data        14013                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.inst         9810                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.data         7811                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.dtb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.inst         9505                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.data         7936                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              152272                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_10.data     0.317913                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_11.data     0.117274                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_12.data     0.003959                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_13.data     0.005551                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_14.data     0.003185                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_15.data     0.001387                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_16.data     0.242665                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_17.data     0.228140                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.159381                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_10.data     0.140385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_11.data     0.115556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_12.data     0.073022                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_13.data     0.048880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_14.data     0.025641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_15.data     0.123880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_16.data     0.013761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_17.data     0.056645                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.105084                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_10.inst     0.012078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_11.inst     0.001764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_12.inst     0.007973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_13.inst     0.004626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_14.inst     0.000729                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_15.inst     0.025534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_16.inst     0.003058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_17.inst     0.005260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007461                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_10.data     0.040225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_11.dtb.walker     0.285714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_11.data     0.040991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_12.dtb.walker     0.062500                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_12.data     0.030479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.data     0.027479                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_14.data     0.023352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.dtb.walker     0.019231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.itb.walker     0.052632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.data     0.100889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_16.data     0.026169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_17.data     0.072355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044871                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus_10.inst     0.012078                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.data     0.045754                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.dtb.walker     0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.inst     0.001764                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.data     0.045479                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.dtb.walker     0.062500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.inst     0.007973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.data     0.032976                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.inst     0.004626                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.data     0.028679                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.inst     0.000729                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.data     0.023482                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.dtb.walker     0.019231                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.itb.walker     0.052632                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.inst     0.025534                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.data     0.111325                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.inst     0.003058                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.data     0.025477                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.inst     0.005260                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.data     0.071447                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029040                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus_10.inst     0.012078                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.data     0.045754                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.dtb.walker     0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.inst     0.001764                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.data     0.045479                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.dtb.walker     0.062500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.inst     0.007973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.data     0.032976                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.inst     0.004626                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.data     0.028679                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.inst     0.000729                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.data     0.023482                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.dtb.walker     0.019231                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.itb.walker     0.052632                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.inst     0.025534                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.data     0.111325                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.inst     0.003058                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.data     0.025477                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.inst     0.005260                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.data     0.071447                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029040                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_10.data    27.062999                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_11.data   199.324324                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_12.data         6100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_13.data  4214.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_15.data        29500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_16.data   196.078431                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_17.data   205.574913                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   142.440318                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_10.data 105773.972603                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_11.data 132576.923077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_12.data 118027.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_13.data 139020.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_14.data       130625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_15.data 110219.543147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_16.data 174916.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_17.data 144903.846154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113508.849558                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_10.inst 116770.718232                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_11.inst 83218.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_12.inst 95544.303797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_13.inst 96422.222222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_14.inst 77714.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_15.inst 95809.523810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_16.inst 91783.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_17.inst       101140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101870.184255                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_10.data 147575.418994                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_11.dtb.walker       358500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_11.data 147104.166667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_12.dtb.walker       614000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_12.data 146141.078838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.data 144887.665198                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_14.data 152279.005525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.dtb.walker        89500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.itb.walker        90500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.data 118801.813472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_16.data 161619.170984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_17.data 116217.190388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 134736.823362                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.inst 116770.718232                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.data 140495.359629                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.dtb.walker       358500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.inst 83218.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.data 144882.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.dtb.walker       614000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.inst 95544.303797                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.data 142487.364621                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.inst 96422.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.data 144326.693227                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.inst 77714.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.data 150932.642487                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.dtb.walker        89500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.itb.walker        90500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.inst 95809.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.data 114466.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.inst 91783.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.data 162020.100503                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.inst       101140                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.data 117532.627866                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125417.458164                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.inst 116770.718232                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.data 140495.359629                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.dtb.walker       358500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.inst 83218.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.data 144882.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.dtb.walker       614000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.inst 95544.303797                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.data 142487.364621                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.inst 96422.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.data 144326.693227                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.inst 77714.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.data 150932.642487                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.dtb.walker        89500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.itb.walker        90500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.inst 95809.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.data 114466.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.inst 91783.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.data 162020.100503                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.inst       101140                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.data 117532.627866                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125417.458164                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        42                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                10473                       # number of writebacks
system.l2.writebacks::total                     10473                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus_15.data          273                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              273                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_10.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_11.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_12.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_13.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_14.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_16.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_17.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            42                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_12.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_14.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_15.data          105                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_17.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          108                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus_10.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_11.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_12.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_12.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_13.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_14.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_14.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_15.data          378                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_16.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_17.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_17.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 423                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus_10.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_11.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_12.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_12.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_13.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_14.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_14.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_15.data          378                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_16.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_17.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_17.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                423                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          234                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           234                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher        10793                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          10793                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_10.data         1127                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_11.data          148                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_12.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_13.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_14.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_16.data          306                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_17.data          287                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1885                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_10.data           73                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_11.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_12.data           36                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_13.data           24                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_14.data           12                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_15.data          515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_16.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_17.data           26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            744                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_10.inst          179                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_11.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_12.inst           72                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_13.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_15.inst          189                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_16.inst           23                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_17.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          555                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_10.data          358                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_11.dtb.walker            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_11.data          288                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_12.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_12.data          240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.data          227                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_14.data          180                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.dtb.walker            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.itb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.data          667                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_16.data          193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_17.data          540                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2700                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.inst          179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.data          431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.data          340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.inst           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.data          276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.data          251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.data          192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.inst          189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.data         1182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.data          199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.data          566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3999                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        10793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.inst          179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.data          431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.data          340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.inst           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.data          276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.data          251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.data          192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.dtb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.inst          189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.data         1182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.data          199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.data          566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14792                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus_10.data            7                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_11.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_12.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_13.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_14.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_15.data           25                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_16.data           64                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          112                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_10.data          435                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_11.data          421                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_12.data          421                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_13.data          421                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_14.data          420                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_15.data          487                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_16.data          443                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_17.data          418                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3466                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus_10.data          442                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_11.data          425                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_12.data          425                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_13.data          425                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_14.data          424                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_15.data          512                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_16.data          507                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_17.data          418                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3578                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1143901255                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1143901255                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_10.data     21975500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_11.data      2774000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_12.data        96500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_13.data       139500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_14.data        79000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_15.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_16.data      6253000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_17.data      5855500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     37192500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_10.data      6991500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_11.data      6374000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_12.data      3889000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_13.data      3096500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_14.data      1447500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_15.data     50988500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_16.data       989500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_17.data      3507500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     77284000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_10.inst     19195500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_11.inst       827000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_12.inst      6318500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_13.inst      3415500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_15.inst     16218000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_16.inst      1978500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_17.inst      4080500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52033500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_10.data     49252000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_11.dtb.walker       697000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_11.data     39486000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_12.dtb.walker       604000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_12.data     32737000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.data     30619500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_14.data     25683500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.dtb.walker       238500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.itb.walker        80500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.data     74882500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_16.data     29262500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_17.data     57383500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    340926500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.inst     19195500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.data     56243500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.dtb.walker       697000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.inst       827000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.data     45860000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.dtb.walker       604000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.inst      6318500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.data     36626000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.inst      3415500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.data     33716000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.data     27131000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.dtb.walker       238500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.itb.walker        80500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.inst     16218000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.data    125871000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.inst      1978500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.data     30252000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.inst      4080500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.data     60891000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    470244000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1143901255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.inst     19195500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.data     56243500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.dtb.walker       697000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.inst       827000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.data     45860000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.dtb.walker       604000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.inst      6318500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.data     36626000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.inst      3415500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.data     33716000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.data     27131000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.dtb.walker       238500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.itb.walker        80500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.inst     16218000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.data    125871000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.inst      1978500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.data     30252000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.inst      4080500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.data     60891000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1614145255                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      1202000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data       630000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data       626000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data       627500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data       627500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      3888500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data     14271500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     21873000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_10.data      1202000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_11.data       630000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_12.data       626000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_13.data       627500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_14.data       627500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_15.data      3888500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_16.data     14271500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     21873000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_10.data     0.317913                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_11.data     0.117274                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_12.data     0.003959                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_13.data     0.005551                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_14.data     0.003185                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_15.data     0.001387                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_16.data     0.242665                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_17.data     0.228140                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.159381                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_10.data     0.140385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_11.data     0.115556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_12.data     0.073022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_13.data     0.048880                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_14.data     0.025641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_15.data     0.080962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_16.data     0.013761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_17.data     0.056645                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.076875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_10.inst     0.011944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_11.inst     0.001213                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_12.inst     0.007266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_13.inst     0.003906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_15.inst     0.025534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_16.inst     0.002345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_17.inst     0.004524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_10.data     0.040225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_11.dtb.walker     0.285714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_11.data     0.040991                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_12.dtb.walker     0.062500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_12.data     0.030353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.data     0.027479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_14.data     0.023223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.dtb.walker     0.019231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.052632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.data     0.087167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_16.data     0.026169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_17.data     0.072221                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043145                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.inst     0.011944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.data     0.045754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.dtb.walker     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.inst     0.001213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.data     0.045479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.dtb.walker     0.062500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.inst     0.007266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.data     0.032857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.inst     0.003906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.data     0.028679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.data     0.023361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.dtb.walker     0.019231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.052632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.inst     0.025534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.data     0.084350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.inst     0.002345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.data     0.025477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.inst     0.004524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.data     0.071321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.026262                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.inst     0.011944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.data     0.045754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.dtb.walker     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.inst     0.001213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.data     0.045479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.dtb.walker     0.062500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.inst     0.007266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.data     0.032857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.inst     0.003906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.data     0.028679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.data     0.023361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.dtb.walker     0.019231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.052632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.inst     0.025534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.data     0.084350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.inst     0.002345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.data     0.025477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.inst     0.004524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.data     0.071321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.097142                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 105985.477161                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 105985.477161                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_10.data 19499.112689                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_11.data 18743.243243                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_12.data        19300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_13.data 19928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_14.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_15.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_16.data 20434.640523                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_17.data 20402.439024                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19730.769231                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_10.data 95773.972603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_11.data 122576.923077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_12.data 108027.777778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_13.data 129020.833333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_14.data       120625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_15.data 99006.796117                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_16.data 164916.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_17.data 134903.846154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103876.344086                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_10.inst 107237.430168                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_11.inst 75181.818182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_12.inst 87756.944444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_13.inst 89881.578947                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_15.inst 85809.523810                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_16.inst 86021.739130                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_17.inst 94895.348837                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93754.054054                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_10.data 137575.418994                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_11.dtb.walker       348500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_11.data 137104.166667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_12.dtb.walker       604000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_12.data 136404.166667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.data 134887.665198                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_14.data 142686.111111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.dtb.walker        79500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker        80500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.data 112267.616192                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_16.data 151619.170984                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_17.data 106265.740741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 126269.074074                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.inst 107237.430168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.data 130495.359629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.dtb.walker       348500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.inst 75181.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.data 134882.352941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.dtb.walker       604000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.inst 87756.944444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.data 132702.898551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.inst 89881.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.data 134326.693227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.data 141307.291667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.dtb.walker        79500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker        80500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.inst 85809.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.data 106489.847716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.inst 86021.739130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.data 152020.100503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.inst 94895.348837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.data 107581.272085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117590.397599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 105985.477161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.inst 107237.430168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.data 130495.359629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.dtb.walker       348500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.inst 75181.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.data 134882.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.dtb.walker       604000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.inst 87756.944444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.data 132702.898551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.inst 89881.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.data 134326.693227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.data 141307.291667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.dtb.walker        79500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker        80500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.inst 85809.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.data 106489.847716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.inst 86021.739130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.data 152020.100503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.inst 94895.348837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.data 107581.272085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109122.853908                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 171714.285714                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       157500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data       156500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data       155540                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 222992.187500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 195294.642857                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  2719.457014                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  1482.352941                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  1472.941176                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  1476.470588                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  1479.952830                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  7594.726562                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data 28148.915187                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  6113.191727                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         57121                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 112                       # Transaction distribution
system.membus.trans_dist::ReadResp              14209                       # Transaction distribution
system.membus.trans_dist::WriteReq               3466                       # Transaction distribution
system.membus.trans_dist::WriteResp              3468                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18169                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4063                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12099                       # Transaction distribution
system.membus.trans_dist::ReadExReq               981                       # Transaction distribution
system.membus.trans_dist::ReadExResp              733                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14097                       # Transaction distribution
system.membus.trans_dist::MessageReq               14                       # Transaction distribution
system.membus.trans_dist::MessageResp              14                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          7680                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu6.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        15615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        15615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio          842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu4.interrupts.pio          836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu5.interrupts.pio          842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu6.interrupts.pio          838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu7.interrupts.pio          837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        63429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu6.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.interrupts.int_master::total           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  79072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu6.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       496576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       496576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          263                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio         1684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio         1676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio         1676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio         1676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu4.interrupts.pio         1672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu5.interrupts.pio         1684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu6.interrupts.pio         1676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu7.interrupts.pio         1672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1613248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1626927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu6.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.interrupts.int_master::total           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2123559                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            10484                       # Total snoops (count)
system.membus.snoopTraffic                       2112                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38449                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000858                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029284                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38416     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      33      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               38449                       # Request fanout histogram
system.membus.reqLayer0.occupancy              391500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1050000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1047500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy                4999                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy             1046500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy                4998                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1046000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer8.occupancy                4997                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy             1044500                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer10.occupancy               4996                       # Layer occupancy (ticks)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer11.occupancy             845000                       # Layer occupancy (ticks)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer12.occupancy               4000                       # Layer occupancy (ticks)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer13.occupancy            1046500                       # Layer occupancy (ticks)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer14.occupancy               4995                       # Layer occupancy (ticks)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer15.occupancy            1044000                       # Layer occupancy (ticks)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer16.occupancy               2994                       # Layer occupancy (ticks)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer17.occupancy          126886647                       # Layer occupancy (ticks)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy               6000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             497014                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81384663                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy               1000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy               7000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            1                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes         4096                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            1                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages          120                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes       491520                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          120                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.pwrStateResidencyTicks::OFF 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.pwrStateResidencyTicks::OFF 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.pwrStateResidencyTicks::OFF 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.committedInsts                  0                       # Number of instructions committed
system.switch_cpus4.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus4.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                   0                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus4.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus4.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus4.num_mem_refs                    0                       # number of memory refs
system.switch_cpus4.num_load_insts                  0                       # Number of load instructions
system.switch_cpus4.num_store_insts                 0                       # Number of store instructions
system.switch_cpus4.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus4.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus4.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus4.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus4.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus4.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus4.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus4.op_class::total                 0                       # Class of executed instruction
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.pwrStateResidencyTicks::OFF 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.committedInsts                  0                       # Number of instructions committed
system.switch_cpus5.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus5.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                   0                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus5.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus5.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus5.num_mem_refs                    0                       # number of memory refs
system.switch_cpus5.num_load_insts                  0                       # Number of load instructions
system.switch_cpus5.num_store_insts                 0                       # Number of store instructions
system.switch_cpus5.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus5.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus5.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus5.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus5.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus5.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus5.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus5.op_class::total                 0                       # Class of executed instruction
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.pwrStateResidencyTicks::OFF 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.committedInsts                  0                       # Number of instructions committed
system.switch_cpus6.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus6.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                   0                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus6.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus6.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus6.num_mem_refs                    0                       # number of memory refs
system.switch_cpus6.num_load_insts                  0                       # Number of load instructions
system.switch_cpus6.num_store_insts                 0                       # Number of store instructions
system.switch_cpus6.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus6.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus6.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus6.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus6.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus6.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus6.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus6.op_class::total                 0                       # Class of executed instruction
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.pwrStateResidencyTicks::OFF 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.committedInsts                  0                       # Number of instructions committed
system.switch_cpus7.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus7.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                   0                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus7.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus7.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus7.num_mem_refs                    0                       # number of memory refs
system.switch_cpus7.num_load_insts                  0                       # Number of load instructions
system.switch_cpus7.num_store_insts                 0                       # Number of store instructions
system.switch_cpus7.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus7.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus7.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus7.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus7.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus7.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus7.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses           629515                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses           371970                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses                 10                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses                  1                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses          2743213                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_10.numPwrStateTransitions          837                       # Number of power state transitions
system.switch_cpus_10.pwrStateClkGateDist::samples          419                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::mean 3966423081.145585                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::stdev 262221561.043859                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::1000-5e+10          419    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::min_value    407294500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::max_value   3989763500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::total          419                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateResidencyTicks::ON   4292738000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::CLK_GATED 1661931271000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles            3325012262                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_10.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_10.committedInsts          2055132                       # Number of instructions committed
system.switch_cpus_10.committedOps            4391916                       # Number of ops (including micro ops) committed
system.switch_cpus_10.num_int_alu_accesses      4294777                       # Number of integer alu accesses
system.switch_cpus_10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_10.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.num_func_calls           119916                       # number of times a function call or return occured
system.switch_cpus_10.num_conditional_control_insts       311012                       # number of instructions that are conditional controls
system.switch_cpus_10.num_int_insts           4294777                       # number of integer instructions
system.switch_cpus_10.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_10.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_10.num_int_register_reads      8748504                       # number of times the integer registers were read
system.switch_cpus_10.num_int_register_writes      3610774                       # number of times the integer registers were written
system.switch_cpus_10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_10.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_10.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_10.num_cc_register_reads      2556981                       # number of times the CC registers were read
system.switch_cpus_10.num_cc_register_writes      1363058                       # number of times the CC registers were written
system.switch_cpus_10.num_mem_refs            1001491                       # number of memory refs
system.switch_cpus_10.num_load_insts           629509                       # Number of load instructions
system.switch_cpus_10.num_store_insts          371982                       # Number of store instructions
system.switch_cpus_10.num_idle_cycles    3316445942.939389                       # Number of idle cycles
system.switch_cpus_10.num_busy_cycles    8566319.060611                       # Number of busy cycles
system.switch_cpus_10.not_idle_fraction      0.002576                       # Percentage of non-idle cycles
system.switch_cpus_10.idle_fraction          0.997424                       # Percentage of idle cycles
system.switch_cpus_10.Branches                 468994                       # Number of branches fetched
system.switch_cpus_10.op_class::No_OpClass        78184      1.78%      1.78% # Class of executed instruction
system.switch_cpus_10.op_class::IntAlu        3261071     74.25%     76.03% # Class of executed instruction
system.switch_cpus_10.op_class::IntMult          7992      0.18%     76.21% # Class of executed instruction
system.switch_cpus_10.op_class::IntDiv          44016      1.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::FloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAdd             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAddAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAlu             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCmp             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCvt             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShift            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShiftAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAlu            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_10.op_class::MemRead        628671     14.31%     91.53% # Class of executed instruction
system.switch_cpus_10.op_class::MemWrite       371982      8.47%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::total         4391916                       # Class of executed instruction
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses           516149                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses           300026                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses                  9                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses          2236531                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_11.numPwrStateTransitions          838                       # Number of power state transitions
system.switch_cpus_11.pwrStateClkGateDist::samples          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::mean 3959040577.383333                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::stdev 331059338.265120                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::1000-5e+10          420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::min_value     62809500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::max_value   3995969500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::total          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateResidencyTicks::ON   3426966499                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::CLK_GATED 1662797042501                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles            3335470492                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_11.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_11.committedInsts          1673312                       # Number of instructions committed
system.switch_cpus_11.committedOps            3547613                       # Number of ops (including micro ops) committed
system.switch_cpus_11.num_int_alu_accesses      3469260                       # Number of integer alu accesses
system.switch_cpus_11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_11.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.num_func_calls            92412                       # number of times a function call or return occured
system.switch_cpus_11.num_conditional_control_insts       258537                       # number of instructions that are conditional controls
system.switch_cpus_11.num_int_insts           3469260                       # number of integer instructions
system.switch_cpus_11.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_11.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_11.num_int_register_reads      7065126                       # number of times the integer registers were read
system.switch_cpus_11.num_int_register_writes      2921343                       # number of times the integer registers were written
system.switch_cpus_11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_11.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_11.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_11.num_cc_register_reads      2077904                       # number of times the CC registers were read
system.switch_cpus_11.num_cc_register_writes      1093213                       # number of times the CC registers were written
system.switch_cpus_11.num_mem_refs             816173                       # number of memory refs
system.switch_cpus_11.num_load_insts           516145                       # Number of load instructions
system.switch_cpus_11.num_store_insts          300028                       # Number of store instructions
system.switch_cpus_11.num_idle_cycles    3328610342.600676                       # Number of idle cycles
system.switch_cpus_11.num_busy_cycles    6860149.399324                       # Number of busy cycles
system.switch_cpus_11.not_idle_fraction      0.002057                       # Percentage of non-idle cycles
system.switch_cpus_11.idle_fraction          0.997943                       # Percentage of idle cycles
system.switch_cpus_11.Branches                 382213                       # Number of branches fetched
system.switch_cpus_11.op_class::No_OpClass        65381      1.84%      1.84% # Class of executed instruction
system.switch_cpus_11.op_class::IntAlu        2621930     73.91%     75.75% # Class of executed instruction
system.switch_cpus_11.op_class::IntMult          7329      0.21%     75.96% # Class of executed instruction
system.switch_cpus_11.op_class::IntDiv          37639      1.06%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatAdd            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCmp            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCvt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatDiv            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::FloatSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAdd             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAddAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAlu             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCmp             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCvt             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShift            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShiftAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAdd            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAlu            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCmp            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCvt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatDiv            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus_11.op_class::MemRead        515307     14.53%     91.54% # Class of executed instruction
system.switch_cpus_11.op_class::MemWrite       300028      8.46%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::total         3547614                       # Class of executed instruction
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses           561019                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses           326176                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses                 14                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses                  1                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses          2456593                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_12.numPwrStateTransitions          838                       # Number of power state transitions
system.switch_cpus_12.pwrStateClkGateDist::samples          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::mean 3958293684.528572                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::stdev 332327478.825916                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::1000-5e+10          420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::min_value     11686500                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::max_value   3990775000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::total          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateResidencyTicks::ON   3740661498                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::CLK_GATED 1662483347502                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles            3333520257                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_12.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_12.committedInsts          1835894                       # Number of instructions committed
system.switch_cpus_12.committedOps            3890372                       # Number of ops (including micro ops) committed
system.switch_cpus_12.num_int_alu_accesses      3801692                       # Number of integer alu accesses
system.switch_cpus_12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_12.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.num_func_calls            99276                       # number of times a function call or return occured
system.switch_cpus_12.num_conditional_control_insts       289067                       # number of instructions that are conditional controls
system.switch_cpus_12.num_int_insts           3801692                       # number of integer instructions
system.switch_cpus_12.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_12.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_12.num_int_register_reads      7750052                       # number of times the integer registers were read
system.switch_cpus_12.num_int_register_writes      3208674                       # number of times the integer registers were written
system.switch_cpus_12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_12.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_12.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_12.num_cc_register_reads      2322650                       # number of times the CC registers were read
system.switch_cpus_12.num_cc_register_writes      1203571                       # number of times the CC registers were written
system.switch_cpus_12.num_mem_refs             887186                       # number of memory refs
system.switch_cpus_12.num_load_insts           561009                       # Number of load instructions
system.switch_cpus_12.num_store_insts          326177                       # Number of store instructions
system.switch_cpus_12.num_idle_cycles    3326036526.834787                       # Number of idle cycles
system.switch_cpus_12.num_busy_cycles    7483730.165213                       # Number of busy cycles
system.switch_cpus_12.not_idle_fraction      0.002245                       # Percentage of non-idle cycles
system.switch_cpus_12.idle_fraction          0.997755                       # Percentage of idle cycles
system.switch_cpus_12.Branches                 422364                       # Number of branches fetched
system.switch_cpus_12.op_class::No_OpClass        75350      1.94%      1.94% # Class of executed instruction
system.switch_cpus_12.op_class::IntAlu        2877020     73.95%     75.89% # Class of executed instruction
system.switch_cpus_12.op_class::IntMult          7554      0.19%     76.08% # Class of executed instruction
system.switch_cpus_12.op_class::IntDiv          44100      1.13%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::FloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAdd             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAddAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAlu             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCmp             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCvt             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShift            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShiftAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAlu            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_12.op_class::MemRead        560171     14.40%     91.62% # Class of executed instruction
system.switch_cpus_12.op_class::MemWrite       326177      8.38%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::total         3890372                       # Class of executed instruction
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses           561656                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses           325733                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses                  5                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses          2456141                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_13.numPwrStateTransitions          840                       # Number of power state transitions
system.switch_cpus_13.pwrStateClkGateDist::samples          421                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::mean 3948902119.959620                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::stdev 354972104.558681                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::1000-5e+10          421    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::min_value     50781000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::max_value   3990760000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::total          421                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateResidencyTicks::ON   3736216497                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::CLK_GATED 1662487792503                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles            3329511756                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_13.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_13.committedInsts          1835795                       # Number of instructions committed
system.switch_cpus_13.committedOps            3890562                       # Number of ops (including micro ops) committed
system.switch_cpus_13.num_int_alu_accesses      3801561                       # Number of integer alu accesses
system.switch_cpus_13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_13.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.num_func_calls            99202                       # number of times a function call or return occured
system.switch_cpus_13.num_conditional_control_insts       289475                       # number of instructions that are conditional controls
system.switch_cpus_13.num_int_insts           3801561                       # number of integer instructions
system.switch_cpus_13.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_13.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_13.num_int_register_reads      7749250                       # number of times the integer registers were read
system.switch_cpus_13.num_int_register_writes      3208772                       # number of times the integer registers were written
system.switch_cpus_13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_13.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_13.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_13.num_cc_register_reads      2323893                       # number of times the CC registers were read
system.switch_cpus_13.num_cc_register_writes      1204159                       # number of times the CC registers were written
system.switch_cpus_13.num_mem_refs             887391                       # number of memory refs
system.switch_cpus_13.num_load_insts           561656                       # Number of load instructions
system.switch_cpus_13.num_store_insts          325735                       # Number of store instructions
system.switch_cpus_13.num_idle_cycles    3322045907.061008                       # Number of idle cycles
system.switch_cpus_13.num_busy_cycles    7465848.938992                       # Number of busy cycles
system.switch_cpus_13.not_idle_fraction      0.002242                       # Percentage of non-idle cycles
system.switch_cpus_13.idle_fraction          0.997758                       # Percentage of idle cycles
system.switch_cpus_13.Branches                 422691                       # Number of branches fetched
system.switch_cpus_13.op_class::No_OpClass        75612      1.94%      1.94% # Class of executed instruction
system.switch_cpus_13.op_class::IntAlu        2876838     73.94%     75.89% # Class of executed instruction
system.switch_cpus_13.op_class::IntMult          7546      0.19%     76.08% # Class of executed instruction
system.switch_cpus_13.op_class::IntDiv          44016      1.13%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatAdd            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCmp            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCvt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMult            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMultAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatDiv            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMisc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::FloatSqrt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAdd             0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAddAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAlu             0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCmp             0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCvt             0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMisc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMult            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMultAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShift            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShiftAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdSqrt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAdd            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAlu            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCmp            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCvt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatDiv            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMisc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMult            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMultAcc            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatSqrt            0      0.00%     77.21% # Class of executed instruction
system.switch_cpus_13.op_class::MemRead        560816     14.41%     91.63% # Class of executed instruction
system.switch_cpus_13.op_class::MemWrite       325735      8.37%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::total         3890563                       # Class of executed instruction
system.switch_cpus_14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.dtb.rdAccesses           558181                       # TLB accesses on read requests
system.switch_cpus_14.dtb.wrAccesses           324384                       # TLB accesses on write requests
system.switch_cpus_14.dtb.rdMisses                  5                       # TLB misses on read requests
system.switch_cpus_14.dtb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_14.itb.wrAccesses          2444249                       # TLB accesses on write requests
system.switch_cpus_14.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_14.itb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_14.numPwrStateTransitions          838                       # Number of power state transitions
system.switch_cpus_14.pwrStateClkGateDist::samples          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::mean 3958386509.533333                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::stdev 316695592.906527                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::1000-5e+10          420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::min_value    255944000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::max_value   3990773000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::total          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateResidencyTicks::ON   3701674996                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::CLK_GATED 1662522334004                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.numCycles            3327455366                       # number of cpu cycles simulated
system.switch_cpus_14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_14.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_14.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_14.committedInsts          1826589                       # Number of instructions committed
system.switch_cpus_14.committedOps            3871074                       # Number of ops (including micro ops) committed
system.switch_cpus_14.num_int_alu_accesses      3782757                       # Number of integer alu accesses
system.switch_cpus_14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_14.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_14.num_func_calls            98802                       # number of times a function call or return occured
system.switch_cpus_14.num_conditional_control_insts       287610                       # number of instructions that are conditional controls
system.switch_cpus_14.num_int_insts           3782757                       # number of integer instructions
system.switch_cpus_14.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_14.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_14.num_int_register_reads      7711074                       # number of times the integer registers were read
system.switch_cpus_14.num_int_register_writes      3192936                       # number of times the integer registers were written
system.switch_cpus_14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_14.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_14.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_14.num_cc_register_reads      2311395                       # number of times the CC registers were read
system.switch_cpus_14.num_cc_register_writes      1198017                       # number of times the CC registers were written
system.switch_cpus_14.num_mem_refs             882566                       # number of memory refs
system.switch_cpus_14.num_load_insts           558180                       # Number of load instructions
system.switch_cpus_14.num_store_insts          324386                       # Number of store instructions
system.switch_cpus_14.num_idle_cycles    3320063107.658930                       # Number of idle cycles
system.switch_cpus_14.num_busy_cycles    7392258.341070                       # Number of busy cycles
system.switch_cpus_14.not_idle_fraction      0.002222                       # Percentage of non-idle cycles
system.switch_cpus_14.idle_fraction          0.997778                       # Percentage of idle cycles
system.switch_cpus_14.Branches                 420282                       # Number of branches fetched
system.switch_cpus_14.op_class::No_OpClass        75012      1.94%      1.94% # Class of executed instruction
system.switch_cpus_14.op_class::IntAlu        2862905     73.96%     75.89% # Class of executed instruction
system.switch_cpus_14.op_class::IntMult          7511      0.19%     76.09% # Class of executed instruction
system.switch_cpus_14.op_class::IntDiv          43918      1.13%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::FloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAdd             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAddAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAlu             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCmp             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCvt             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShift            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShiftAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAlu            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_14.op_class::MemRead        557342     14.40%     91.62% # Class of executed instruction
system.switch_cpus_14.op_class::MemWrite       324386      8.38%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::total         3871074                       # Class of executed instruction
system.switch_cpus_15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.dtb.rdAccesses        333077416                       # TLB accesses on read requests
system.switch_cpus_15.dtb.wrAccesses           238928                       # TLB accesses on write requests
system.switch_cpus_15.dtb.rdMisses                 67                       # TLB misses on read requests
system.switch_cpus_15.dtb.wrMisses                172                       # TLB misses on write requests
system.switch_cpus_15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_15.itb.wrAccesses       1332376442                       # TLB accesses on write requests
system.switch_cpus_15.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_15.itb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_15.pwrStateResidencyTicks::ON 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.numCycles            3332448018                       # number of cpu cycles simulated
system.switch_cpus_15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_15.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_15.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_15.committedInsts        999279524                       # Number of instructions committed
system.switch_cpus_15.committedOps         2331209219                       # Number of ops (including micro ops) committed
system.switch_cpus_15.num_int_alu_accesses   1998424056                       # Number of integer alu accesses
system.switch_cpus_15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_15.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_15.num_func_calls            46819                       # number of times a function call or return occured
system.switch_cpus_15.num_conditional_control_insts    332878150                       # number of instructions that are conditional controls
system.switch_cpus_15.num_int_insts        1998424056                       # number of integer instructions
system.switch_cpus_15.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_15.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_15.num_int_register_reads   3997093860                       # number of times the integer registers were read
system.switch_cpus_15.num_int_register_writes   1665265804                       # number of times the integer registers were written
system.switch_cpus_15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_15.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_15.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_15.num_cc_register_reads   1664650307                       # number of times the CC registers were read
system.switch_cpus_15.num_cc_register_writes    666070465                       # number of times the CC registers were written
system.switch_cpus_15.num_mem_refs          333310960                       # number of memory refs
system.switch_cpus_15.num_load_insts        333072271                       # Number of load instructions
system.switch_cpus_15.num_store_insts          238689                       # Number of store instructions
system.switch_cpus_15.num_idle_cycles               0                       # Number of idle cycles
system.switch_cpus_15.num_busy_cycles      3332448018                       # Number of busy cycles
system.switch_cpus_15.not_idle_fraction             1                       # Percentage of non-idle cycles
system.switch_cpus_15.idle_fraction                 0                       # Percentage of idle cycles
system.switch_cpus_15.Branches              332938118                       # Number of branches fetched
system.switch_cpus_15.op_class::No_OpClass        12918      0.00%      0.00% # Class of executed instruction
system.switch_cpus_15.op_class::IntAlu     1997877842     85.70%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::IntMult          7061      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::IntDiv            525      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatAdd            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCmp            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCvt            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMult            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMultAcc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatDiv            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMisc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::FloatSqrt            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAdd             0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAddAcc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAlu             0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCmp             0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCvt             0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMisc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMult            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMultAcc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShift            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShiftAcc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdSqrt            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAdd            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAlu            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCmp            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCvt            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatDiv            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMisc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMult            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMultAcc            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatSqrt            0      0.00%     85.70% # Class of executed instruction
system.switch_cpus_15.op_class::MemRead     333072271     14.29%     99.99% # Class of executed instruction
system.switch_cpus_15.op_class::MemWrite       238689      0.01%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::total      2331209306                       # Class of executed instruction
system.switch_cpus_16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.dtb.rdAccesses           564331                       # TLB accesses on read requests
system.switch_cpus_16.dtb.wrAccesses           326955                       # TLB accesses on write requests
system.switch_cpus_16.dtb.rdMisses                  4                       # TLB misses on read requests
system.switch_cpus_16.dtb.wrMisses                  1                       # TLB misses on write requests
system.switch_cpus_16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_16.itb.wrAccesses          2468195                       # TLB accesses on write requests
system.switch_cpus_16.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_16.itb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_16.numPwrStateTransitions          839                       # Number of power state transitions
system.switch_cpus_16.pwrStateClkGateDist::samples          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::mean 3958249671.440476                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::stdev 308261734.675316                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::1000-5e+10          420    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::min_value    465195500                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::max_value   3990767000                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::total          420                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateResidencyTicks::ON   3759146995                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::CLK_GATED 1662464862005                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.numCycles            3330954430                       # number of cpu cycles simulated
system.switch_cpus_16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_16.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_16.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_16.committedInsts          1845894                       # Number of instructions committed
system.switch_cpus_16.committedOps            3909553                       # Number of ops (including micro ops) committed
system.switch_cpus_16.num_int_alu_accesses      3819880                       # Number of integer alu accesses
system.switch_cpus_16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_16.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_16.num_func_calls            99687                       # number of times a function call or return occured
system.switch_cpus_16.num_conditional_control_insts       290649                       # number of instructions that are conditional controls
system.switch_cpus_16.num_int_insts           3819880                       # number of integer instructions
system.switch_cpus_16.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_16.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_16.num_int_register_reads      7785380                       # number of times the integer registers were read
system.switch_cpus_16.num_int_register_writes      3223587                       # number of times the integer registers were written
system.switch_cpus_16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_16.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_16.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_16.num_cc_register_reads      2332740                       # number of times the CC registers were read
system.switch_cpus_16.num_cc_register_writes      1208749                       # number of times the CC registers were written
system.switch_cpus_16.num_mem_refs             891367                       # number of memory refs
system.switch_cpus_16.num_load_insts           564390                       # Number of load instructions
system.switch_cpus_16.num_store_insts          326977                       # Number of store instructions
system.switch_cpus_16.num_idle_cycles    3323439505.675075                       # Number of idle cycles
system.switch_cpus_16.num_busy_cycles    7514924.324925                       # Number of busy cycles
system.switch_cpus_16.not_idle_fraction      0.002256                       # Percentage of non-idle cycles
system.switch_cpus_16.idle_fraction          0.997744                       # Percentage of idle cycles
system.switch_cpus_16.Branches                 424907                       # Number of branches fetched
system.switch_cpus_16.op_class::No_OpClass        75368      1.93%      1.93% # Class of executed instruction
system.switch_cpus_16.op_class::IntAlu        2891984     73.97%     75.90% # Class of executed instruction
system.switch_cpus_16.op_class::IntMult          7539      0.19%     76.09% # Class of executed instruction
system.switch_cpus_16.op_class::IntDiv          44135      1.13%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAdd             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAddAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAlu             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCmp             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCvt             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShift            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShiftAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAlu            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::MemRead        563550     14.41%     91.64% # Class of executed instruction
system.switch_cpus_16.op_class::MemWrite       326977      8.36%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::total         3909553                       # Class of executed instruction
system.switch_cpus_17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.dtb.rdAccesses           560284                       # TLB accesses on read requests
system.switch_cpus_17.dtb.wrAccesses           325118                       # TLB accesses on write requests
system.switch_cpus_17.dtb.rdMisses                  4                       # TLB misses on read requests
system.switch_cpus_17.dtb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_17.itb.wrAccesses          2449100                       # TLB accesses on write requests
system.switch_cpus_17.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_17.itb.wrMisses                  0                       # TLB misses on write requests
system.switch_cpus_17.numPwrStateTransitions          837                       # Number of power state transitions
system.switch_cpus_17.pwrStateClkGateDist::samples          419                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::mean 3967735365.169451                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::stdev 260092484.314028                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::1000-5e+10          419    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::min_value    399704006                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::max_value   3990781000                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::total          419                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateResidencyTicks::ON   3742890994                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::CLK_GATED 1662481118006                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.numCycles            3329192844                       # number of cpu cycles simulated
system.switch_cpus_17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_17.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_17.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_17.committedInsts          1830977                       # Number of instructions committed
system.switch_cpus_17.committedOps            3882386                       # Number of ops (including micro ops) committed
system.switch_cpus_17.num_int_alu_accesses      3793587                       # Number of integer alu accesses
system.switch_cpus_17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_17.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_17.num_func_calls            98886                       # number of times a function call or return occured
system.switch_cpus_17.num_conditional_control_insts       289045                       # number of instructions that are conditional controls
system.switch_cpus_17.num_int_insts           3793587                       # number of integer instructions
system.switch_cpus_17.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_17.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_17.num_int_register_reads      7732433                       # number of times the integer registers were read
system.switch_cpus_17.num_int_register_writes      3202222                       # number of times the integer registers were written
system.switch_cpus_17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_17.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_17.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_17.num_cc_register_reads      2319744                       # number of times the CC registers were read
system.switch_cpus_17.num_cc_register_writes      1199531                       # number of times the CC registers were written
system.switch_cpus_17.num_mem_refs             885400                       # number of memory refs
system.switch_cpus_17.num_load_insts           560281                       # Number of load instructions
system.switch_cpus_17.num_store_insts          325119                       # Number of store instructions
system.switch_cpus_17.num_idle_cycles    3321714374.210954                       # Number of idle cycles
system.switch_cpus_17.num_busy_cycles    7478469.789046                       # Number of busy cycles
system.switch_cpus_17.not_idle_fraction      0.002246                       # Percentage of non-idle cycles
system.switch_cpus_17.idle_fraction          0.997754                       # Percentage of idle cycles
system.switch_cpus_17.Branches                 422281                       # Number of branches fetched
system.switch_cpus_17.op_class::No_OpClass        75627      1.95%      1.95% # Class of executed instruction
system.switch_cpus_17.op_class::IntAlu        2870450     73.94%     75.88% # Class of executed instruction
system.switch_cpus_17.op_class::IntMult          7543      0.19%     76.08% # Class of executed instruction
system.switch_cpus_17.op_class::IntDiv          44205      1.14%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::FloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::FloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::FloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAdd             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAddAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAlu             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCmp             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCvt             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShift            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShiftAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAlu            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_17.op_class::MemRead        559443     14.41%     91.63% # Class of executed instruction
system.switch_cpus_17.op_class::MemWrite       325119      8.37%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::total         3882387                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       470824                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       129909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       283382                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2393                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2041                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          352                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1666224009000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                112                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            239338                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3466                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        53170                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        80015                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           80034                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            14098                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           22030                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          22030                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12693                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12693                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         80015                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       159212                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        44958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        55078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side           48                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        27216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        45228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        29727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        51223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side           52                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        29184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        52264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        28809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        50165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side           13                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        22206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        51207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side           68                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side          608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        29430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        47810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side           17                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        28515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        48233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                642113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1918208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       957048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1161216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       763538                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1268352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       870034                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       881490                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      1229184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       843086                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       947456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      1451006                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side         1472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side        11840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      1255680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       792301                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      1216640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       797128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side          448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17614703                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          140293                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7047680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           307938                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.551747                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.787474                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92713     30.11%     30.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  83609     27.15%     57.26% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31418     10.20%     67.46% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3820      1.24%     68.70% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3936      1.28%     69.98% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   4859      1.58%     71.56% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  25849      8.39%     79.95% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  61649     20.02%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      4      0.00%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      9      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::10                    13      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     3      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     5      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     5      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     7      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::15                    11      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     1      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     9      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                    14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             20                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             307938                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          361646000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            50994                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22479996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          34219000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy             27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13610481                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          31615500                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy             13500                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          14866978                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          35851998                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy            27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         14595471                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         36412999                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         14407976                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         35224997                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy             7500                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         11103998                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         29261980                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy            39000                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy           403500                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         14719472                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         33550000                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         14260977                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy         34000498                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
