#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Jun 19 22:11:57 2018
# Process ID: 11808
# Current directory: C:/Users/Fysek/Documents/projects/cordic/cordic_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7624 C:\Users\Fysek\Documents\projects\cordic\cordic_project\cordic_project.xpr
# Log file: C:/Users/Fysek/Documents/projects/cordic/cordic_project/vivado.log
# Journal file: C:/Users/Fysek/Documents/projects/cordic/cordic_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.xpr
open_bd_design {C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/bd/cordic_block/cordic_block.bd}
create_bd_design "cordic_design_project"
update_ip_catalog -rebuild
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Fysek/Documents/projects/cordic/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:cordic_project_ip:1.0 cordic_project_ip_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins cordic_project_ip_0/S00_AXI]
make_wrapper -files [get_files C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/bd/cordic_design_project/cordic_design_project.bd] -top
add_files -norecurse C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/bd/cordic_design_project/hdl/cordic_design_project_wrapper.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cordic_design_project_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
remove_files  C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/bd/cordic_design_project/hdl/cordic_design_project_wrapper.v
remove_files  C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/bd/cordic_design_project/cordic_design_project.bd
create_peripheral xilinx.com user cordic_ip_project 1.0 -dir C:/Users/Fysek/Documents/projects/cordic/cordic_project/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:cordic_ip_project:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:cordic_ip_project:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:cordic_ip_project:1.0]
set_property  ip_repo_paths  {C:/Users/Fysek/Documents/projects/cordic/cordic_project/../ip_repo/cordic_ip_project_1.0 C:/Users/Fysek/Documents/projects/cordic/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_cordic_ip_project_v1_0 -directory C:/Users/Fysek/Documents/projects/cordic/cordic_project/../ip_repo c:/Users/Fysek/Documents/projects/cordic/ip_repo/cordic_ip_project_1.0/component.xml
add_files -norecurse -copy_to c:/Users/Fysek/Documents/projects/cordic/ip_repo/cordic_ip_project_1.0/src {C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/new/cordic_pipe_rtl.v C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/new/cordic_inc.v C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/new/cordic_trig.v C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/new/mul_Kn.v C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/new/mode_pipe_latency.v C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/new/cordic_project.v C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/new/cordic_step.v}
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
create_bd_design "cordic_project_synth"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:cordic_ip_project:1.0 cordic_ip_project_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {2 379 122} [get_bd_cells cordic_ip_project_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins cordic_ip_project_0/S00_AXI]
make_wrapper -files [get_files C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/bd/cordic_project_synth/cordic_project_synth.bd] -top
add_files -norecurse C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/bd/cordic_project_synth/hdl/cordic_project_synth_wrapper.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cordic_project_synth_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run cordic_project_synth_cordic_ip_project_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run cordic_project_synth_cordic_ip_project_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
remove_files  {C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/bd/cordic_project_synth/cordic_project_synth.bd C:/Users/Fysek/Documents/projects/cordic/cordic_project/cordic_project.srcs/sources_1/bd/cordic_project_synth/hdl/cordic_project_synth_wrapper.v}
