// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "07/17/2017 10:54:54"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst_n,
	rs232_rx,
	BusA,
	BusB,
	BusC,
	BusD,
	led);
input 	clk;
input 	rst_n;
input 	rs232_rx;
inout 	[21:2] BusA;
inout 	[33:33] BusB;
inout 	[82:56] BusC;
inout 	[98:98] BusD;
output 	led;

// Design Ports Information
// led	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[6]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[7]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[9]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[10]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[11]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[12]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[13]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[58]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[59]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[60]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[61]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[63]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[64]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[65]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[66]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[70]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[71]	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[72]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[73]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[74]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[75]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[79]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[80]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[81]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[2]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[3]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[4]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[5]	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[8]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[14]	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[15]	=>  Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[16]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[17]	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[18]	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[19]	=>  Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[20]	=>  Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[21]	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[33]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[56]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[57]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[62]	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[67]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[68]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[69]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[76]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[77]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[78]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[82]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[98]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs232_rx	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \spi_slave_b2b_instance|Add4~35 ;
wire \BusA[2]~7 ;
wire \BusA[15]~13 ;
wire \BusA[16]~14 ;
wire \BusA[18]~16 ;
wire \BusC[67]~20 ;
wire \BusC[69]~22 ;
wire \BusC[77]~24 ;
wire \BusC[78]~25 ;
wire \BusC[82]~26 ;
wire \clk~combout ;
wire \rst_n~combout ;
wire \speed_select|cnt_rx[0]~21 ;
wire \speed_select|cnt_rx[1]~23 ;
wire \speed_select|cnt_rx[1]~23COUT1_37 ;
wire \speed_select|cnt_rx[2]~25 ;
wire \speed_select|cnt_rx[2]~25COUT1_39 ;
wire \speed_select|cnt_rx[3]~17 ;
wire \speed_select|cnt_rx[3]~17COUT1_41 ;
wire \speed_select|cnt_rx[4]~19 ;
wire \speed_select|cnt_rx[4]~19COUT1_43 ;
wire \speed_select|cnt_rx[5]~13 ;
wire \speed_select|cnt_rx[6]~11 ;
wire \speed_select|cnt_rx[6]~11COUT1_45 ;
wire \speed_select|LessThan0~0_combout ;
wire \speed_select|LessThan0~1_combout ;
wire \speed_select|cnt_rx[7]~15 ;
wire \speed_select|cnt_rx[7]~15COUT1_47 ;
wire \speed_select|cnt_rx[8]~9 ;
wire \speed_select|cnt_rx[8]~9COUT1_49 ;
wire \speed_select|cnt_rx[9]~1 ;
wire \speed_select|cnt_rx[9]~1COUT1_51 ;
wire \speed_select|cnt_rx[10]~5 ;
wire \speed_select|cnt_rx[11]~7 ;
wire \speed_select|cnt_rx[11]~7COUT1_53 ;
wire \rs232_rx~combout ;
wire \my_uart_rx|rx_data_reg[7]~0_combout ;
wire \my_uart_rx|rx_complete_reg~1_combout ;
wire \my_uart_rx|rx_complete_reg~regout ;
wire \my_uart_rx|rx_enable_reg~0_combout ;
wire \my_uart_rx|rx_enable_reg~regout ;
wire \speed_select|always2~0_combout ;
wire \speed_select|always2~1_combout ;
wire \speed_select|always1~0_combout ;
wire \speed_select|always2~2_combout ;
wire \speed_select|always2~3_combout ;
wire \speed_select|always2~4_combout ;
wire \speed_select|buad_clk_rx_reg~regout ;
wire \my_uart_rx|Mux7~2_combout ;
wire \my_uart_rx|Mux7~3_combout ;
wire \my_uart_rx|rx_data_reg[7]~1_combout ;
wire \my_uart_rx|rx_data_temp[1]~4_combout ;
wire \my_uart_rx|Mux8~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~1_combout ;
wire \my_uart_rx|rx_data_temp[7]~0_combout ;
wire \my_uart_rx|Mux5~0_combout ;
wire \Equal0~0 ;
wire \Equal0~1 ;
wire \my_uart_rx|Mux2~0_combout ;
wire \my_uart_rx|rx_data_temp[0]~6_combout ;
wire \my_uart_rx|Mux6~2_combout ;
wire \Equal1~0 ;
wire \flag_reg~regout ;
wire \always2~0_combout ;
wire \Current.SAVE~regout ;
wire \Equal0~2 ;
wire \Current.IDLE~regout ;
wire \Selector1~0 ;
wire \Current.S1~regout ;
wire \Flag_temp~regout ;
wire \Current.WAIT~regout ;
wire \Equal9~0 ;
wire \Equal9~1 ;
wire \Equal2~1 ;
wire \Equal2~0 ;
wire \Equal2~2 ;
wire \Equal12~1 ;
wire \Equal12~2_combout ;
wire \Equal4~0 ;
wire \led~0_combout ;
wire \led~1_combout ;
wire \Equal21~0_combout ;
wire \Equal12~3 ;
wire \Equal12~4 ;
wire \Equal21~1_combout ;
wire \WideNor1~5_combout ;
wire \Equal2~3 ;
wire \Equal23~0_combout ;
wire \Equal23~1_combout ;
wire \Equal20~0_combout ;
wire \Equal6~4_combout ;
wire \Equal9~2 ;
wire \Equal20~1_combout ;
wire \Equal4~2 ;
wire \Equal4~1 ;
wire \Equal4~3_combout ;
wire \Equal19~0_combout ;
wire \Equal2~5 ;
wire \Equal15~0 ;
wire \Equal2~4 ;
wire \Equal3~0_combout ;
wire \Equal15~1_combout ;
wire \Equal2~6_combout ;
wire \Equal16~0_combout ;
wire \Equal7~0_combout ;
wire \Equal18~0_combout ;
wire \Equal18~1_combout ;
wire \Equal6~0_combout ;
wire \Equal6~1_combout ;
wire \Equal6~2_combout ;
wire \Equal12~0 ;
wire \Equal17~0_combout ;
wire \WideNor1~0_combout ;
wire \Equal6~3_combout ;
wire \Equal6~5_combout ;
wire \Equal5~0_combout ;
wire \Equal5~1_combout ;
wire \Equal4~4_combout ;
wire \Equal13~0 ;
wire \Equal13~1_combout ;
wire \Equal13~2_combout ;
wire \WideNor1~2_combout ;
wire \Equal3~1_combout ;
wire \Equal7~1_combout ;
wire \Equal7~2_combout ;
wire \Equal2~7_combout ;
wire \Equal2~8_combout ;
wire \Equal8~0_combout ;
wire \Equal11~2_combout ;
wire \Equal11~3_combout ;
wire \Equal12~7_combout ;
wire \Equal9~3_combout ;
wire \Equal3~2_combout ;
wire \Equal3~3_combout ;
wire \Equal10~0_combout ;
wire \WideOr9~0_combout ;
wire \Equal14~0_combout ;
wire \Equal14~1_combout ;
wire \Equal12~5_combout ;
wire \Equal12~6_combout ;
wire \WideOr11~0_combout ;
wire \WideOr8~0_combout ;
wire \WideNor1~1_combout ;
wire \WideNor1~3_combout ;
wire \WideNor1~4_combout ;
wire \led~reg0_regout ;
wire \WideOr1~0_combout ;
wire \WideOr16~0_combout ;
wire \WideOr2~0_combout ;
wire \WideOr1~1_combout ;
wire \WideOr9~1_combout ;
wire \WideOr12~0_combout ;
wire \linkEWM~regout ;
wire \WideOr17~0_combout ;
wire \linkGII~regout ;
wire \linkPMH~regout ;
wire \BusA[3]~40_combout ;
wire \BusA[3]~41_combout ;
wire \WideOr2~1_combout ;
wire \enable_enc~regout ;
wire \enc|count_reg[0]~31 ;
wire \enc|count_reg[1]~33 ;
wire \enc|count_reg[1]~33COUT1_90 ;
wire \enc|count_reg[2]~35 ;
wire \enc|count_reg[2]~35COUT1_92 ;
wire \enc|count_reg[3]~37 ;
wire \enc|count_reg[3]~37COUT1_94 ;
wire \enc|count_reg[4]~39 ;
wire \enc|count_reg[4]~39COUT1_96 ;
wire \enc|count_reg[5]~41 ;
wire \enc|count_reg[6]~43 ;
wire \enc|count_reg[6]~43COUT1_98 ;
wire \enc|count_reg[7]~45 ;
wire \enc|count_reg[7]~45COUT1_100 ;
wire \enc|count_reg[8]~47 ;
wire \enc|count_reg[8]~47COUT1_102 ;
wire \enc|count_reg[9]~49 ;
wire \enc|count_reg[9]~49COUT1_104 ;
wire \enc|count_reg[10]~51 ;
wire \enc|count_reg[11]~53 ;
wire \enc|count_reg[11]~53COUT1_106 ;
wire \enc|count_reg[12]~55 ;
wire \enc|count_reg[12]~55COUT1_108 ;
wire \enc|count_reg[13]~57 ;
wire \enc|count_reg[13]~57COUT1_110 ;
wire \enc|count_reg[14]~59 ;
wire \enc|count_reg[14]~59COUT1_112 ;
wire \enc|count_reg[15]~61 ;
wire \enc|count_reg[16]~63 ;
wire \enc|count_reg[16]~63COUT1_114 ;
wire \enc|count_reg[17]~1 ;
wire \enc|count_reg[17]~1COUT1_116 ;
wire \enc|count_reg[18]~3 ;
wire \enc|count_reg[18]~3COUT1_118 ;
wire \enc|count_reg[19]~13 ;
wire \enc|count_reg[19]~13COUT1_120 ;
wire \enc|count_reg[20]~15 ;
wire \enc|count_reg[21]~5 ;
wire \enc|count_reg[21]~5COUT1_122 ;
wire \enc|count_reg[22]~7 ;
wire \enc|count_reg[22]~7COUT1_124 ;
wire \enc|count_reg[23]~9 ;
wire \enc|count_reg[23]~9COUT1_126 ;
wire \enc|count_reg[24]~11 ;
wire \enc|count_reg[24]~11COUT1_128 ;
wire \enc|count_reg[25]~17 ;
wire \enc|count_reg[26]~19 ;
wire \enc|count_reg[26]~19COUT1_130 ;
wire \enc|count_reg[27]~21 ;
wire \enc|count_reg[27]~21COUT1_132 ;
wire \enc|count_reg[28]~23 ;
wire \enc|count_reg[28]~23COUT1_134 ;
wire \enc|count_reg[29]~25 ;
wire \enc|count_reg[29]~25COUT1_136 ;
wire \enc|count_reg[30]~27 ;
wire \enc|LessThan0~3_combout ;
wire \enc|LessThan0~4_combout ;
wire \enc|LessThan0~9_combout ;
wire \enc|LessThan0~5_combout ;
wire \enc|LessThan0~6_combout ;
wire \enc|LessThan0~7_combout ;
wire \enc|LessThan0~8_combout ;
wire \enc|LessThan0~0_combout ;
wire \enc|LessThan0~1_combout ;
wire \enc|LessThan0~2_combout ;
wire \enc|LessThan0~10_combout ;
wire \enc|out_200hz~regout ;
wire \enc|pha_reg~regout ;
wire \linkFQD~regout ;
wire \enc|phb_reg~regout ;
wire \WideOr19~0_combout ;
wire \linkFPT~regout ;
wire \linkMCG~regout ;
wire \Equal21~2_combout ;
wire \Equal22~0_combout ;
wire \linkPWF~regout ;
wire \WideOr17~1_combout ;
wire \linkFOC~regout ;
wire \Equal10~1_combout ;
wire \WideOr11~1_combout ;
wire \WideOr1~2_combout ;
wire \WideOr8~1_combout ;
wire \WideOr1~3_combout ;
wire \linkGLO~regout ;
wire \linkFCP~regout ;
wire \WideOr4~0_combout ;
wire \linkFSP~regout ;
wire \BusA[15]~42_combout ;
wire \BusA[15]~43_combout ;
wire \linkPWM~regout ;
wire \BusA[15]~44_combout ;
wire \BusA[8]~45_combout ;
wire \WideOr12~1_combout ;
wire \linkXBA~regout ;
wire \linkSHL~regout ;
wire \WideOr0~0_combout ;
wire \linkCMP~regout ;
wire \BusA[17]~46_combout ;
wire \BusA[17]~47_combout ;
wire \linkSPI~regout ;
wire \WideOr13~0_combout ;
wire \linkENC~regout ;
wire \linkFDC~regout ;
wire \WideOr16~1_combout ;
wire \linkFIC~regout ;
wire \BusC[62]~54_combout ;
wire \BusC[62]~55_combout ;
wire \linkSPS~regout ;
wire \spi_slave_rst_b2b~regout ;
wire \spi_slave_b2b_instance|bitcnt[1]~1 ;
wire \spi_slave_b2b_instance|byte_received~0 ;
wire \spi_slave_b2b_instance|byte_received~regout ;
wire \spi_slave_b2b_instance|Add1~0_combout ;
wire \spi_slave_b2b_instance|Add1~2 ;
wire \spi_slave_b2b_instance|Add1~2COUT1_54 ;
wire \spi_slave_b2b_instance|Add1~5_combout ;
wire \spi_slave_b2b_instance|Add1~7 ;
wire \spi_slave_b2b_instance|Add1~7COUT1_56 ;
wire \spi_slave_b2b_instance|Add1~15_combout ;
wire \spi_slave_b2b_instance|Add1~17 ;
wire \spi_slave_b2b_instance|Add1~17COUT1_58 ;
wire \spi_slave_b2b_instance|Add1~10_combout ;
wire \spi_slave_b2b_instance|always5~4 ;
wire \spi_slave_b2b_instance|Add1~12 ;
wire \spi_slave_b2b_instance|Add1~12COUT1_60 ;
wire \spi_slave_b2b_instance|Add1~20_combout ;
wire \spi_slave_b2b_instance|Add1~22 ;
wire \spi_slave_b2b_instance|Add1~25_combout ;
wire \spi_slave_b2b_instance|Add1~27 ;
wire \spi_slave_b2b_instance|Add1~27COUT1_62 ;
wire \spi_slave_b2b_instance|Add1~30_combout ;
wire \spi_slave_b2b_instance|Add1~32 ;
wire \spi_slave_b2b_instance|Add1~32COUT1_64 ;
wire \spi_slave_b2b_instance|Add1~35_combout ;
wire \spi_slave_b2b_instance|always5~3 ;
wire \spi_slave_b2b_instance|Add2~7 ;
wire \spi_slave_b2b_instance|Add2~7COUT1_42 ;
wire \spi_slave_b2b_instance|Add2~2 ;
wire \spi_slave_b2b_instance|Add2~2COUT1_44 ;
wire \spi_slave_b2b_instance|Add2~12 ;
wire \spi_slave_b2b_instance|Add2~12COUT1_46 ;
wire \spi_slave_b2b_instance|Add2~15_combout ;
wire \spi_slave_b2b_instance|Add2~10_combout ;
wire \spi_slave_b2b_instance|Add2~5_combout ;
wire \spi_slave_b2b_instance|always5~1 ;
wire \spi_slave_b2b_instance|Add2~17 ;
wire \spi_slave_b2b_instance|Add2~22 ;
wire \spi_slave_b2b_instance|Add2~22COUT1_48 ;
wire \spi_slave_b2b_instance|Add2~25_combout ;
wire \spi_slave_b2b_instance|Add2~20_combout ;
wire \spi_slave_b2b_instance|always5~0 ;
wire \spi_slave_b2b_instance|always5~2_combout ;
wire \spi_slave_b2b_instance|always5~5 ;
wire \spi_slave_b2b_instance|Add2~27 ;
wire \spi_slave_b2b_instance|Add2~27COUT1_50 ;
wire \spi_slave_b2b_instance|Add2~30_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~19 ;
wire \spi_slave_b2b_instance|received_memory[7]~16 ;
wire \spi_slave_b2b_instance|Add2~0_combout ;
wire \spi_slave_b2b_instance|Equal6~0 ;
wire \spi_slave_b2b_instance|received_memory[7]~17_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~18 ;
wire \spi_slave_b2b_instance|received_memory[7]~20_combout ;
wire \spi_slave_b2b_instance|Add1~37 ;
wire \spi_slave_b2b_instance|Add1~37COUT1_66 ;
wire \spi_slave_b2b_instance|Add1~40_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~24_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~21 ;
wire \spi_slave_b2b_instance|Equal7~0_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~22_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~23 ;
wire \spi_slave_b2b_instance|received_memory[7]~25_combout ;
wire \spi_slave_b2b_instance|received_memory[7]~26_combout ;
wire \spi_slave_b2b_instance|received_memory[0]~1 ;
wire \spi_slave_b2b_instance|received_memory[0]~1COUT1_35 ;
wire \spi_slave_b2b_instance|received_memory[1]~3 ;
wire \spi_slave_b2b_instance|received_memory[1]~3COUT1_37 ;
wire \spi_slave_b2b_instance|received_memory[2]~13 ;
wire \spi_slave_b2b_instance|received_memory[2]~13COUT1_39 ;
wire \spi_slave_b2b_instance|received_memory[3]~15 ;
wire \spi_slave_b2b_instance|received_memory[3]~15COUT1_41 ;
wire \spi_slave_b2b_instance|received_memory[4]~7 ;
wire \spi_slave_b2b_instance|received_memory[5]~9 ;
wire \spi_slave_b2b_instance|received_memory[5]~9COUT1_43 ;
wire \spi_slave_b2b_instance|received_memory[6]~5 ;
wire \spi_slave_b2b_instance|received_memory[6]~5COUT1_45 ;
wire \spi_slave_b2b_instance|Equal9~1_combout ;
wire \spi_slave_b2b_instance|Equal9~0_combout ;
wire \spi_slave_b2b_instance|recived_status~regout ;
wire \spi_rst~regout ;
wire \spi_ctrl_instance|clk_count[0]~15 ;
wire \spi_ctrl_instance|clk_count[0]~15COUT1_24 ;
wire \spi_ctrl_instance|clk_count[1]~13 ;
wire \spi_ctrl_instance|clk_count[1]~13COUT1_26 ;
wire \spi_ctrl_instance|clk_count[2]~1 ;
wire \spi_ctrl_instance|clk_count[2]~1COUT1_28 ;
wire \spi_ctrl_instance|clk_count[3]~3 ;
wire \spi_ctrl_instance|clk_count[3]~3COUT1_30 ;
wire \spi_ctrl_instance|clk_count[4]~5 ;
wire \spi_ctrl_instance|clk_count[5]~9 ;
wire \spi_ctrl_instance|clk_count[5]~9COUT1_32 ;
wire \spi_ctrl_instance|clk_count[6]~7 ;
wire \spi_ctrl_instance|clk_count[6]~7COUT1_34 ;
wire \spi_ctrl_instance|LessThan0~0_combout ;
wire \spi_ctrl_instance|LessThan0~1_combout ;
wire \spi_ctrl_instance|spi_clk~regout ;
wire \spi_ctrl_instance|rst_count[1]~13 ;
wire \spi_ctrl_instance|rst_count[1]~13COUT1_22 ;
wire \spi_ctrl_instance|rst_count[2]~1 ;
wire \spi_ctrl_instance|rst_count[2]~1COUT1_24 ;
wire \spi_ctrl_instance|rst_count[3]~3 ;
wire \spi_ctrl_instance|rst_count[3]~3COUT1_26 ;
wire \spi_ctrl_instance|rst_count[4]~5 ;
wire \spi_ctrl_instance|rst_count[5]~7 ;
wire \spi_ctrl_instance|rst_count[5]~7COUT1_28 ;
wire \spi_ctrl_instance|rst_count[6]~9 ;
wire \spi_ctrl_instance|rst_count[6]~9COUT1_30 ;
wire \spi_ctrl_instance|LessThan1~0_combout ;
wire \spi_ctrl_instance|LessThan1~1_combout ;
wire \spi_ctrl_instance|rst_flag~regout ;
wire \linkSIO~regout ;
wire \sm_miso~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[0]~9 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[0]~9COUT1_17 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[1]~1 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[1]~1COUT1_19 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[2]~3 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[2]~3COUT1_21 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[3]~5 ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[3]~5COUT1_23 ;
wire \spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ;
wire \spi_ctrl_instance|spi_master_instance|data_count[1]~1 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_22 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[2]~11 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_24 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[3]~13 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_26 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[4]~5 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[5]~7 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_28 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[6]~3 ;
wire \spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_30 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout ;
wire \spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~1_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~3_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~5_combout ;
wire \spi_ctrl_instance|spi_master_instance|Equal0~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|Decoder0~4_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_31 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_33 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_35 ;
wire \spi_ctrl_instance|spi_master_instance|Equal2~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[3]~15 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_37 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_39 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5 ;
wire \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_41 ;
wire \spi_ctrl_instance|spi_master_instance|Equal2~1_combout ;
wire \spi_ctrl_instance|spi_master_instance|receive_status~regout ;
wire \BusC[68]~56_combout ;
wire \BusC[68]~57_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_24 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_26 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_28 ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~1_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_30 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_32 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ;
wire \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_34 ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~2_combout ;
wire \spi_ctrl_instance|spi_master_instance|Mux0~3_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|spi_mosir~regout ;
wire \spi_slave_b2b_instance|Add4~37_cout0 ;
wire \spi_slave_b2b_instance|Add4~37COUT1_48 ;
wire \spi_slave_b2b_instance|Add4~30_combout ;
wire \spi_slave_b2b_instance|cnt[7]~1_combout ;
wire \spi_slave_b2b_instance|Add4~32 ;
wire \spi_slave_b2b_instance|Add4~32COUT1_50 ;
wire \spi_slave_b2b_instance|Add4~25_combout ;
wire \spi_slave_b2b_instance|Add4~27 ;
wire \spi_slave_b2b_instance|Add4~27COUT1_52 ;
wire \spi_slave_b2b_instance|Add4~20_combout ;
wire \spi_slave_b2b_instance|Add4~22 ;
wire \spi_slave_b2b_instance|Add4~22COUT1_54 ;
wire \spi_slave_b2b_instance|Add4~15_combout ;
wire \spi_slave_b2b_instance|Add4~17 ;
wire \spi_slave_b2b_instance|Add4~10_combout ;
wire \spi_slave_b2b_instance|Add4~12 ;
wire \spi_slave_b2b_instance|Add4~12COUT1_56 ;
wire \spi_slave_b2b_instance|Add4~5_combout ;
wire \spi_slave_b2b_instance|Add4~7 ;
wire \spi_slave_b2b_instance|Add4~7COUT1_58 ;
wire \spi_slave_b2b_instance|Add4~0_combout ;
wire \spi_slave_b2b_instance|Equal8~0_combout ;
wire \spi_slave_b2b_instance|always8~0 ;
wire \BusC[76]~58_combout ;
wire \BusC[76]~59_combout ;
wire \BusC[76]~60_combout ;
wire \spi_ctrl_instance|spi_master_instance|Equal1~0_combout ;
wire \spi_ctrl_instance|spi_master_instance|Equal1~1_combout ;
wire \spi_ctrl_instance|cs_n~regout ;
wire \spi_ctrl_instance|spi_master_instance|spi_clkr~regout ;
wire \enc|pha_count[0]~1 ;
wire \enc|pha_count[0]~1COUT1_24 ;
wire \enc|pha_count[1]~3 ;
wire \enc|pha_count[1]~3COUT1_26 ;
wire \enc|pha_count[2]~5 ;
wire \enc|pha_count[2]~5COUT1_28 ;
wire \enc|pha_count[3]~7 ;
wire \enc|pha_count[3]~7COUT1_30 ;
wire \enc|pha_count[4]~9 ;
wire \enc|pha_count[5]~11 ;
wire \enc|pha_count[5]~11COUT1_32 ;
wire \enc|pha_count[6]~13 ;
wire \enc|pha_count[6]~13COUT1_34 ;
wire \enc|WideNor0~1_combout ;
wire \enc|WideNor0~3_combout ;
wire \enc|LessThan1~0_combout ;
wire \enc|WideNor0~0_combout ;
wire \enc|index_reg~regout ;
wire [1:0] \spi_slave_b2b_instance|mosir ;
wire [7:0] \spi_slave_b2b_instance|received_memory ;
wire [2:0] \spi_slave_b2b_instance|sckr ;
wire [2:0] \spi_slave_b2b_instance|sselr ;
wire [7:0] \spi_ctrl_instance|spi_master_instance|spi_tx_db ;
wire [31:0] Buff_temp;
wire [7:0] \my_uart_rx|rx_data_reg ;
wire [7:0] \enc|pha_count ;
wire [31:0] \enc|count_reg ;
wire [23:0] Rx_cmd;
wire [7:0] \spi_ctrl_instance|spi_master_instance|data_count ;
wire [3:0] \my_uart_rx|rx_count ;
wire [4:0] \spi_ctrl_instance|spi_master_instance|cnt8 ;
wire [12:0] \speed_select|cnt_rx ;
wire [7:0] \my_uart_rx|rx_data_temp ;
wire [7:0] \spi_ctrl_instance|spi_master_instance|recv_detect ;
wire [7:0] \spi_ctrl_instance|spi_master_instance|spi_rx_dbr ;
wire [7:0] \spi_ctrl_instance|clk_count ;
wire [7:0] \spi_ctrl_instance|rst_count ;
wire [1:0] \enc|Phase90_Count ;
wire [7:0] \spi_slave_b2b_instance|first_byte ;
wire [7:0] \spi_slave_b2b_instance|cnt ;
wire [7:0] \spi_slave_b2b_instance|bytecnt ;
wire [7:0] \spi_slave_b2b_instance|byte_data_sent ;
wire [7:0] \spi_slave_b2b_instance|byte_data_received ;
wire [2:0] \spi_slave_b2b_instance|bitcnt ;


// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[2]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusA[2]~7 ),
	.padio(BusA[2]));
// synopsys translate_off
defparam \BusA[2]~I .open_drain_output = "true";
defparam \BusA[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[15]~I (
	.datain(\BusA[15]~44_combout ),
	.oe(\BusA[8]~45_combout ),
	.combout(\BusA[15]~13 ),
	.padio(BusA[15]));
// synopsys translate_off
defparam \BusA[15]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[16]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusA[16]~14 ),
	.padio(BusA[16]));
// synopsys translate_off
defparam \BusA[16]~I .open_drain_output = "true";
defparam \BusA[16]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[18]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusA[18]~16 ),
	.padio(BusA[18]));
// synopsys translate_off
defparam \BusA[18]~I .open_drain_output = "true";
defparam \BusA[18]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[67]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusC[67]~20 ),
	.padio(BusC[67]));
// synopsys translate_off
defparam \BusC[67]~I .open_drain_output = "true";
defparam \BusC[67]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[69]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusC[69]~22 ),
	.padio(BusC[69]));
// synopsys translate_off
defparam \BusC[69]~I .open_drain_output = "true";
defparam \BusC[69]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[77]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusC[77]~24 ),
	.padio(BusC[77]));
// synopsys translate_off
defparam \BusC[77]~I .open_drain_output = "true";
defparam \BusC[77]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[78]~I (
	.datain(!\spi_ctrl_instance|cs_n~regout ),
	.oe(\linkSIO~regout ),
	.combout(\BusC[78]~25 ),
	.padio(BusC[78]));
// synopsys translate_off
defparam \BusC[78]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[82]~I (
	.datain(\spi_ctrl_instance|spi_master_instance|spi_clkr~regout ),
	.oe(\linkSIO~regout ),
	.combout(\BusC[82]~26 ),
	.padio(BusC[82]));
// synopsys translate_off
defparam \BusC[82]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_n~combout ),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \speed_select|cnt_rx[0] (
// Equation(s):
// \speed_select|cnt_rx [0] = DFFEAS((!\speed_select|cnt_rx [0]), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[0]~21  = CARRY((\speed_select|cnt_rx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [0]),
	.cout(\speed_select|cnt_rx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_rx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_rx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \speed_select|cnt_rx[1] (
// Equation(s):
// \speed_select|cnt_rx [1] = DFFEAS(\speed_select|cnt_rx [1] $ ((((\speed_select|cnt_rx[0]~21 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[1]~23  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))
// \speed_select|cnt_rx[1]~23COUT1_37  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [1]),
	.cout(),
	.cout0(\speed_select|cnt_rx[1]~23 ),
	.cout1(\speed_select|cnt_rx[1]~23COUT1_37 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[1] .cin_used = "true";
defparam \speed_select|cnt_rx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \speed_select|cnt_rx[2] (
// Equation(s):
// \speed_select|cnt_rx [2] = DFFEAS(\speed_select|cnt_rx [2] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23COUT1_37 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[2]~25  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23 ))))
// \speed_select|cnt_rx[2]~25COUT1_39  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23COUT1_37 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[1]~23 ),
	.cin1(\speed_select|cnt_rx[1]~23COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [2]),
	.cout(),
	.cout0(\speed_select|cnt_rx[2]~25 ),
	.cout1(\speed_select|cnt_rx[2]~25COUT1_39 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[2] .cin0_used = "true";
defparam \speed_select|cnt_rx[2] .cin1_used = "true";
defparam \speed_select|cnt_rx[2] .cin_used = "true";
defparam \speed_select|cnt_rx[2] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \speed_select|cnt_rx[3] (
// Equation(s):
// \speed_select|cnt_rx [3] = DFFEAS((\speed_select|cnt_rx [3] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25COUT1_39 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[3]~17  = CARRY(((!\speed_select|cnt_rx[2]~25 ) # (!\speed_select|cnt_rx [3])))
// \speed_select|cnt_rx[3]~17COUT1_41  = CARRY(((!\speed_select|cnt_rx[2]~25COUT1_39 ) # (!\speed_select|cnt_rx [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[2]~25 ),
	.cin1(\speed_select|cnt_rx[2]~25COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [3]),
	.cout(),
	.cout0(\speed_select|cnt_rx[3]~17 ),
	.cout1(\speed_select|cnt_rx[3]~17COUT1_41 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[3] .cin0_used = "true";
defparam \speed_select|cnt_rx[3] .cin1_used = "true";
defparam \speed_select|cnt_rx[3] .cin_used = "true";
defparam \speed_select|cnt_rx[3] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \speed_select|cnt_rx[4] (
// Equation(s):
// \speed_select|cnt_rx [4] = DFFEAS(\speed_select|cnt_rx [4] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17COUT1_41 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[4]~19  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17 ))))
// \speed_select|cnt_rx[4]~19COUT1_43  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17COUT1_41 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[3]~17 ),
	.cin1(\speed_select|cnt_rx[3]~17COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [4]),
	.cout(),
	.cout0(\speed_select|cnt_rx[4]~19 ),
	.cout1(\speed_select|cnt_rx[4]~19COUT1_43 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[4] .cin0_used = "true";
defparam \speed_select|cnt_rx[4] .cin1_used = "true";
defparam \speed_select|cnt_rx[4] .cin_used = "true";
defparam \speed_select|cnt_rx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \speed_select|cnt_rx[5] (
// Equation(s):
// \speed_select|cnt_rx [5] = DFFEAS((\speed_select|cnt_rx [5] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19COUT1_43 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[5]~13  = CARRY(((!\speed_select|cnt_rx[4]~19COUT1_43 ) # (!\speed_select|cnt_rx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[4]~19 ),
	.cin1(\speed_select|cnt_rx[4]~19COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [5]),
	.cout(\speed_select|cnt_rx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[5] .cin0_used = "true";
defparam \speed_select|cnt_rx[5] .cin1_used = "true";
defparam \speed_select|cnt_rx[5] .cin_used = "true";
defparam \speed_select|cnt_rx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \speed_select|cnt_rx[6] (
// Equation(s):
// \speed_select|cnt_rx [6] = DFFEAS((\speed_select|cnt_rx [6] $ ((!\speed_select|cnt_rx[5]~13 ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[6]~11  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))
// \speed_select|cnt_rx[6]~11COUT1_45  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [6]),
	.cout(),
	.cout0(\speed_select|cnt_rx[6]~11 ),
	.cout1(\speed_select|cnt_rx[6]~11COUT1_45 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[6] .cin_used = "true";
defparam \speed_select|cnt_rx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \speed_select|cnt_rx[7] (
// Equation(s):
// \speed_select|cnt_rx [7] = DFFEAS((\speed_select|cnt_rx [7] $ (((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11COUT1_45 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[7]~15  = CARRY(((!\speed_select|cnt_rx[6]~11 ) # (!\speed_select|cnt_rx [7])))
// \speed_select|cnt_rx[7]~15COUT1_47  = CARRY(((!\speed_select|cnt_rx[6]~11COUT1_45 ) # (!\speed_select|cnt_rx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[6]~11 ),
	.cin1(\speed_select|cnt_rx[6]~11COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [7]),
	.cout(),
	.cout0(\speed_select|cnt_rx[7]~15 ),
	.cout1(\speed_select|cnt_rx[7]~15COUT1_47 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[7] .cin0_used = "true";
defparam \speed_select|cnt_rx[7] .cin1_used = "true";
defparam \speed_select|cnt_rx[7] .cin_used = "true";
defparam \speed_select|cnt_rx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \speed_select|LessThan0~0 (
// Equation(s):
// \speed_select|LessThan0~0_combout  = ((!\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [1] & !\speed_select|cnt_rx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [1]),
	.datad(\speed_select|cnt_rx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~0 .lut_mask = "0003";
defparam \speed_select|LessThan0~0 .operation_mode = "normal";
defparam \speed_select|LessThan0~0 .output_mode = "comb_only";
defparam \speed_select|LessThan0~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \speed_select|LessThan0~1 (
// Equation(s):
// \speed_select|LessThan0~1_combout  = (!\speed_select|cnt_rx [6] & (((\speed_select|LessThan0~0_combout ) # (!\speed_select|cnt_rx [5])) # (!\speed_select|cnt_rx [4])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(\speed_select|cnt_rx [5]),
	.datac(\speed_select|cnt_rx [6]),
	.datad(\speed_select|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~1 .lut_mask = "0f07";
defparam \speed_select|LessThan0~1 .operation_mode = "normal";
defparam \speed_select|LessThan0~1 .output_mode = "comb_only";
defparam \speed_select|LessThan0~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \speed_select|cnt_rx[8] (
// Equation(s):
// \speed_select|cnt_rx [8] = DFFEAS((\speed_select|cnt_rx [8] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15COUT1_47 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[8]~9  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15 )))
// \speed_select|cnt_rx[8]~9COUT1_49  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15COUT1_47 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[7]~15 ),
	.cin1(\speed_select|cnt_rx[7]~15COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [8]),
	.cout(),
	.cout0(\speed_select|cnt_rx[8]~9 ),
	.cout1(\speed_select|cnt_rx[8]~9COUT1_49 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[8] .cin0_used = "true";
defparam \speed_select|cnt_rx[8] .cin1_used = "true";
defparam \speed_select|cnt_rx[8] .cin_used = "true";
defparam \speed_select|cnt_rx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \speed_select|cnt_rx[9] (
// Equation(s):
// \speed_select|cnt_rx [9] = DFFEAS(\speed_select|cnt_rx [9] $ (((((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9COUT1_49 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[9]~1  = CARRY(((!\speed_select|cnt_rx[8]~9 )) # (!\speed_select|cnt_rx [9]))
// \speed_select|cnt_rx[9]~1COUT1_51  = CARRY(((!\speed_select|cnt_rx[8]~9COUT1_49 )) # (!\speed_select|cnt_rx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[8]~9 ),
	.cin1(\speed_select|cnt_rx[8]~9COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [9]),
	.cout(),
	.cout0(\speed_select|cnt_rx[9]~1 ),
	.cout1(\speed_select|cnt_rx[9]~1COUT1_51 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[9] .cin0_used = "true";
defparam \speed_select|cnt_rx[9] .cin1_used = "true";
defparam \speed_select|cnt_rx[9] .cin_used = "true";
defparam \speed_select|cnt_rx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \speed_select|cnt_rx[10] (
// Equation(s):
// \speed_select|cnt_rx [10] = DFFEAS(\speed_select|cnt_rx [10] $ ((((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1COUT1_51 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[10]~5  = CARRY((\speed_select|cnt_rx [10] & ((!\speed_select|cnt_rx[9]~1COUT1_51 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[9]~1 ),
	.cin1(\speed_select|cnt_rx[9]~1COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [10]),
	.cout(\speed_select|cnt_rx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[10] .cin0_used = "true";
defparam \speed_select|cnt_rx[10] .cin1_used = "true";
defparam \speed_select|cnt_rx[10] .cin_used = "true";
defparam \speed_select|cnt_rx[10] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \speed_select|cnt_rx[11] (
// Equation(s):
// \speed_select|cnt_rx [11] = DFFEAS(\speed_select|cnt_rx [11] $ ((((\speed_select|cnt_rx[10]~5 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[11]~7  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))
// \speed_select|cnt_rx[11]~7COUT1_53  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [11]),
	.cout(),
	.cout0(\speed_select|cnt_rx[11]~7 ),
	.cout1(\speed_select|cnt_rx[11]~7COUT1_53 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[11] .cin_used = "true";
defparam \speed_select|cnt_rx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \speed_select|cnt_rx[12] (
// Equation(s):
// \speed_select|cnt_rx [12] = DFFEAS((((!\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7 ) # (\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7COUT1_53 ) $ (!\speed_select|cnt_rx [12]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\speed_select|cnt_rx [12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(\speed_select|cnt_rx[11]~7 ),
	.cin1(\speed_select|cnt_rx[11]~7COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[12] .cin0_used = "true";
defparam \speed_select|cnt_rx[12] .cin1_used = "true";
defparam \speed_select|cnt_rx[12] .cin_used = "true";
defparam \speed_select|cnt_rx[12] .lut_mask = "f00f";
defparam \speed_select|cnt_rx[12] .operation_mode = "normal";
defparam \speed_select|cnt_rx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[12] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rs232_rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rs232_rx~combout ),
	.padio(rs232_rx));
// synopsys translate_off
defparam \rs232_rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \my_uart_rx|rx_count[2] (
// Equation(s):
// \my_uart_rx|rx_count [2] = DFFEAS(\my_uart_rx|rx_count [2] $ (((\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [3])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[2] .lut_mask = "f708";
defparam \my_uart_rx|rx_count[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \my_uart_rx|rx_count[3] (
// Equation(s):
// \my_uart_rx|rx_count [3] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_count [3]) # (\my_uart_rx|rx_count [2]))) # (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [2])))) # 
// (!\my_uart_rx|rx_count [0] & (((\my_uart_rx|rx_count [3])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[3] .lut_mask = "f8d0";
defparam \my_uart_rx|rx_count[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \my_uart_rx|rx_count[1] (
// Equation(s):
// \my_uart_rx|rx_count [1] = DFFEAS(\my_uart_rx|rx_count [1] $ (((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [0])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[1] .lut_mask = "9c9c";
defparam \my_uart_rx|rx_count[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \my_uart_rx|rx_count[0] (
// Equation(s):
// \my_uart_rx|rx_count [0] = DFFEAS(\my_uart_rx|rx_count [0] $ ((((!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [2])) # (!\my_uart_rx|rx_count [3]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[0] .lut_mask = "a595";
defparam \my_uart_rx|rx_count[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \my_uart_rx|rx_data_reg[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~0_combout  = (((!\my_uart_rx|rx_count [3] & !\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~0 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \my_uart_rx|rx_complete_reg~1 (
// Equation(s):
// \my_uart_rx|rx_complete_reg~1_combout  = (((!\my_uart_rx|rx_enable_reg~regout ))) # (!\rst_n~combout )

	.clk(gnd),
	.dataa(\rst_n~combout ),
	.datab(vcc),
	.datac(\my_uart_rx|rx_enable_reg~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg~1 .lut_mask = "5f5f";
defparam \my_uart_rx|rx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \my_uart_rx|rx_complete_reg (
// Equation(s):
// \my_uart_rx|rx_complete_reg~regout  = DFFEAS((\my_uart_rx|rx_complete_reg~regout ) # ((!\my_uart_rx|rx_count [0] & (!\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_reg[7]~0_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// !\my_uart_rx|rx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(\my_uart_rx|rx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg .lut_mask = "ff10";
defparam \my_uart_rx|rx_complete_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \my_uart_rx|rx_enable_reg~0 (
// Equation(s):
// \my_uart_rx|rx_enable_reg~0_combout  = (((\my_uart_rx|rx_complete_reg~regout ))) # (!\rst_n~combout )

	.clk(gnd),
	.dataa(\rst_n~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg~0 .lut_mask = "ff55";
defparam \my_uart_rx|rx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \my_uart_rx|rx_enable_reg (
// Equation(s):
// \my_uart_rx|rx_enable_reg~regout  = DFFEAS(VCC, !\rs232_rx~combout , !\my_uart_rx|rx_enable_reg~0_combout , , , , , , )

	.clk(!\rs232_rx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_rx|rx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg .lut_mask = "ffff";
defparam \my_uart_rx|rx_enable_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \speed_select|always2~0 (
// Equation(s):
// \speed_select|always2~0_combout  = (((!\speed_select|cnt_rx [9] & \my_uart_rx|rx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\speed_select|cnt_rx [9]),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~0 .lut_mask = "0f00";
defparam \speed_select|always2~0 .operation_mode = "normal";
defparam \speed_select|always2~0 .output_mode = "comb_only";
defparam \speed_select|always2~0 .register_cascade_mode = "off";
defparam \speed_select|always2~0 .sum_lutc_input = "datac";
defparam \speed_select|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \speed_select|always2~1 (
// Equation(s):
// \speed_select|always2~1_combout  = (!\speed_select|cnt_rx [11] & (!\speed_select|cnt_rx [10] & (!\speed_select|cnt_rx [12] & \speed_select|always2~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(\speed_select|cnt_rx [10]),
	.datac(\speed_select|cnt_rx [12]),
	.datad(\speed_select|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~1 .lut_mask = "0100";
defparam \speed_select|always2~1 .operation_mode = "normal";
defparam \speed_select|always2~1 .output_mode = "comb_only";
defparam \speed_select|always2~1 .register_cascade_mode = "off";
defparam \speed_select|always2~1 .sum_lutc_input = "datac";
defparam \speed_select|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \speed_select|always1~0 (
// Equation(s):
// \speed_select|always1~0_combout  = ((\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [8] & !\speed_select|LessThan0~1_combout ))) # (!\speed_select|always2~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|LessThan0~1_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always1~0 .lut_mask = "08ff";
defparam \speed_select|always1~0 .operation_mode = "normal";
defparam \speed_select|always1~0 .output_mode = "comb_only";
defparam \speed_select|always1~0 .register_cascade_mode = "off";
defparam \speed_select|always1~0 .sum_lutc_input = "datac";
defparam \speed_select|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \speed_select|always2~2 (
// Equation(s):
// \speed_select|always2~2_combout  = (\speed_select|cnt_rx [2]) # ((\speed_select|cnt_rx [1] & ((\speed_select|cnt_rx [7]) # (\speed_select|cnt_rx [0]))) # (!\speed_select|cnt_rx [1] & (\speed_select|cnt_rx [7] & \speed_select|cnt_rx [0])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(\speed_select|cnt_rx [2]),
	.datac(\speed_select|cnt_rx [7]),
	.datad(\speed_select|cnt_rx [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~2 .lut_mask = "feec";
defparam \speed_select|always2~2 .operation_mode = "normal";
defparam \speed_select|always2~2 .output_mode = "comb_only";
defparam \speed_select|always2~2 .register_cascade_mode = "off";
defparam \speed_select|always2~2 .sum_lutc_input = "datac";
defparam \speed_select|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \speed_select|always2~3 (
// Equation(s):
// \speed_select|always2~3_combout  = (\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [3] & (\speed_select|cnt_rx [4] & \speed_select|always2~2_combout ))) # (!\speed_select|cnt_rx [7] & ((\speed_select|cnt_rx [4]) # ((\speed_select|cnt_rx [3] & 
// \speed_select|always2~2_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [4]),
	.datad(\speed_select|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~3 .lut_mask = "d450";
defparam \speed_select|always2~3 .operation_mode = "normal";
defparam \speed_select|always2~3 .output_mode = "comb_only";
defparam \speed_select|always2~3 .register_cascade_mode = "off";
defparam \speed_select|always2~3 .sum_lutc_input = "datac";
defparam \speed_select|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \speed_select|always2~4 (
// Equation(s):
// \speed_select|always2~4_combout  = (\speed_select|cnt_rx [7] & (((!\speed_select|cnt_rx [5] & !\speed_select|always2~3_combout )) # (!\speed_select|cnt_rx [6]))) # (!\speed_select|cnt_rx [7] & ((\speed_select|cnt_rx [5]) # ((\speed_select|cnt_rx [6]) # 
// (\speed_select|always2~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [5]),
	.datab(\speed_select|cnt_rx [7]),
	.datac(\speed_select|cnt_rx [6]),
	.datad(\speed_select|always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~4 .lut_mask = "3f7e";
defparam \speed_select|always2~4 .operation_mode = "normal";
defparam \speed_select|always2~4 .output_mode = "comb_only";
defparam \speed_select|always2~4 .register_cascade_mode = "off";
defparam \speed_select|always2~4 .sum_lutc_input = "datac";
defparam \speed_select|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \speed_select|buad_clk_rx_reg (
// Equation(s):
// \speed_select|buad_clk_rx_reg~regout  = DFFEAS(((!\speed_select|cnt_rx [8] & (\speed_select|always2~1_combout  & \speed_select|always2~4_combout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|always2~1_combout ),
	.datad(\speed_select|always2~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_rx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_rx_reg .lut_mask = "3000";
defparam \speed_select|buad_clk_rx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_rx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_rx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_rx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_rx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \my_uart_rx|Mux7~2 (
// Equation(s):
// \my_uart_rx|Mux7~2_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & ((\rs232_rx~combout ))) # (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_data_temp [4])))) # (!\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_count [1] & 
// (\my_uart_rx|rx_data_temp [4])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(\rs232_rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~2 .lut_mask = "e860";
defparam \my_uart_rx|Mux7~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \my_uart_rx|Mux7~3 (
// Equation(s):
// \my_uart_rx|Mux7~3_combout  = ((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~3 .lut_mask = "003c";
defparam \my_uart_rx|Mux7~3 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~3 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~3 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \my_uart_rx|rx_data_temp[4] (
// Equation(s):
// \my_uart_rx|rx_data_temp [4] = DFFEAS((!\my_uart_rx|rx_count [3] & (\my_uart_rx|Mux7~2_combout  & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|Mux7~3_combout , , 
// , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|Mux7~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[4] .lut_mask = "1200";
defparam \my_uart_rx|rx_data_temp[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \my_uart_rx|rx_data_reg[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~1_combout  = (!\my_uart_rx|rx_count [0] & (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_enable_reg~regout  & \my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_enable_reg~regout ),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~1 .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \my_uart_rx|rx_data_reg[4] (
// Equation(s):
// \my_uart_rx|rx_data_reg [4] = DFFEAS((((\my_uart_rx|rx_data_temp [4]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[4] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \my_uart_rx|rx_data_temp[1]~4 (
// Equation(s):
// \my_uart_rx|rx_data_temp[1]~4_combout  = ((\rs232_rx~combout  & ((\my_uart_rx|rx_count [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232_rx~combout ),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1]~4 .lut_mask = "cc00";
defparam \my_uart_rx|rx_data_temp[1]~4 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1]~4 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[1]~4 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1]~4 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \my_uart_rx|rx_data_temp[1] (
// Equation(s):
// \my_uart_rx|rx_data_temp [1] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_reg[7]~0_combout  & ((\my_uart_rx|rx_data_temp[1]~4_combout ))) # (!\my_uart_rx|rx_data_reg[7]~0_combout  & (\my_uart_rx|rx_data_temp [1])))) # (!\my_uart_rx|rx_count 
// [0] & (\my_uart_rx|rx_data_temp [1])), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_temp [1]),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1] .lut_mask = "ec4c";
defparam \my_uart_rx|rx_data_temp[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \my_uart_rx|rx_data_reg[1] (
// Equation(s):
// \my_uart_rx|rx_data_reg [1] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [1], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [1]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[1] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \my_uart_rx|Mux8~0 (
// Equation(s):
// \my_uart_rx|Mux8~0_combout  = ((\rs232_rx~combout  & (!\my_uart_rx|rx_count [1] & \my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux8~0 .lut_mask = "0c00";
defparam \my_uart_rx|Mux8~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux8~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux8~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux8~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \my_uart_rx|rx_data_temp[2] (
// Equation(s):
// \my_uart_rx|rx_data_temp [2] = DFFEAS((\my_uart_rx|Mux7~3_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [2])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , 
// \my_uart_rx|Mux7~3_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_data_temp [2]),
	.datac(\my_uart_rx|Mux7~3_combout ),
	.datad(\my_uart_rx|Mux8~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[2] .lut_mask = "f080";
defparam \my_uart_rx|rx_data_temp[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \my_uart_rx|rx_data_temp[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~1_combout  = ((!\my_uart_rx|rx_count [2] & ((!\my_uart_rx|rx_count [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~1 .lut_mask = "0033";
defparam \my_uart_rx|rx_data_temp[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \my_uart_rx|rx_data_temp[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~0_combout  = (!\my_uart_rx|rx_count [1] & (\rs232_rx~combout  & (\my_uart_rx|rx_count [3] & !\my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~0 .lut_mask = "0040";
defparam \my_uart_rx|rx_data_temp[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \my_uart_rx|rx_data_temp[7] (
// Equation(s):
// \my_uart_rx|rx_data_temp [7] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((\my_uart_rx|rx_data_temp [7] & !\my_uart_rx|rx_data_temp[7]~1_combout )))) # (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_temp [7])), 
// !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_temp [7]),
	.datac(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datad(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7] .lut_mask = "ee4c";
defparam \my_uart_rx|rx_data_temp[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \my_uart_rx|Mux5~0 (
// Equation(s):
// \my_uart_rx|Mux5~0_combout  = (\my_uart_rx|rx_count [3] $ ((\my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux5~0 .lut_mask = "3c3c";
defparam \my_uart_rx|Mux5~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux5~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux5~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux5~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \my_uart_rx|rx_data_temp[6] (
// Equation(s):
// \my_uart_rx|rx_data_temp [6] = DFFEAS((\my_uart_rx|Mux5~0_combout  & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((\my_uart_rx|rx_data_temp [6] & !\my_uart_rx|rx_data_temp[7]~1_combout )))) # (!\my_uart_rx|Mux5~0_combout  & (\my_uart_rx|rx_data_temp 
// [6])), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [6]),
	.datab(\my_uart_rx|Mux5~0_combout ),
	.datac(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datad(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6] .lut_mask = "ee2a";
defparam \my_uart_rx|rx_data_temp[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \my_uart_rx|rx_data_reg[6] (
// Equation(s):
// \my_uart_rx|rx_data_reg [6] = DFFEAS((((\my_uart_rx|rx_data_temp [6]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[6] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \my_uart_rx|rx_data_reg[7] (
// Equation(s):
// \Equal0~0  = (((!C1_rx_data_reg[7] & !\my_uart_rx|rx_data_reg [6])))
// \my_uart_rx|rx_data_reg [7] = DFFEAS(\Equal0~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [7], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(\my_uart_rx|rx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7] .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \my_uart_rx|rx_data_reg[2] (
// Equation(s):
// \Equal0~1  = (!\my_uart_rx|rx_data_reg [4] & (!\my_uart_rx|rx_data_reg [1] & (C1_rx_data_reg[2] & \Equal0~0 )))
// \my_uart_rx|rx_data_reg [2] = DFFEAS(\Equal0~1 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [2], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [4]),
	.datab(\my_uart_rx|rx_data_reg [1]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\Equal0~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(\my_uart_rx|rx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[2] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[2] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[2] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \my_uart_rx|Mux2~0 (
// Equation(s):
// \my_uart_rx|Mux2~0_combout  = (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux2~0 .lut_mask = "0f00";
defparam \my_uart_rx|Mux2~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux2~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux2~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux2~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \my_uart_rx|rx_data_temp[3] (
// Equation(s):
// \my_uart_rx|rx_data_temp [3] = DFFEAS((\my_uart_rx|Mux2~0_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_data_temp [3] & \my_uart_rx|rx_count [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , 
// \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux2~0_combout ),
	.datab(\my_uart_rx|rx_data_temp [3]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|Mux8~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[3] .lut_mask = "aa80";
defparam \my_uart_rx|rx_data_temp[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \my_uart_rx|rx_data_temp[0]~6 (
// Equation(s):
// \my_uart_rx|rx_data_temp[0]~6_combout  = (\my_uart_rx|rx_data_temp [0] & ((\my_uart_rx|rx_count [1] $ (!\my_uart_rx|rx_count [0])) # (!\my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datad(\my_uart_rx|rx_data_temp [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0]~6 .lut_mask = "9f00";
defparam \my_uart_rx|rx_data_temp[0]~6 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0]~6 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[0]~6 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0]~6 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[0] (
// Equation(s):
// \my_uart_rx|rx_data_temp [0] = DFFEAS((\my_uart_rx|rx_data_temp[0]~6_combout ) # ((\my_uart_rx|rx_data_reg[7]~0_combout  & (!\my_uart_rx|rx_count [0] & \my_uart_rx|rx_data_temp[1]~4_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.datad(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0] .lut_mask = "f2f0";
defparam \my_uart_rx|rx_data_temp[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \my_uart_rx|rx_data_reg[0] (
// Equation(s):
// \my_uart_rx|rx_data_reg [0] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [0], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [0]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[0] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \my_uart_rx|rx_data_reg[3] (
// Equation(s):
// \Equal1~0  = (\Equal0~1  & (!\my_uart_rx|rx_data_reg [5] & (C1_rx_data_reg[3] & \my_uart_rx|rx_data_reg [0])))
// \my_uart_rx|rx_data_reg [3] = DFFEAS(\Equal1~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [3], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\Equal0~1 ),
	.datab(\my_uart_rx|rx_data_reg [5]),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\my_uart_rx|rx_data_reg [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(\my_uart_rx|rx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[3] .lut_mask = "2000";
defparam \my_uart_rx|rx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[3] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[3] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \my_uart_rx|Mux6~2 (
// Equation(s):
// \my_uart_rx|Mux6~2_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_data_temp [5]))))) # (!\my_uart_rx|rx_count [2] & (((\my_uart_rx|rx_count [1] & 
// \my_uart_rx|rx_data_temp [5]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_data_temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux6~2 .lut_mask = "da80";
defparam \my_uart_rx|Mux6~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux6~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux6~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux6~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \my_uart_rx|rx_data_temp[5] (
// Equation(s):
// \my_uart_rx|rx_data_temp [5] = DFFEAS((!\my_uart_rx|rx_count [3] & (((\my_uart_rx|rx_count [0] & \my_uart_rx|Mux6~2_combout )))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|Mux6~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[5] .lut_mask = "5000";
defparam \my_uart_rx|rx_data_temp[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[5] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[5] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \my_uart_rx|rx_data_reg[5] (
// Equation(s):
// \Equal0~2  = (!\my_uart_rx|rx_data_reg [3] & (!\my_uart_rx|rx_data_reg [0] & (C1_rx_data_reg[5] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [5] = DFFEAS(\Equal0~2 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [5], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [3]),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(\my_uart_rx|rx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[5] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[5] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[5] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell flag_reg(
// Equation(s):
// \flag_reg~regout  = DFFEAS((((!\flag_reg~regout ))), !\my_uart_rx|rx_enable_reg~regout , \rst_n~combout , , , , , , )

	.clk(!\my_uart_rx|rx_enable_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flag_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam flag_reg.lut_mask = "00ff";
defparam flag_reg.operation_mode = "normal";
defparam flag_reg.output_mode = "reg_only";
defparam flag_reg.register_cascade_mode = "off";
defparam flag_reg.sum_lutc_input = "datac";
defparam flag_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \always2~0 (
// Equation(s):
// \always2~0_combout  = \Flag_temp~regout  $ ((((\flag_reg~regout ))))

	.clk(gnd),
	.dataa(\Flag_temp~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~0 .lut_mask = "55aa";
defparam \always2~0 .operation_mode = "normal";
defparam \always2~0 .output_mode = "comb_only";
defparam \always2~0 .register_cascade_mode = "off";
defparam \always2~0 .sum_lutc_input = "datac";
defparam \always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \Current.SAVE (
// Equation(s):
// \Current.SAVE~regout  = DFFEAS((\Current.IDLE~regout  & (!\Current.SAVE~regout  & (\Equal1~0  & \always2~0_combout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(\Equal1~0 ),
	.datad(\always2~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.SAVE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.SAVE .lut_mask = "2000";
defparam \Current.SAVE .operation_mode = "normal";
defparam \Current.SAVE .output_mode = "reg_only";
defparam \Current.SAVE .register_cascade_mode = "off";
defparam \Current.SAVE .sum_lutc_input = "datac";
defparam \Current.SAVE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \Current.IDLE (
// Equation(s):
// \Current.IDLE~regout  = DFFEAS(((!\Current.SAVE~regout  & ((\Current.IDLE~regout ) # (\Equal0~2 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Current.SAVE~regout ),
	.datac(\Current.IDLE~regout ),
	.datad(\Equal0~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.IDLE .lut_mask = "3330";
defparam \Current.IDLE .operation_mode = "normal";
defparam \Current.IDLE .output_mode = "reg_only";
defparam \Current.IDLE .register_cascade_mode = "off";
defparam \Current.IDLE .sum_lutc_input = "datac";
defparam \Current.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell Flag_temp(
// Equation(s):
// \Selector1~0  = (\Current.S1~regout  & ((Flag_temp $ (\flag_reg~regout )))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Flag_temp $ (\flag_reg~regout ))))
// \Flag_temp~regout  = DFFEAS(\Selector1~0 , GLOBAL(\clk~combout ), \rst_n~combout , , , \flag_reg~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(\flag_reg~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0 ),
	.regout(\Flag_temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam Flag_temp.lut_mask = "0ee0";
defparam Flag_temp.operation_mode = "normal";
defparam Flag_temp.output_mode = "reg_and_comb";
defparam Flag_temp.register_cascade_mode = "off";
defparam Flag_temp.sum_lutc_input = "qfbk";
defparam Flag_temp.synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \Current.S1 (
// Equation(s):
// \Current.S1~regout  = DFFEAS((\Current.IDLE~regout  & (\Selector1~0  & (!\Equal1~0 ))) # (!\Current.IDLE~regout  & ((\Equal0~2 ) # ((\Selector1~0  & !\Equal1~0 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Selector1~0 ),
	.datac(\Equal1~0 ),
	.datad(\Equal0~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.S1 .lut_mask = "5d0c";
defparam \Current.S1 .operation_mode = "normal";
defparam \Current.S1 .output_mode = "reg_only";
defparam \Current.S1 .register_cascade_mode = "off";
defparam \Current.S1 .sum_lutc_input = "datac";
defparam \Current.S1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \Current.WAIT (
// Equation(s):
// \Current.WAIT~regout  = DFFEAS((!\Current.SAVE~regout  & (\Current.IDLE~regout  & (\Flag_temp~regout  $ (!\flag_reg~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Flag_temp~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(\Current.IDLE~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.WAIT .lut_mask = "2010";
defparam \Current.WAIT .operation_mode = "normal";
defparam \Current.WAIT .output_mode = "reg_only";
defparam \Current.WAIT .register_cascade_mode = "off";
defparam \Current.WAIT .sum_lutc_input = "datac";
defparam \Current.WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \Buff_temp[4] (
// Equation(s):
// Buff_temp[4] = DFFEAS((Buff_temp[4] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [4])))) # (!Buff_temp[4] & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [4])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[4]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[4] .lut_mask = "f888";
defparam \Buff_temp[4] .operation_mode = "normal";
defparam \Buff_temp[4] .output_mode = "reg_only";
defparam \Buff_temp[4] .register_cascade_mode = "off";
defparam \Buff_temp[4] .sum_lutc_input = "datac";
defparam \Buff_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \Buff_temp[1] (
// Equation(s):
// Buff_temp[1] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[1]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [1])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [1])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[1]),
	.datad(\my_uart_rx|rx_data_reg [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[1] .lut_mask = "eca0";
defparam \Buff_temp[1] .operation_mode = "normal";
defparam \Buff_temp[1] .output_mode = "reg_only";
defparam \Buff_temp[1] .register_cascade_mode = "off";
defparam \Buff_temp[1] .sum_lutc_input = "datac";
defparam \Buff_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \Buff_temp[9] (
// Equation(s):
// Buff_temp[9] = DFFEAS((Buff_temp[9] & ((\Current.WAIT~regout ) # ((Buff_temp[1] & \Current.S1~regout )))) # (!Buff_temp[9] & (((Buff_temp[1] & \Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[9]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[1]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[9] .lut_mask = "f888";
defparam \Buff_temp[9] .operation_mode = "normal";
defparam \Buff_temp[9] .output_mode = "reg_only";
defparam \Buff_temp[9] .register_cascade_mode = "off";
defparam \Buff_temp[9] .sum_lutc_input = "datac";
defparam \Buff_temp[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \Buff_temp[17] (
// Equation(s):
// Buff_temp[17] = DFFEAS((Buff_temp[17] & ((\Current.WAIT~regout ) # ((Buff_temp[9] & \Current.S1~regout )))) # (!Buff_temp[17] & (((Buff_temp[9] & \Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[17]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[9]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[17] .lut_mask = "f888";
defparam \Buff_temp[17] .operation_mode = "normal";
defparam \Buff_temp[17] .output_mode = "reg_only";
defparam \Buff_temp[17] .register_cascade_mode = "off";
defparam \Buff_temp[17] .sum_lutc_input = "datac";
defparam \Buff_temp[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \Buff_temp[2] (
// Equation(s):
// Buff_temp[2] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [2]) # ((Buff_temp[2] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[2] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[2]),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[2] .lut_mask = "eac0";
defparam \Buff_temp[2] .operation_mode = "normal";
defparam \Buff_temp[2] .output_mode = "reg_only";
defparam \Buff_temp[2] .register_cascade_mode = "off";
defparam \Buff_temp[2] .sum_lutc_input = "datac";
defparam \Buff_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \Buff_temp[10] (
// Equation(s):
// Buff_temp[10] = DFFEAS((Buff_temp[2] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[10])))) # (!Buff_temp[2] & (\Current.WAIT~regout  & ((Buff_temp[10])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[2]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[10]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[10] .lut_mask = "eca0";
defparam \Buff_temp[10] .operation_mode = "normal";
defparam \Buff_temp[10] .output_mode = "reg_only";
defparam \Buff_temp[10] .register_cascade_mode = "off";
defparam \Buff_temp[10] .sum_lutc_input = "datac";
defparam \Buff_temp[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \Rx_cmd[10] (
// Equation(s):
// \Equal12~3  = (!Rx_cmd[19] & (((Rx_cmd[10]))))
// Rx_cmd[10] = DFFEAS(\Equal12~3 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[19]),
	.datab(vcc),
	.datac(Buff_temp[10]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~3 ),
	.regout(Rx_cmd[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[10] .lut_mask = "5050";
defparam \Rx_cmd[10] .operation_mode = "normal";
defparam \Rx_cmd[10] .output_mode = "reg_and_comb";
defparam \Rx_cmd[10] .register_cascade_mode = "off";
defparam \Rx_cmd[10] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \Buff_temp[3] (
// Equation(s):
// Buff_temp[3] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [3]) # ((Buff_temp[3] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[3] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[3]),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[3] .lut_mask = "eac0";
defparam \Buff_temp[3] .operation_mode = "normal";
defparam \Buff_temp[3] .output_mode = "reg_only";
defparam \Buff_temp[3] .register_cascade_mode = "off";
defparam \Buff_temp[3] .sum_lutc_input = "datac";
defparam \Buff_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \Buff_temp[0] (
// Equation(s):
// Buff_temp[0] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[0]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [0])))) # (!\Current.WAIT~regout  & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [0])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[0]),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[0] .lut_mask = "f888";
defparam \Buff_temp[0] .operation_mode = "normal";
defparam \Buff_temp[0] .output_mode = "reg_only";
defparam \Buff_temp[0] .register_cascade_mode = "off";
defparam \Buff_temp[0] .sum_lutc_input = "datac";
defparam \Buff_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \Rx_cmd[9] (
// Equation(s):
// \Equal9~1  = (Rx_cmd[0] & (!Rx_cmd[12] & (Rx_cmd[9])))
// Rx_cmd[9] = DFFEAS(\Equal9~1 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[0]),
	.datab(Rx_cmd[12]),
	.datac(Buff_temp[9]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~1 ),
	.regout(Rx_cmd[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[9] .lut_mask = "2020";
defparam \Rx_cmd[9] .operation_mode = "normal";
defparam \Rx_cmd[9] .output_mode = "reg_and_comb";
defparam \Rx_cmd[9] .register_cascade_mode = "off";
defparam \Rx_cmd[9] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \Rx_cmd[0] (
// Equation(s):
// \Equal13~0  = (((Rx_cmd[0] & Rx_cmd[9])))
// Rx_cmd[0] = DFFEAS(\Equal13~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[0]),
	.datad(Rx_cmd[9]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~0 ),
	.regout(Rx_cmd[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[0] .lut_mask = "f000";
defparam \Rx_cmd[0] .operation_mode = "normal";
defparam \Rx_cmd[0] .output_mode = "reg_and_comb";
defparam \Rx_cmd[0] .register_cascade_mode = "off";
defparam \Rx_cmd[0] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \Buff_temp[11] (
// Equation(s):
// Buff_temp[11] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[11]) # ((Buff_temp[3] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[3] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[3]),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[11] .lut_mask = "eac0";
defparam \Buff_temp[11] .operation_mode = "normal";
defparam \Buff_temp[11] .output_mode = "reg_only";
defparam \Buff_temp[11] .register_cascade_mode = "off";
defparam \Buff_temp[11] .sum_lutc_input = "datac";
defparam \Buff_temp[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \Rx_cmd[3] (
// Equation(s):
// \Equal9~0  = (!Rx_cmd[10] & (((!Rx_cmd[3] & !Rx_cmd[11]))))
// Rx_cmd[3] = DFFEAS(\Equal9~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[10]),
	.datab(vcc),
	.datac(Buff_temp[3]),
	.datad(Rx_cmd[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~0 ),
	.regout(Rx_cmd[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[3] .lut_mask = "0005";
defparam \Rx_cmd[3] .operation_mode = "normal";
defparam \Rx_cmd[3] .output_mode = "reg_and_comb";
defparam \Rx_cmd[3] .register_cascade_mode = "off";
defparam \Rx_cmd[3] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \Rx_cmd[2] (
// Equation(s):
// \Equal4~2  = (!Rx_cmd[9] & (((Rx_cmd[2] & Rx_cmd[12]))))
// Rx_cmd[2] = DFFEAS(\Equal4~2 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[9]),
	.datab(vcc),
	.datac(Buff_temp[2]),
	.datad(Rx_cmd[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~2 ),
	.regout(Rx_cmd[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[2] .lut_mask = "5000";
defparam \Rx_cmd[2] .operation_mode = "normal";
defparam \Rx_cmd[2] .output_mode = "reg_and_comb";
defparam \Rx_cmd[2] .register_cascade_mode = "off";
defparam \Rx_cmd[2] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \Rx_cmd[1] (
// Equation(s):
// \Equal2~5  = ((!Rx_cmd[3] & (Rx_cmd[1] & !Rx_cmd[2])))
// Rx_cmd[1] = DFFEAS(\Equal2~5 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[3]),
	.datac(Buff_temp[1]),
	.datad(Rx_cmd[2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~5 ),
	.regout(Rx_cmd[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[1] .lut_mask = "0030";
defparam \Rx_cmd[1] .operation_mode = "normal";
defparam \Rx_cmd[1] .output_mode = "reg_and_comb";
defparam \Rx_cmd[1] .register_cascade_mode = "off";
defparam \Rx_cmd[1] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \Rx_cmd[11] (
// Equation(s):
// \Equal12~0  = (!Rx_cmd[0] & (!Rx_cmd[12] & (Rx_cmd[11] & !Rx_cmd[1])))
// Rx_cmd[11] = DFFEAS(\Equal12~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[0]),
	.datab(Rx_cmd[12]),
	.datac(Buff_temp[11]),
	.datad(Rx_cmd[1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~0 ),
	.regout(Rx_cmd[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[11] .lut_mask = "0010";
defparam \Rx_cmd[11] .operation_mode = "normal";
defparam \Rx_cmd[11] .output_mode = "reg_and_comb";
defparam \Rx_cmd[11] .register_cascade_mode = "off";
defparam \Rx_cmd[11] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \Buff_temp[19] (
// Equation(s):
// Buff_temp[19] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[19]) # ((\Current.S1~regout  & Buff_temp[11])))) # (!\Current.WAIT~regout  & (((\Current.S1~regout  & Buff_temp[11])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[19]),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[19] .lut_mask = "f888";
defparam \Buff_temp[19] .operation_mode = "normal";
defparam \Buff_temp[19] .output_mode = "reg_only";
defparam \Buff_temp[19] .register_cascade_mode = "off";
defparam \Buff_temp[19] .sum_lutc_input = "datac";
defparam \Buff_temp[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \Buff_temp[6] (
// Equation(s):
// Buff_temp[6] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[6]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [6])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [6])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[6]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[6] .lut_mask = "eca0";
defparam \Buff_temp[6] .operation_mode = "normal";
defparam \Buff_temp[6] .output_mode = "reg_only";
defparam \Buff_temp[6] .register_cascade_mode = "off";
defparam \Buff_temp[6] .sum_lutc_input = "datac";
defparam \Buff_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \Rx_cmd[6] (
// Equation(s):
// Rx_cmd[6] = DFFEAS((((Buff_temp[6]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[6] .lut_mask = "ff00";
defparam \Rx_cmd[6] .operation_mode = "normal";
defparam \Rx_cmd[6] .output_mode = "reg_only";
defparam \Rx_cmd[6] .register_cascade_mode = "off";
defparam \Rx_cmd[6] .sum_lutc_input = "datac";
defparam \Rx_cmd[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \Buff_temp[5] (
// Equation(s):
// Buff_temp[5] = DFFEAS((Buff_temp[5] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))) # (!Buff_temp[5] & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[5]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[5] .lut_mask = "f888";
defparam \Buff_temp[5] .operation_mode = "normal";
defparam \Buff_temp[5] .output_mode = "reg_only";
defparam \Buff_temp[5] .register_cascade_mode = "off";
defparam \Buff_temp[5] .sum_lutc_input = "datac";
defparam \Buff_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \Buff_temp[13] (
// Equation(s):
// Buff_temp[13] = DFFEAS((Buff_temp[13] & ((\Current.WAIT~regout ) # ((Buff_temp[5] & \Current.S1~regout )))) # (!Buff_temp[13] & (((Buff_temp[5] & \Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[13]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[5]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[13] .lut_mask = "f888";
defparam \Buff_temp[13] .operation_mode = "normal";
defparam \Buff_temp[13] .output_mode = "reg_only";
defparam \Buff_temp[13] .register_cascade_mode = "off";
defparam \Buff_temp[13] .sum_lutc_input = "datac";
defparam \Buff_temp[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \Rx_cmd[13] (
// Equation(s):
// Rx_cmd[13] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[13]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[13] .lut_mask = "0000";
defparam \Rx_cmd[13] .operation_mode = "normal";
defparam \Rx_cmd[13] .output_mode = "reg_only";
defparam \Rx_cmd[13] .register_cascade_mode = "off";
defparam \Rx_cmd[13] .sum_lutc_input = "datac";
defparam \Rx_cmd[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \Buff_temp[14] (
// Equation(s):
// Buff_temp[14] = DFFEAS((Buff_temp[6] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[14])))) # (!Buff_temp[6] & (\Current.WAIT~regout  & (Buff_temp[14]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[6]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[14]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[14] .lut_mask = "eac0";
defparam \Buff_temp[14] .operation_mode = "normal";
defparam \Buff_temp[14] .output_mode = "reg_only";
defparam \Buff_temp[14] .register_cascade_mode = "off";
defparam \Buff_temp[14] .sum_lutc_input = "datac";
defparam \Buff_temp[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \Buff_temp[7] (
// Equation(s):
// Buff_temp[7] = DFFEAS((Buff_temp[7] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [7])))) # (!Buff_temp[7] & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [7])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[7]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[7] .lut_mask = "f888";
defparam \Buff_temp[7] .operation_mode = "normal";
defparam \Buff_temp[7] .output_mode = "reg_only";
defparam \Buff_temp[7] .register_cascade_mode = "off";
defparam \Buff_temp[7] .sum_lutc_input = "datac";
defparam \Buff_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \Rx_cmd[7] (
// Equation(s):
// Rx_cmd[7] = DFFEAS((((Buff_temp[7]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[7] .lut_mask = "ff00";
defparam \Rx_cmd[7] .operation_mode = "normal";
defparam \Rx_cmd[7] .output_mode = "reg_only";
defparam \Rx_cmd[7] .register_cascade_mode = "off";
defparam \Rx_cmd[7] .sum_lutc_input = "datac";
defparam \Rx_cmd[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \Rx_cmd[14] (
// Equation(s):
// \Equal2~1  = (Rx_cmd[6] & (!Rx_cmd[13] & (Rx_cmd[14] & !Rx_cmd[7])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[6]),
	.datab(Rx_cmd[13]),
	.datac(Buff_temp[14]),
	.datad(Rx_cmd[7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1 ),
	.regout(Rx_cmd[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[14] .lut_mask = "0020";
defparam \Rx_cmd[14] .operation_mode = "normal";
defparam \Rx_cmd[14] .output_mode = "comb_only";
defparam \Rx_cmd[14] .register_cascade_mode = "off";
defparam \Rx_cmd[14] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \Buff_temp[15] (
// Equation(s):
// Buff_temp[15] = DFFEAS((Buff_temp[7] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[15])))) # (!Buff_temp[7] & (\Current.WAIT~regout  & ((Buff_temp[15])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[7]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[15] .lut_mask = "eca0";
defparam \Buff_temp[15] .operation_mode = "normal";
defparam \Buff_temp[15] .output_mode = "reg_only";
defparam \Buff_temp[15] .register_cascade_mode = "off";
defparam \Buff_temp[15] .sum_lutc_input = "datac";
defparam \Buff_temp[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \Rx_cmd[15] (
// Equation(s):
// Rx_cmd[15] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[15]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[15] .lut_mask = "0000";
defparam \Rx_cmd[15] .operation_mode = "normal";
defparam \Rx_cmd[15] .output_mode = "reg_only";
defparam \Rx_cmd[15] .register_cascade_mode = "off";
defparam \Rx_cmd[15] .sum_lutc_input = "datac";
defparam \Rx_cmd[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \Buff_temp[23] (
// Equation(s):
// Buff_temp[23] = DFFEAS((Buff_temp[23] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[15])))) # (!Buff_temp[23] & (((\Current.S1~regout  & Buff_temp[15])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[23]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[23] .lut_mask = "f888";
defparam \Buff_temp[23] .operation_mode = "normal";
defparam \Buff_temp[23] .output_mode = "reg_only";
defparam \Buff_temp[23] .register_cascade_mode = "off";
defparam \Buff_temp[23] .sum_lutc_input = "datac";
defparam \Buff_temp[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \Rx_cmd[23] (
// Equation(s):
// Rx_cmd[23] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[23], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[23]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[23] .lut_mask = "0000";
defparam \Rx_cmd[23] .operation_mode = "normal";
defparam \Rx_cmd[23] .output_mode = "reg_only";
defparam \Rx_cmd[23] .register_cascade_mode = "off";
defparam \Rx_cmd[23] .sum_lutc_input = "datac";
defparam \Rx_cmd[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \Buff_temp[22] (
// Equation(s):
// Buff_temp[22] = DFFEAS((Buff_temp[14] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[22])))) # (!Buff_temp[14] & (\Current.WAIT~regout  & (Buff_temp[22]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[14]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[22]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[22] .lut_mask = "eac0";
defparam \Buff_temp[22] .operation_mode = "normal";
defparam \Buff_temp[22] .output_mode = "reg_only";
defparam \Buff_temp[22] .register_cascade_mode = "off";
defparam \Buff_temp[22] .sum_lutc_input = "datac";
defparam \Buff_temp[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \Buff_temp[21] (
// Equation(s):
// Buff_temp[21] = DFFEAS((Buff_temp[21] & ((\Current.WAIT~regout ) # ((Buff_temp[13] & \Current.S1~regout )))) # (!Buff_temp[21] & (((Buff_temp[13] & \Current.S1~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[21]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[13]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[21] .lut_mask = "f888";
defparam \Buff_temp[21] .operation_mode = "normal";
defparam \Buff_temp[21] .output_mode = "reg_only";
defparam \Buff_temp[21] .register_cascade_mode = "off";
defparam \Buff_temp[21] .sum_lutc_input = "datac";
defparam \Buff_temp[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \Rx_cmd[21] (
// Equation(s):
// Rx_cmd[21] = DFFEAS((((Buff_temp[21]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[21]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[21] .lut_mask = "ff00";
defparam \Rx_cmd[21] .operation_mode = "normal";
defparam \Rx_cmd[21] .output_mode = "reg_only";
defparam \Rx_cmd[21] .register_cascade_mode = "off";
defparam \Rx_cmd[21] .sum_lutc_input = "datac";
defparam \Rx_cmd[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \Rx_cmd[22] (
// Equation(s):
// \Equal2~0  = (!Rx_cmd[15] & (!Rx_cmd[23] & (Rx_cmd[22] & !Rx_cmd[21])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[15]),
	.datab(Rx_cmd[23]),
	.datac(Buff_temp[22]),
	.datad(Rx_cmd[21]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0 ),
	.regout(Rx_cmd[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[22] .lut_mask = "0010";
defparam \Rx_cmd[22] .operation_mode = "normal";
defparam \Rx_cmd[22] .output_mode = "comb_only";
defparam \Rx_cmd[22] .register_cascade_mode = "off";
defparam \Rx_cmd[22] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \Rx_cmd[17] (
// Equation(s):
// \Equal2~2  = (((Rx_cmd[17] & !Rx_cmd[19])))
// Rx_cmd[17] = DFFEAS(\Equal2~2 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[17]),
	.datad(Rx_cmd[19]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2 ),
	.regout(Rx_cmd[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[17] .lut_mask = "00f0";
defparam \Rx_cmd[17] .operation_mode = "normal";
defparam \Rx_cmd[17] .output_mode = "reg_and_comb";
defparam \Rx_cmd[17] .register_cascade_mode = "off";
defparam \Rx_cmd[17] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \Rx_cmd[5] (
// Equation(s):
// \Equal2~3  = (\Equal2~1  & (\Equal2~0  & (!Rx_cmd[5] & \Equal2~2 )))
// Rx_cmd[5] = DFFEAS(\Equal2~3 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal2~1 ),
	.datab(\Equal2~0 ),
	.datac(Buff_temp[5]),
	.datad(\Equal2~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3 ),
	.regout(Rx_cmd[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[5] .lut_mask = "0800";
defparam \Rx_cmd[5] .operation_mode = "normal";
defparam \Rx_cmd[5] .output_mode = "reg_and_comb";
defparam \Rx_cmd[5] .register_cascade_mode = "off";
defparam \Rx_cmd[5] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \Rx_cmd[4] (
// Equation(s):
// \Equal12~1  = (((!Rx_cmd[4] & !Rx_cmd[17])))
// Rx_cmd[4] = DFFEAS(\Equal12~1 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[4]),
	.datad(Rx_cmd[17]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~1 ),
	.regout(Rx_cmd[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[4] .lut_mask = "000f";
defparam \Rx_cmd[4] .operation_mode = "normal";
defparam \Rx_cmd[4] .output_mode = "reg_and_comb";
defparam \Rx_cmd[4] .register_cascade_mode = "off";
defparam \Rx_cmd[4] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \Equal12~2 (
// Equation(s):
// \Equal12~2_combout  = (!Rx_cmd[5] & (\Equal2~0  & (\Equal12~1  & \Equal2~1 )))

	.clk(gnd),
	.dataa(Rx_cmd[5]),
	.datab(\Equal2~0 ),
	.datac(\Equal12~1 ),
	.datad(\Equal2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal12~2 .lut_mask = "4000";
defparam \Equal12~2 .operation_mode = "normal";
defparam \Equal12~2 .output_mode = "comb_only";
defparam \Equal12~2 .register_cascade_mode = "off";
defparam \Equal12~2 .sum_lutc_input = "datac";
defparam \Equal12~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \Rx_cmd[19] (
// Equation(s):
// \Equal9~2  = (\Equal9~0  & (\Equal9~1  & (Rx_cmd[19] & \Equal12~2_combout )))
// Rx_cmd[19] = DFFEAS(\Equal9~2 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal9~0 ),
	.datab(\Equal9~1 ),
	.datac(Buff_temp[19]),
	.datad(\Equal12~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~2 ),
	.regout(Rx_cmd[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[19] .lut_mask = "8000";
defparam \Rx_cmd[19] .operation_mode = "normal";
defparam \Rx_cmd[19] .output_mode = "reg_and_comb";
defparam \Rx_cmd[19] .register_cascade_mode = "off";
defparam \Rx_cmd[19] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \Buff_temp[8] (
// Equation(s):
// Buff_temp[8] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[8]) # ((\Current.S1~regout  & Buff_temp[0])))) # (!\Current.WAIT~regout  & (((\Current.S1~regout  & Buff_temp[0])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[8]),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[8] .lut_mask = "f888";
defparam \Buff_temp[8] .operation_mode = "normal";
defparam \Buff_temp[8] .output_mode = "reg_only";
defparam \Buff_temp[8] .register_cascade_mode = "off";
defparam \Buff_temp[8] .sum_lutc_input = "datac";
defparam \Buff_temp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \Buff_temp[16] (
// Equation(s):
// Buff_temp[16] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[16]) # ((Buff_temp[8] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[8] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[8]),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[16]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[16] .lut_mask = "eac0";
defparam \Buff_temp[16] .operation_mode = "normal";
defparam \Buff_temp[16] .output_mode = "reg_only";
defparam \Buff_temp[16] .register_cascade_mode = "off";
defparam \Buff_temp[16] .sum_lutc_input = "datac";
defparam \Buff_temp[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \Rx_cmd[16] (
// Equation(s):
// \Equal4~0  = (!Rx_cmd[10] & (!Rx_cmd[3] & (!Rx_cmd[16] & !Rx_cmd[11])))
// Rx_cmd[16] = DFFEAS(\Equal4~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[10]),
	.datab(Rx_cmd[3]),
	.datac(Buff_temp[16]),
	.datad(Rx_cmd[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~0 ),
	.regout(Rx_cmd[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[16] .lut_mask = "0001";
defparam \Rx_cmd[16] .operation_mode = "normal";
defparam \Rx_cmd[16] .output_mode = "reg_and_comb";
defparam \Rx_cmd[16] .register_cascade_mode = "off";
defparam \Rx_cmd[16] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \Buff_temp[12] (
// Equation(s):
// Buff_temp[12] = DFFEAS((Buff_temp[12] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[4])))) # (!Buff_temp[12] & (((\Current.S1~regout  & Buff_temp[4])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[12]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[12] .lut_mask = "f888";
defparam \Buff_temp[12] .operation_mode = "normal";
defparam \Buff_temp[12] .output_mode = "reg_only";
defparam \Buff_temp[12] .register_cascade_mode = "off";
defparam \Buff_temp[12] .sum_lutc_input = "datac";
defparam \Buff_temp[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \Buff_temp[20] (
// Equation(s):
// Buff_temp[20] = DFFEAS((Buff_temp[20] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[12])))) # (!Buff_temp[20] & (((\Current.S1~regout  & Buff_temp[12])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[20]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[20] .lut_mask = "f888";
defparam \Buff_temp[20] .operation_mode = "normal";
defparam \Buff_temp[20] .output_mode = "reg_only";
defparam \Buff_temp[20] .register_cascade_mode = "off";
defparam \Buff_temp[20] .sum_lutc_input = "datac";
defparam \Buff_temp[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \Rx_cmd[8] (
// Equation(s):
// \Equal15~0  = ((!Rx_cmd[10] & (Rx_cmd[8] & !Rx_cmd[9])))
// Rx_cmd[8] = DFFEAS(\Equal15~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[10]),
	.datac(Buff_temp[8]),
	.datad(Rx_cmd[9]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal15~0 ),
	.regout(Rx_cmd[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[8] .lut_mask = "0030";
defparam \Rx_cmd[8] .operation_mode = "normal";
defparam \Rx_cmd[8] .output_mode = "reg_and_comb";
defparam \Rx_cmd[8] .register_cascade_mode = "off";
defparam \Rx_cmd[8] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \Rx_cmd[20] (
// Equation(s):
// \Equal12~4  = (!Rx_cmd[18] & (!Rx_cmd[16] & (Rx_cmd[20] & Rx_cmd[8])))
// Rx_cmd[20] = DFFEAS(\Equal12~4 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[18]),
	.datab(Rx_cmd[16]),
	.datac(Buff_temp[20]),
	.datad(Rx_cmd[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~4 ),
	.regout(Rx_cmd[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[20] .lut_mask = "1000";
defparam \Rx_cmd[20] .operation_mode = "normal";
defparam \Rx_cmd[20] .output_mode = "reg_and_comb";
defparam \Rx_cmd[20] .register_cascade_mode = "off";
defparam \Rx_cmd[20] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \Buff_temp[18] (
// Equation(s):
// Buff_temp[18] = DFFEAS((Buff_temp[18] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[10])))) # (!Buff_temp[18] & (((\Current.S1~regout  & Buff_temp[10])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[18]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[10]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[18] .lut_mask = "f888";
defparam \Buff_temp[18] .operation_mode = "normal";
defparam \Buff_temp[18] .output_mode = "reg_only";
defparam \Buff_temp[18] .register_cascade_mode = "off";
defparam \Buff_temp[18] .sum_lutc_input = "datac";
defparam \Buff_temp[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \Rx_cmd[18] (
// Equation(s):
// \Equal4~1  = (!Rx_cmd[20] & (!Rx_cmd[1] & (Rx_cmd[18] & \Equal4~0 )))
// Rx_cmd[18] = DFFEAS(\Equal4~1 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[18], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[20]),
	.datab(Rx_cmd[1]),
	.datac(Buff_temp[18]),
	.datad(\Equal4~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~1 ),
	.regout(Rx_cmd[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[18] .lut_mask = "1000";
defparam \Rx_cmd[18] .operation_mode = "normal";
defparam \Rx_cmd[18] .output_mode = "reg_and_comb";
defparam \Rx_cmd[18] .register_cascade_mode = "off";
defparam \Rx_cmd[18] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \Rx_cmd[12] (
// Equation(s):
// \Equal2~4  = (!Rx_cmd[4] & (Rx_cmd[18] & (!Rx_cmd[12] & !Rx_cmd[20])))
// Rx_cmd[12] = DFFEAS(\Equal2~4 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[4]),
	.datab(Rx_cmd[18]),
	.datac(Buff_temp[12]),
	.datad(Rx_cmd[20]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4 ),
	.regout(Rx_cmd[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[12] .lut_mask = "0004";
defparam \Rx_cmd[12] .operation_mode = "normal";
defparam \Rx_cmd[12] .output_mode = "reg_and_comb";
defparam \Rx_cmd[12] .register_cascade_mode = "off";
defparam \Rx_cmd[12] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \led~0 (
// Equation(s):
// \led~0_combout  = (Rx_cmd[2] & (((Rx_cmd[9] & Rx_cmd[20]))))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(vcc),
	.datac(Rx_cmd[9]),
	.datad(Rx_cmd[20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\led~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~0 .lut_mask = "a000";
defparam \led~0 .operation_mode = "normal";
defparam \led~0 .output_mode = "comb_only";
defparam \led~0 .register_cascade_mode = "off";
defparam \led~0 .sum_lutc_input = "datac";
defparam \led~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxii_lcell \led~1 (
// Equation(s):
// \led~1_combout  = (Rx_cmd[12] & (\led~0_combout  & (\Equal4~0  & !Rx_cmd[1])))

	.clk(gnd),
	.dataa(Rx_cmd[12]),
	.datab(\led~0_combout ),
	.datac(\Equal4~0 ),
	.datad(Rx_cmd[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\led~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~1 .lut_mask = "0080";
defparam \led~1 .operation_mode = "normal";
defparam \led~1 .output_mode = "comb_only";
defparam \led~1 .register_cascade_mode = "off";
defparam \led~1 .sum_lutc_input = "datac";
defparam \led~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \Equal21~0 (
// Equation(s):
// \Equal21~0_combout  = (Rx_cmd[2] & (Rx_cmd[9] & (!Rx_cmd[11] & Rx_cmd[12])))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[9]),
	.datac(Rx_cmd[11]),
	.datad(Rx_cmd[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal21~0 .lut_mask = "0800";
defparam \Equal21~0 .operation_mode = "normal";
defparam \Equal21~0 .output_mode = "comb_only";
defparam \Equal21~0 .register_cascade_mode = "off";
defparam \Equal21~0 .sum_lutc_input = "datac";
defparam \Equal21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \Equal21~1 (
// Equation(s):
// \Equal21~1_combout  = (\Equal21~0_combout  & (\Equal12~3  & (\Equal12~4  & \Equal12~2_combout )))

	.clk(gnd),
	.dataa(\Equal21~0_combout ),
	.datab(\Equal12~3 ),
	.datac(\Equal12~4 ),
	.datad(\Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal21~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal21~1 .lut_mask = "8000";
defparam \Equal21~1 .operation_mode = "normal";
defparam \Equal21~1 .output_mode = "comb_only";
defparam \Equal21~1 .register_cascade_mode = "off";
defparam \Equal21~1 .sum_lutc_input = "datac";
defparam \Equal21~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \WideNor1~5 (
// Equation(s):
// \WideNor1~5_combout  = ((Rx_cmd[0] & ((Rx_cmd[1]) # (!Rx_cmd[3]))) # (!Rx_cmd[0] & ((Rx_cmd[3]) # (!Rx_cmd[1])))) # (!\Equal21~1_combout )

	.clk(gnd),
	.dataa(Rx_cmd[0]),
	.datab(Rx_cmd[1]),
	.datac(Rx_cmd[3]),
	.datad(\Equal21~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~5 .lut_mask = "dbff";
defparam \WideNor1~5 .operation_mode = "normal";
defparam \WideNor1~5 .output_mode = "comb_only";
defparam \WideNor1~5 .register_cascade_mode = "off";
defparam \WideNor1~5 .sum_lutc_input = "datac";
defparam \WideNor1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \Equal23~0 (
// Equation(s):
// \Equal23~0_combout  = (((!Rx_cmd[0] & \Equal2~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[0]),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal23~0 .lut_mask = "0f00";
defparam \Equal23~0 .operation_mode = "normal";
defparam \Equal23~0 .output_mode = "comb_only";
defparam \Equal23~0 .register_cascade_mode = "off";
defparam \Equal23~0 .sum_lutc_input = "datac";
defparam \Equal23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \Equal23~1 (
// Equation(s):
// \Equal23~1_combout  = (Rx_cmd[8] & (!Rx_cmd[18] & (Rx_cmd[4] & \Equal23~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[18]),
	.datac(Rx_cmd[4]),
	.datad(\Equal23~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal23~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal23~1 .lut_mask = "2000";
defparam \Equal23~1 .operation_mode = "normal";
defparam \Equal23~1 .output_mode = "comb_only";
defparam \Equal23~1 .register_cascade_mode = "off";
defparam \Equal23~1 .sum_lutc_input = "datac";
defparam \Equal23~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \Equal20~0 (
// Equation(s):
// \Equal20~0_combout  = ((Rx_cmd[18] & (Rx_cmd[16] & !Rx_cmd[20])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[18]),
	.datac(Rx_cmd[16]),
	.datad(Rx_cmd[20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal20~0 .lut_mask = "00c0";
defparam \Equal20~0 .operation_mode = "normal";
defparam \Equal20~0 .output_mode = "comb_only";
defparam \Equal20~0 .register_cascade_mode = "off";
defparam \Equal20~0 .sum_lutc_input = "datac";
defparam \Equal20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \Equal6~4 (
// Equation(s):
// \Equal6~4_combout  = (Rx_cmd[2] & (((Rx_cmd[1] & Rx_cmd[8]))))

	.clk(gnd),
	.dataa(Rx_cmd[2]),
	.datab(vcc),
	.datac(Rx_cmd[1]),
	.datad(Rx_cmd[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~4 .lut_mask = "a000";
defparam \Equal6~4 .operation_mode = "normal";
defparam \Equal6~4 .output_mode = "comb_only";
defparam \Equal6~4 .register_cascade_mode = "off";
defparam \Equal6~4 .sum_lutc_input = "datac";
defparam \Equal6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \Equal20~1 (
// Equation(s):
// \Equal20~1_combout  = ((\Equal20~0_combout  & (\Equal6~4_combout  & \Equal9~2 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal20~0_combout ),
	.datac(\Equal6~4_combout ),
	.datad(\Equal9~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal20~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal20~1 .lut_mask = "c000";
defparam \Equal20~1 .operation_mode = "normal";
defparam \Equal20~1 .output_mode = "comb_only";
defparam \Equal20~1 .register_cascade_mode = "off";
defparam \Equal20~1 .sum_lutc_input = "datac";
defparam \Equal20~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = (\Equal4~2  & (!Rx_cmd[0] & (\Equal4~1  & \Equal2~3 )))

	.clk(gnd),
	.dataa(\Equal4~2 ),
	.datab(Rx_cmd[0]),
	.datac(\Equal4~1 ),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~3 .lut_mask = "2000";
defparam \Equal4~3 .operation_mode = "normal";
defparam \Equal4~3 .output_mode = "comb_only";
defparam \Equal4~3 .register_cascade_mode = "off";
defparam \Equal4~3 .sum_lutc_input = "datac";
defparam \Equal4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \Equal19~0 (
// Equation(s):
// \Equal19~0_combout  = ((!Rx_cmd[8] & (Rx_cmd[4] & \Equal4~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[8]),
	.datac(Rx_cmd[4]),
	.datad(\Equal4~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal19~0 .lut_mask = "3000";
defparam \Equal19~0 .operation_mode = "normal";
defparam \Equal19~0 .output_mode = "comb_only";
defparam \Equal19~0 .register_cascade_mode = "off";
defparam \Equal19~0 .sum_lutc_input = "datac";
defparam \Equal19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (\Equal2~4  & (Rx_cmd[0] & (Rx_cmd[11] & \Equal2~3 )))

	.clk(gnd),
	.dataa(\Equal2~4 ),
	.datab(Rx_cmd[0]),
	.datac(Rx_cmd[11]),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = "8000";
defparam \Equal3~0 .operation_mode = "normal";
defparam \Equal3~0 .output_mode = "comb_only";
defparam \Equal3~0 .register_cascade_mode = "off";
defparam \Equal3~0 .sum_lutc_input = "datac";
defparam \Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \Equal15~1 (
// Equation(s):
// \Equal15~1_combout  = (!Rx_cmd[16] & (\Equal2~5  & (\Equal15~0  & \Equal3~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[16]),
	.datab(\Equal2~5 ),
	.datac(\Equal15~0 ),
	.datad(\Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal15~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal15~1 .lut_mask = "4000";
defparam \Equal15~1 .operation_mode = "normal";
defparam \Equal15~1 .output_mode = "comb_only";
defparam \Equal15~1 .register_cascade_mode = "off";
defparam \Equal15~1 .sum_lutc_input = "datac";
defparam \Equal15~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = ((Rx_cmd[10] & (!Rx_cmd[16] & \Equal2~5 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[10]),
	.datac(Rx_cmd[16]),
	.datad(\Equal2~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = "0c00";
defparam \Equal2~6 .operation_mode = "normal";
defparam \Equal2~6 .output_mode = "comb_only";
defparam \Equal2~6 .register_cascade_mode = "off";
defparam \Equal2~6 .sum_lutc_input = "datac";
defparam \Equal2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \Equal16~0 (
// Equation(s):
// \Equal16~0_combout  = (Rx_cmd[9] & (\Equal2~6_combout  & (Rx_cmd[8] & \Equal3~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(\Equal2~6_combout ),
	.datac(Rx_cmd[8]),
	.datad(\Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal16~0 .lut_mask = "8000";
defparam \Equal16~0 .operation_mode = "normal";
defparam \Equal16~0 .output_mode = "comb_only";
defparam \Equal16~0 .register_cascade_mode = "off";
defparam \Equal16~0 .sum_lutc_input = "datac";
defparam \Equal16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (((!Rx_cmd[2] & !Rx_cmd[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[2]),
	.datad(Rx_cmd[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = "000f";
defparam \Equal7~0 .operation_mode = "normal";
defparam \Equal7~0 .output_mode = "comb_only";
defparam \Equal7~0 .register_cascade_mode = "off";
defparam \Equal7~0 .sum_lutc_input = "datac";
defparam \Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \Equal18~0 (
// Equation(s):
// \Equal18~0_combout  = (((Rx_cmd[3] & Rx_cmd[16])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[3]),
	.datad(Rx_cmd[16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal18~0 .lut_mask = "f000";
defparam \Equal18~0 .operation_mode = "normal";
defparam \Equal18~0 .output_mode = "comb_only";
defparam \Equal18~0 .register_cascade_mode = "off";
defparam \Equal18~0 .sum_lutc_input = "datac";
defparam \Equal18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \Equal18~1 (
// Equation(s):
// \Equal18~1_combout  = (\Equal7~0_combout  & (\Equal15~0  & (\Equal18~0_combout  & \Equal3~0_combout )))

	.clk(gnd),
	.dataa(\Equal7~0_combout ),
	.datab(\Equal15~0 ),
	.datac(\Equal18~0_combout ),
	.datad(\Equal3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal18~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal18~1 .lut_mask = "8000";
defparam \Equal18~1 .operation_mode = "normal";
defparam \Equal18~1 .output_mode = "comb_only";
defparam \Equal18~1 .register_cascade_mode = "off";
defparam \Equal18~1 .sum_lutc_input = "datac";
defparam \Equal18~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = ((!Rx_cmd[9] & ((!Rx_cmd[10]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[9]),
	.datac(vcc),
	.datad(Rx_cmd[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = "0033";
defparam \Equal6~0 .operation_mode = "normal";
defparam \Equal6~0 .output_mode = "comb_only";
defparam \Equal6~0 .register_cascade_mode = "off";
defparam \Equal6~0 .sum_lutc_input = "datac";
defparam \Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (!Rx_cmd[18] & (Rx_cmd[20] & (Rx_cmd[16] & \Equal6~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[18]),
	.datab(Rx_cmd[20]),
	.datac(Rx_cmd[16]),
	.datad(\Equal6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = "4000";
defparam \Equal6~1 .operation_mode = "normal";
defparam \Equal6~1 .output_mode = "comb_only";
defparam \Equal6~1 .register_cascade_mode = "off";
defparam \Equal6~1 .sum_lutc_input = "datac";
defparam \Equal6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \Equal6~2 (
// Equation(s):
// \Equal6~2_combout  = (\Equal2~3  & (Rx_cmd[3] & (!Rx_cmd[4] & \Equal6~1_combout )))

	.clk(gnd),
	.dataa(\Equal2~3 ),
	.datab(Rx_cmd[3]),
	.datac(Rx_cmd[4]),
	.datad(\Equal6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~2 .lut_mask = "0800";
defparam \Equal6~2 .operation_mode = "normal";
defparam \Equal6~2 .output_mode = "comb_only";
defparam \Equal6~2 .register_cascade_mode = "off";
defparam \Equal6~2 .sum_lutc_input = "datac";
defparam \Equal6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \Equal17~0 (
// Equation(s):
// \Equal17~0_combout  = (!Rx_cmd[8] & (Rx_cmd[2] & (\Equal6~2_combout  & \Equal12~0 )))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[2]),
	.datac(\Equal6~2_combout ),
	.datad(\Equal12~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal17~0 .lut_mask = "4000";
defparam \Equal17~0 .operation_mode = "normal";
defparam \Equal17~0 .output_mode = "comb_only";
defparam \Equal17~0 .register_cascade_mode = "off";
defparam \Equal17~0 .sum_lutc_input = "datac";
defparam \Equal17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = (((!\Equal18~1_combout  & !\Equal17~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal18~1_combout ),
	.datad(\Equal17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~0 .lut_mask = "000f";
defparam \WideNor1~0 .operation_mode = "normal";
defparam \WideNor1~0 .output_mode = "comb_only";
defparam \WideNor1~0 .register_cascade_mode = "off";
defparam \WideNor1~0 .sum_lutc_input = "datac";
defparam \WideNor1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \Equal6~3 (
// Equation(s):
// \Equal6~3_combout  = ((!Rx_cmd[12] & (Rx_cmd[11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[12]),
	.datac(Rx_cmd[11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~3 .lut_mask = "3030";
defparam \Equal6~3 .operation_mode = "normal";
defparam \Equal6~3 .output_mode = "comb_only";
defparam \Equal6~3 .register_cascade_mode = "off";
defparam \Equal6~3 .sum_lutc_input = "datac";
defparam \Equal6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \Equal6~5 (
// Equation(s):
// \Equal6~5_combout  = (\Equal6~4_combout  & (\Equal6~3_combout  & (Rx_cmd[0] & \Equal6~2_combout )))

	.clk(gnd),
	.dataa(\Equal6~4_combout ),
	.datab(\Equal6~3_combout ),
	.datac(Rx_cmd[0]),
	.datad(\Equal6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~5 .lut_mask = "8000";
defparam \Equal6~5 .operation_mode = "normal";
defparam \Equal6~5 .output_mode = "comb_only";
defparam \Equal6~5 .register_cascade_mode = "off";
defparam \Equal6~5 .sum_lutc_input = "datac";
defparam \Equal6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (Rx_cmd[9] & (Rx_cmd[8] & (Rx_cmd[4] & !Rx_cmd[2])))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(Rx_cmd[8]),
	.datac(Rx_cmd[4]),
	.datad(Rx_cmd[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = "0080";
defparam \Equal5~0 .operation_mode = "normal";
defparam \Equal5~0 .output_mode = "comb_only";
defparam \Equal5~0 .register_cascade_mode = "off";
defparam \Equal5~0 .sum_lutc_input = "datac";
defparam \Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (\Equal5~0_combout  & (Rx_cmd[12] & (\Equal4~1  & \Equal23~0_combout )))

	.clk(gnd),
	.dataa(\Equal5~0_combout ),
	.datab(Rx_cmd[12]),
	.datac(\Equal4~1 ),
	.datad(\Equal23~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = "8000";
defparam \Equal5~1 .operation_mode = "normal";
defparam \Equal5~1 .output_mode = "comb_only";
defparam \Equal5~1 .register_cascade_mode = "off";
defparam \Equal5~1 .sum_lutc_input = "datac";
defparam \Equal5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = ((Rx_cmd[8] & (!Rx_cmd[4] & \Equal4~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[8]),
	.datac(Rx_cmd[4]),
	.datad(\Equal4~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~4 .lut_mask = "0c00";
defparam \Equal4~4 .operation_mode = "normal";
defparam \Equal4~4 .output_mode = "comb_only";
defparam \Equal4~4 .register_cascade_mode = "off";
defparam \Equal4~4 .sum_lutc_input = "datac";
defparam \Equal4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \Equal13~1 (
// Equation(s):
// \Equal13~1_combout  = (\Equal12~3  & (\Equal20~0_combout  & (\Equal13~0  & \Equal12~2_combout )))

	.clk(gnd),
	.dataa(\Equal12~3 ),
	.datab(\Equal20~0_combout ),
	.datac(\Equal13~0 ),
	.datad(\Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~1 .lut_mask = "8000";
defparam \Equal13~1 .operation_mode = "normal";
defparam \Equal13~1 .output_mode = "comb_only";
defparam \Equal13~1 .register_cascade_mode = "off";
defparam \Equal13~1 .sum_lutc_input = "datac";
defparam \Equal13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \Equal13~2 (
// Equation(s):
// \Equal13~2_combout  = (!Rx_cmd[8] & (\Equal6~3_combout  & (\Equal2~5  & \Equal13~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(\Equal6~3_combout ),
	.datac(\Equal2~5 ),
	.datad(\Equal13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~2 .lut_mask = "4000";
defparam \Equal13~2 .operation_mode = "normal";
defparam \Equal13~2 .output_mode = "comb_only";
defparam \Equal13~2 .register_cascade_mode = "off";
defparam \Equal13~2 .sum_lutc_input = "datac";
defparam \Equal13~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \WideNor1~2 (
// Equation(s):
// \WideNor1~2_combout  = (!\Equal6~5_combout  & (!\Equal5~1_combout  & (!\Equal4~4_combout  & !\Equal13~2_combout )))

	.clk(gnd),
	.dataa(\Equal6~5_combout ),
	.datab(\Equal5~1_combout ),
	.datac(\Equal4~4_combout ),
	.datad(\Equal13~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~2 .lut_mask = "0001";
defparam \WideNor1~2 .operation_mode = "normal";
defparam \WideNor1~2 .output_mode = "comb_only";
defparam \WideNor1~2 .register_cascade_mode = "off";
defparam \WideNor1~2 .sum_lutc_input = "datac";
defparam \WideNor1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = ((!Rx_cmd[9] & (Rx_cmd[10] & Rx_cmd[16])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[9]),
	.datac(Rx_cmd[10]),
	.datad(Rx_cmd[16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = "3000";
defparam \Equal3~1 .operation_mode = "normal";
defparam \Equal3~1 .output_mode = "comb_only";
defparam \Equal3~1 .register_cascade_mode = "off";
defparam \Equal3~1 .sum_lutc_input = "datac";
defparam \Equal3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = (!Rx_cmd[20] & (((!Rx_cmd[3] & \Equal3~1_combout ))))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(vcc),
	.datac(Rx_cmd[3]),
	.datad(\Equal3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~1 .lut_mask = "0500";
defparam \Equal7~1 .operation_mode = "normal";
defparam \Equal7~1 .output_mode = "comb_only";
defparam \Equal7~1 .register_cascade_mode = "off";
defparam \Equal7~1 .sum_lutc_input = "datac";
defparam \Equal7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \Equal7~2 (
// Equation(s):
// \Equal7~2_combout  = (\Equal7~1_combout  & (\Equal7~0_combout  & (\Equal6~3_combout  & \Equal23~1_combout )))

	.clk(gnd),
	.dataa(\Equal7~1_combout ),
	.datab(\Equal7~0_combout ),
	.datac(\Equal6~3_combout ),
	.datad(\Equal23~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~2 .lut_mask = "8000";
defparam \Equal7~2 .operation_mode = "normal";
defparam \Equal7~2 .output_mode = "comb_only";
defparam \Equal7~2 .register_cascade_mode = "off";
defparam \Equal7~2 .sum_lutc_input = "datac";
defparam \Equal7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = (\Equal2~3  & (!Rx_cmd[11] & (\Equal2~4  & \Equal2~6_combout )))

	.clk(gnd),
	.dataa(\Equal2~3 ),
	.datab(Rx_cmd[11]),
	.datac(\Equal2~4 ),
	.datad(\Equal2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~7 .lut_mask = "2000";
defparam \Equal2~7 .operation_mode = "normal";
defparam \Equal2~7 .output_mode = "comb_only";
defparam \Equal2~7 .register_cascade_mode = "off";
defparam \Equal2~7 .sum_lutc_input = "datac";
defparam \Equal2~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = (!Rx_cmd[8] & (!Rx_cmd[9] & (Rx_cmd[0] & \Equal2~7_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[9]),
	.datac(Rx_cmd[0]),
	.datad(\Equal2~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~8 .lut_mask = "1000";
defparam \Equal2~8 .operation_mode = "normal";
defparam \Equal2~8 .output_mode = "comb_only";
defparam \Equal2~8 .register_cascade_mode = "off";
defparam \Equal2~8 .sum_lutc_input = "datac";
defparam \Equal2~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (!Rx_cmd[12] & (\Equal23~0_combout  & (\Equal4~1  & \Equal5~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[12]),
	.datab(\Equal23~0_combout ),
	.datac(\Equal4~1 ),
	.datad(\Equal5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = "4000";
defparam \Equal8~0 .operation_mode = "normal";
defparam \Equal8~0 .output_mode = "comb_only";
defparam \Equal8~0 .register_cascade_mode = "off";
defparam \Equal8~0 .sum_lutc_input = "datac";
defparam \Equal8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \Equal11~2 (
// Equation(s):
// \Equal11~2_combout  = (Rx_cmd[0] & (!Rx_cmd[8] & (!Rx_cmd[11] & Rx_cmd[12])))

	.clk(gnd),
	.dataa(Rx_cmd[0]),
	.datab(Rx_cmd[8]),
	.datac(Rx_cmd[11]),
	.datad(Rx_cmd[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal11~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal11~2 .lut_mask = "0200";
defparam \Equal11~2 .operation_mode = "normal";
defparam \Equal11~2 .output_mode = "comb_only";
defparam \Equal11~2 .register_cascade_mode = "off";
defparam \Equal11~2 .sum_lutc_input = "datac";
defparam \Equal11~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \Equal11~3 (
// Equation(s):
// \Equal11~3_combout  = (\Equal11~2_combout  & (!Rx_cmd[2] & (\Equal6~2_combout  & !Rx_cmd[1])))

	.clk(gnd),
	.dataa(\Equal11~2_combout ),
	.datab(Rx_cmd[2]),
	.datac(\Equal6~2_combout ),
	.datad(Rx_cmd[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal11~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal11~3 .lut_mask = "0020";
defparam \Equal11~3 .operation_mode = "normal";
defparam \Equal11~3 .output_mode = "comb_only";
defparam \Equal11~3 .register_cascade_mode = "off";
defparam \Equal11~3 .sum_lutc_input = "datac";
defparam \Equal11~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \Equal12~7 (
// Equation(s):
// \Equal12~7_combout  = (Rx_cmd[20] & (((!Rx_cmd[16] & !Rx_cmd[18]))))

	.clk(gnd),
	.dataa(Rx_cmd[20]),
	.datab(vcc),
	.datac(Rx_cmd[16]),
	.datad(Rx_cmd[18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal12~7 .lut_mask = "000a";
defparam \Equal12~7 .operation_mode = "normal";
defparam \Equal12~7 .output_mode = "comb_only";
defparam \Equal12~7 .register_cascade_mode = "off";
defparam \Equal12~7 .sum_lutc_input = "datac";
defparam \Equal12~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \Equal9~3 (
// Equation(s):
// \Equal9~3_combout  = (\Equal12~7_combout  & (!Rx_cmd[8] & (\Equal7~0_combout  & \Equal9~2 )))

	.clk(gnd),
	.dataa(\Equal12~7_combout ),
	.datab(Rx_cmd[8]),
	.datac(\Equal7~0_combout ),
	.datad(\Equal9~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal9~3 .lut_mask = "2000";
defparam \Equal9~3 .operation_mode = "normal";
defparam \Equal9~3 .output_mode = "comb_only";
defparam \Equal9~3 .register_cascade_mode = "off";
defparam \Equal9~3 .sum_lutc_input = "datac";
defparam \Equal9~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (!Rx_cmd[8] & (((Rx_cmd[2] & Rx_cmd[1]))))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(vcc),
	.datac(Rx_cmd[2]),
	.datad(Rx_cmd[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = "5000";
defparam \Equal3~2 .operation_mode = "normal";
defparam \Equal3~2 .output_mode = "comb_only";
defparam \Equal3~2 .register_cascade_mode = "off";
defparam \Equal3~2 .sum_lutc_input = "datac";
defparam \Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = (\Equal3~0_combout  & (\Equal3~2_combout  & (\Equal3~1_combout  & Rx_cmd[3])))

	.clk(gnd),
	.dataa(\Equal3~0_combout ),
	.datab(\Equal3~2_combout ),
	.datac(\Equal3~1_combout ),
	.datad(Rx_cmd[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~3 .lut_mask = "8000";
defparam \Equal3~3 .operation_mode = "normal";
defparam \Equal3~3 .output_mode = "comb_only";
defparam \Equal3~3 .register_cascade_mode = "off";
defparam \Equal3~3 .sum_lutc_input = "datac";
defparam \Equal3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = (Rx_cmd[4] & (((\Equal11~2_combout  & \Equal2~5 ))))

	.clk(gnd),
	.dataa(Rx_cmd[4]),
	.datab(vcc),
	.datac(\Equal11~2_combout ),
	.datad(\Equal2~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal10~0 .lut_mask = "a000";
defparam \Equal10~0 .operation_mode = "normal";
defparam \Equal10~0 .output_mode = "comb_only";
defparam \Equal10~0 .register_cascade_mode = "off";
defparam \Equal10~0 .sum_lutc_input = "datac";
defparam \Equal10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = (!\Equal3~3_combout  & (((!\Equal10~0_combout ) # (!\Equal2~3 )) # (!\Equal6~1_combout )))

	.clk(gnd),
	.dataa(\Equal6~1_combout ),
	.datab(\Equal2~3 ),
	.datac(\Equal3~3_combout ),
	.datad(\Equal10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr9~0 .lut_mask = "070f";
defparam \WideOr9~0 .operation_mode = "normal";
defparam \WideOr9~0 .output_mode = "comb_only";
defparam \WideOr9~0 .register_cascade_mode = "off";
defparam \WideOr9~0 .sum_lutc_input = "datac";
defparam \WideOr9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \Equal14~0 (
// Equation(s):
// \Equal14~0_combout  = (!Rx_cmd[11] & (Rx_cmd[2] & (Rx_cmd[8] & Rx_cmd[12])))

	.clk(gnd),
	.dataa(Rx_cmd[11]),
	.datab(Rx_cmd[2]),
	.datac(Rx_cmd[8]),
	.datad(Rx_cmd[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal14~0 .lut_mask = "4000";
defparam \Equal14~0 .operation_mode = "normal";
defparam \Equal14~0 .output_mode = "comb_only";
defparam \Equal14~0 .register_cascade_mode = "off";
defparam \Equal14~0 .sum_lutc_input = "datac";
defparam \Equal14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \Equal14~1 (
// Equation(s):
// \Equal14~1_combout  = (!Rx_cmd[1] & (\Equal14~0_combout  & (Rx_cmd[3] & \Equal13~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(\Equal14~0_combout ),
	.datac(Rx_cmd[3]),
	.datad(\Equal13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal14~1 .lut_mask = "4000";
defparam \Equal14~1 .operation_mode = "normal";
defparam \Equal14~1 .output_mode = "comb_only";
defparam \Equal14~1 .register_cascade_mode = "off";
defparam \Equal14~1 .sum_lutc_input = "datac";
defparam \Equal14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \Equal12~5 (
// Equation(s):
// \Equal12~5_combout  = (\Equal12~3  & (!Rx_cmd[9] & (\Equal12~0  & \Equal12~4 )))

	.clk(gnd),
	.dataa(\Equal12~3 ),
	.datab(Rx_cmd[9]),
	.datac(\Equal12~0 ),
	.datad(\Equal12~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal12~5 .lut_mask = "2000";
defparam \Equal12~5 .operation_mode = "normal";
defparam \Equal12~5 .output_mode = "comb_only";
defparam \Equal12~5 .register_cascade_mode = "off";
defparam \Equal12~5 .sum_lutc_input = "datac";
defparam \Equal12~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \Equal12~6 (
// Equation(s):
// \Equal12~6_combout  = (Rx_cmd[3] & (!Rx_cmd[2] & (\Equal12~5_combout  & \Equal12~2_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[3]),
	.datab(Rx_cmd[2]),
	.datac(\Equal12~5_combout ),
	.datad(\Equal12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal12~6 .lut_mask = "2000";
defparam \Equal12~6 .operation_mode = "normal";
defparam \Equal12~6 .output_mode = "comb_only";
defparam \Equal12~6 .register_cascade_mode = "off";
defparam \Equal12~6 .sum_lutc_input = "datac";
defparam \Equal12~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = (((!\Equal14~1_combout  & !\Equal12~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal14~1_combout ),
	.datad(\Equal12~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr11~0 .lut_mask = "000f";
defparam \WideOr11~0 .operation_mode = "normal";
defparam \WideOr11~0 .output_mode = "comb_only";
defparam \WideOr11~0 .register_cascade_mode = "off";
defparam \WideOr11~0 .sum_lutc_input = "datac";
defparam \WideOr11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = (!\Equal11~3_combout  & (!\Equal9~3_combout  & (\WideOr9~0_combout  & \WideOr11~0_combout )))

	.clk(gnd),
	.dataa(\Equal11~3_combout ),
	.datab(\Equal9~3_combout ),
	.datac(\WideOr9~0_combout ),
	.datad(\WideOr11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr8~0 .lut_mask = "1000";
defparam \WideOr8~0 .operation_mode = "normal";
defparam \WideOr8~0 .output_mode = "comb_only";
defparam \WideOr8~0 .register_cascade_mode = "off";
defparam \WideOr8~0 .sum_lutc_input = "datac";
defparam \WideOr8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \WideNor1~1 (
// Equation(s):
// \WideNor1~1_combout  = (!\Equal7~2_combout  & (!\Equal2~8_combout  & (!\Equal8~0_combout  & \WideOr8~0_combout )))

	.clk(gnd),
	.dataa(\Equal7~2_combout ),
	.datab(\Equal2~8_combout ),
	.datac(\Equal8~0_combout ),
	.datad(\WideOr8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~1 .lut_mask = "0100";
defparam \WideNor1~1 .operation_mode = "normal";
defparam \WideNor1~1 .output_mode = "comb_only";
defparam \WideNor1~1 .register_cascade_mode = "off";
defparam \WideNor1~1 .sum_lutc_input = "datac";
defparam \WideNor1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \WideNor1~3 (
// Equation(s):
// \WideNor1~3_combout  = (!\Equal16~0_combout  & (\WideNor1~0_combout  & (\WideNor1~2_combout  & \WideNor1~1_combout )))

	.clk(gnd),
	.dataa(\Equal16~0_combout ),
	.datab(\WideNor1~0_combout ),
	.datac(\WideNor1~2_combout ),
	.datad(\WideNor1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~3 .lut_mask = "4000";
defparam \WideNor1~3 .operation_mode = "normal";
defparam \WideNor1~3 .output_mode = "comb_only";
defparam \WideNor1~3 .register_cascade_mode = "off";
defparam \WideNor1~3 .sum_lutc_input = "datac";
defparam \WideNor1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \WideNor1~4 (
// Equation(s):
// \WideNor1~4_combout  = (!\Equal20~1_combout  & (!\Equal19~0_combout  & (!\Equal15~1_combout  & \WideNor1~3_combout )))

	.clk(gnd),
	.dataa(\Equal20~1_combout ),
	.datab(\Equal19~0_combout ),
	.datac(\Equal15~1_combout ),
	.datad(\WideNor1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~4 .lut_mask = "0100";
defparam \WideNor1~4 .operation_mode = "normal";
defparam \WideNor1~4 .output_mode = "comb_only";
defparam \WideNor1~4 .register_cascade_mode = "off";
defparam \WideNor1~4 .sum_lutc_input = "datac";
defparam \WideNor1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \led~reg0 (
// Equation(s):
// \led~reg0_regout  = DFFEAS((\led~1_combout  & (!\Equal23~1_combout  & ((!\WideNor1~4_combout ) # (!\WideNor1~5_combout )))) # (!\led~1_combout  & (((!\WideNor1~4_combout )) # (!\WideNor1~5_combout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\led~1_combout ),
	.datab(\WideNor1~5_combout ),
	.datac(\Equal23~1_combout ),
	.datad(\WideNor1~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\led~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~reg0 .lut_mask = "135f";
defparam \led~reg0 .operation_mode = "normal";
defparam \led~reg0 .output_mode = "reg_only";
defparam \led~reg0 .register_cascade_mode = "off";
defparam \led~reg0 .sum_lutc_input = "datac";
defparam \led~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = ((!\Equal6~5_combout  & (!\Equal4~4_combout  & !\Equal5~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal6~5_combout ),
	.datac(\Equal4~4_combout ),
	.datad(\Equal5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = "0003";
defparam \WideOr1~0 .operation_mode = "normal";
defparam \WideOr1~0 .output_mode = "comb_only";
defparam \WideOr1~0 .register_cascade_mode = "off";
defparam \WideOr1~0 .sum_lutc_input = "datac";
defparam \WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \WideOr16~0 (
// Equation(s):
// \WideOr16~0_combout  = (!\Equal19~0_combout  & (!\Equal15~1_combout  & (\WideNor1~5_combout  & !\Equal20~1_combout )))

	.clk(gnd),
	.dataa(\Equal19~0_combout ),
	.datab(\Equal15~1_combout ),
	.datac(\WideNor1~5_combout ),
	.datad(\Equal20~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr16~0 .lut_mask = "0010";
defparam \WideOr16~0 .operation_mode = "normal";
defparam \WideOr16~0 .output_mode = "comb_only";
defparam \WideOr16~0 .register_cascade_mode = "off";
defparam \WideOr16~0 .sum_lutc_input = "datac";
defparam \WideOr16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (!\Equal18~1_combout  & (!\Equal17~0_combout  & (!\Equal16~0_combout  & \WideOr16~0_combout )))

	.clk(gnd),
	.dataa(\Equal18~1_combout ),
	.datab(\Equal17~0_combout ),
	.datac(\Equal16~0_combout ),
	.datad(\WideOr16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = "0100";
defparam \WideOr2~0 .operation_mode = "normal";
defparam \WideOr2~0 .output_mode = "comb_only";
defparam \WideOr2~0 .register_cascade_mode = "off";
defparam \WideOr2~0 .sum_lutc_input = "datac";
defparam \WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \WideOr1~1 (
// Equation(s):
// \WideOr1~1_combout  = (!\Equal2~8_combout  & (\WideOr1~0_combout  & (!\Equal7~2_combout  & \WideOr2~0_combout )))

	.clk(gnd),
	.dataa(\Equal2~8_combout ),
	.datab(\WideOr1~0_combout ),
	.datac(\Equal7~2_combout ),
	.datad(\WideOr2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~1 .lut_mask = "0400";
defparam \WideOr1~1 .operation_mode = "normal";
defparam \WideOr1~1 .output_mode = "comb_only";
defparam \WideOr1~1 .register_cascade_mode = "off";
defparam \WideOr1~1 .sum_lutc_input = "datac";
defparam \WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \WideOr9~1 (
// Equation(s):
// \WideOr9~1_combout  = (!\Equal8~0_combout  & (\WideOr9~0_combout  & (!\Equal13~2_combout  & \WideOr1~1_combout )))

	.clk(gnd),
	.dataa(\Equal8~0_combout ),
	.datab(\WideOr9~0_combout ),
	.datac(\Equal13~2_combout ),
	.datad(\WideOr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr9~1 .lut_mask = "0400";
defparam \WideOr9~1 .operation_mode = "normal";
defparam \WideOr9~1 .output_mode = "comb_only";
defparam \WideOr9~1 .register_cascade_mode = "off";
defparam \WideOr9~1 .sum_lutc_input = "datac";
defparam \WideOr9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = ((!\Equal11~3_combout  & (!\Equal9~3_combout  & \WideOr9~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal11~3_combout ),
	.datac(\Equal9~3_combout ),
	.datad(\WideOr9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr12~0 .lut_mask = "0300";
defparam \WideOr12~0 .operation_mode = "normal";
defparam \WideOr12~0 .output_mode = "comb_only";
defparam \WideOr12~0 .register_cascade_mode = "off";
defparam \WideOr12~0 .sum_lutc_input = "datac";
defparam \WideOr12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell linkEWM(
// Equation(s):
// \linkEWM~regout  = DFFEAS((\Equal14~1_combout ) # ((\linkEWM~regout  & ((\Equal12~6_combout ) # (!\WideOr12~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkEWM~regout ),
	.datab(\Equal12~6_combout ),
	.datac(\Equal14~1_combout ),
	.datad(\WideOr12~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkEWM~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkEWM.lut_mask = "f8fa";
defparam linkEWM.operation_mode = "normal";
defparam linkEWM.output_mode = "reg_only";
defparam linkEWM.register_cascade_mode = "off";
defparam linkEWM.sum_lutc_input = "datac";
defparam linkEWM.synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxii_lcell \WideOr17~0 (
// Equation(s):
// \WideOr17~0_combout  = (!\Equal16~0_combout  & (\WideNor1~1_combout  & (\WideNor1~2_combout  & \WideOr16~0_combout )))

	.clk(gnd),
	.dataa(\Equal16~0_combout ),
	.datab(\WideNor1~1_combout ),
	.datac(\WideNor1~2_combout ),
	.datad(\WideOr16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr17~0 .lut_mask = "4000";
defparam \WideOr17~0 .operation_mode = "normal";
defparam \WideOr17~0 .output_mode = "comb_only";
defparam \WideOr17~0 .register_cascade_mode = "off";
defparam \WideOr17~0 .sum_lutc_input = "datac";
defparam \WideOr17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxii_lcell linkGII(
// Equation(s):
// \linkGII~regout  = DFFEAS((\Equal18~1_combout ) # ((\linkGII~regout  & ((\Equal17~0_combout ) # (!\WideOr17~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal17~0_combout ),
	.datab(\Equal18~1_combout ),
	.datac(\linkGII~regout ),
	.datad(\WideOr17~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkGII~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkGII.lut_mask = "ecfc";
defparam linkGII.operation_mode = "normal";
defparam linkGII.output_mode = "reg_only";
defparam linkGII.register_cascade_mode = "off";
defparam linkGII.sum_lutc_input = "datac";
defparam linkGII.synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell linkPMH(
// Equation(s):
// \linkPMH~regout  = DFFEAS((\Equal12~6_combout ) # ((\linkPMH~regout  & ((\Equal14~1_combout ) # (!\WideOr12~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkPMH~regout ),
	.datab(\Equal12~6_combout ),
	.datac(\Equal14~1_combout ),
	.datad(\WideOr12~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkPMH~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkPMH.lut_mask = "ecee";
defparam linkPMH.operation_mode = "normal";
defparam linkPMH.output_mode = "reg_only";
defparam linkPMH.register_cascade_mode = "off";
defparam linkPMH.sum_lutc_input = "datac";
defparam linkPMH.synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \BusA[3]~40 (
// Equation(s):
// \BusA[3]~40_combout  = (\BusA[16]~14 ) # ((!\linkEWM~regout  & (!\linkGII~regout  & !\linkPMH~regout )))

	.clk(gnd),
	.dataa(\BusA[16]~14 ),
	.datab(\linkEWM~regout ),
	.datac(\linkGII~regout ),
	.datad(\linkPMH~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[3]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[3]~40 .lut_mask = "aaab";
defparam \BusA[3]~40 .operation_mode = "normal";
defparam \BusA[3]~40 .output_mode = "comb_only";
defparam \BusA[3]~40 .register_cascade_mode = "off";
defparam \BusA[3]~40 .sum_lutc_input = "datac";
defparam \BusA[3]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxii_lcell \BusA[3]~41 (
// Equation(s):
// \BusA[3]~41_combout  = ((\linkEWM~regout ) # ((\linkGII~regout ) # (\linkPMH~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkEWM~regout ),
	.datac(\linkGII~regout ),
	.datad(\linkPMH~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[3]~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[3]~41 .lut_mask = "fffc";
defparam \BusA[3]~41 .operation_mode = "normal";
defparam \BusA[3]~41 .output_mode = "comb_only";
defparam \BusA[3]~41 .register_cascade_mode = "off";
defparam \BusA[3]~41 .sum_lutc_input = "datac";
defparam \BusA[3]~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \WideOr2~1 (
// Equation(s):
// \WideOr2~1_combout  = (!\Equal5~1_combout  & (!\Equal6~5_combout  & (\WideOr2~0_combout  & \WideNor1~1_combout )))

	.clk(gnd),
	.dataa(\Equal5~1_combout ),
	.datab(\Equal6~5_combout ),
	.datac(\WideOr2~0_combout ),
	.datad(\WideNor1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr2~1 .lut_mask = "1000";
defparam \WideOr2~1 .operation_mode = "normal";
defparam \WideOr2~1 .output_mode = "comb_only";
defparam \WideOr2~1 .register_cascade_mode = "off";
defparam \WideOr2~1 .sum_lutc_input = "datac";
defparam \WideOr2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell enable_enc(
// Equation(s):
// \enable_enc~regout  = DFFEAS((\Equal4~4_combout ) # ((\Equal13~2_combout ) # ((\enable_enc~regout  & !\WideOr2~1_combout ))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal4~4_combout ),
	.datab(\Equal13~2_combout ),
	.datac(\enable_enc~regout ),
	.datad(\WideOr2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enable_enc~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam enable_enc.lut_mask = "eefe";
defparam enable_enc.operation_mode = "normal";
defparam enable_enc.output_mode = "reg_only";
defparam enable_enc.register_cascade_mode = "off";
defparam enable_enc.sum_lutc_input = "datac";
defparam enable_enc.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \enc|count_reg[0] (
// Equation(s):
// \enc|count_reg [0] = DFFEAS((!\enc|count_reg [0]), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , \enc|LessThan0~10_combout , )
// \enc|count_reg[0]~31  = CARRY((\enc|count_reg [0]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [0]),
	.cout(\enc|count_reg[0]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[0] .lut_mask = "55aa";
defparam \enc|count_reg[0] .operation_mode = "arithmetic";
defparam \enc|count_reg[0] .output_mode = "reg_only";
defparam \enc|count_reg[0] .register_cascade_mode = "off";
defparam \enc|count_reg[0] .sum_lutc_input = "datac";
defparam \enc|count_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \enc|count_reg[1] (
// Equation(s):
// \enc|count_reg [1] = DFFEAS(\enc|count_reg [1] $ ((((\enc|count_reg[0]~31 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , \enc|LessThan0~10_combout , )
// \enc|count_reg[1]~33  = CARRY(((!\enc|count_reg[0]~31 )) # (!\enc|count_reg [1]))
// \enc|count_reg[1]~33COUT1_90  = CARRY(((!\enc|count_reg[0]~31 )) # (!\enc|count_reg [1]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [1]),
	.cout(),
	.cout0(\enc|count_reg[1]~33 ),
	.cout1(\enc|count_reg[1]~33COUT1_90 ));
// synopsys translate_off
defparam \enc|count_reg[1] .cin_used = "true";
defparam \enc|count_reg[1] .lut_mask = "5a5f";
defparam \enc|count_reg[1] .operation_mode = "arithmetic";
defparam \enc|count_reg[1] .output_mode = "reg_only";
defparam \enc|count_reg[1] .register_cascade_mode = "off";
defparam \enc|count_reg[1] .sum_lutc_input = "cin";
defparam \enc|count_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \enc|count_reg[2] (
// Equation(s):
// \enc|count_reg [2] = DFFEAS(\enc|count_reg [2] $ ((((!(!\enc|count_reg[0]~31  & \enc|count_reg[1]~33 ) # (\enc|count_reg[0]~31  & \enc|count_reg[1]~33COUT1_90 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[2]~35  = CARRY((\enc|count_reg [2] & ((!\enc|count_reg[1]~33 ))))
// \enc|count_reg[2]~35COUT1_92  = CARRY((\enc|count_reg [2] & ((!\enc|count_reg[1]~33COUT1_90 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~31 ),
	.cin0(\enc|count_reg[1]~33 ),
	.cin1(\enc|count_reg[1]~33COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [2]),
	.cout(),
	.cout0(\enc|count_reg[2]~35 ),
	.cout1(\enc|count_reg[2]~35COUT1_92 ));
// synopsys translate_off
defparam \enc|count_reg[2] .cin0_used = "true";
defparam \enc|count_reg[2] .cin1_used = "true";
defparam \enc|count_reg[2] .cin_used = "true";
defparam \enc|count_reg[2] .lut_mask = "a50a";
defparam \enc|count_reg[2] .operation_mode = "arithmetic";
defparam \enc|count_reg[2] .output_mode = "reg_only";
defparam \enc|count_reg[2] .register_cascade_mode = "off";
defparam \enc|count_reg[2] .sum_lutc_input = "cin";
defparam \enc|count_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \enc|count_reg[3] (
// Equation(s):
// \enc|count_reg [3] = DFFEAS((\enc|count_reg [3] $ (((!\enc|count_reg[0]~31  & \enc|count_reg[2]~35 ) # (\enc|count_reg[0]~31  & \enc|count_reg[2]~35COUT1_92 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , \enc|LessThan0~10_combout 
// , )
// \enc|count_reg[3]~37  = CARRY(((!\enc|count_reg[2]~35 ) # (!\enc|count_reg [3])))
// \enc|count_reg[3]~37COUT1_94  = CARRY(((!\enc|count_reg[2]~35COUT1_92 ) # (!\enc|count_reg [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~31 ),
	.cin0(\enc|count_reg[2]~35 ),
	.cin1(\enc|count_reg[2]~35COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [3]),
	.cout(),
	.cout0(\enc|count_reg[3]~37 ),
	.cout1(\enc|count_reg[3]~37COUT1_94 ));
// synopsys translate_off
defparam \enc|count_reg[3] .cin0_used = "true";
defparam \enc|count_reg[3] .cin1_used = "true";
defparam \enc|count_reg[3] .cin_used = "true";
defparam \enc|count_reg[3] .lut_mask = "3c3f";
defparam \enc|count_reg[3] .operation_mode = "arithmetic";
defparam \enc|count_reg[3] .output_mode = "reg_only";
defparam \enc|count_reg[3] .register_cascade_mode = "off";
defparam \enc|count_reg[3] .sum_lutc_input = "cin";
defparam \enc|count_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \enc|count_reg[4] (
// Equation(s):
// \enc|count_reg [4] = DFFEAS(\enc|count_reg [4] $ ((((!(!\enc|count_reg[0]~31  & \enc|count_reg[3]~37 ) # (\enc|count_reg[0]~31  & \enc|count_reg[3]~37COUT1_94 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[4]~39  = CARRY((\enc|count_reg [4] & ((!\enc|count_reg[3]~37 ))))
// \enc|count_reg[4]~39COUT1_96  = CARRY((\enc|count_reg [4] & ((!\enc|count_reg[3]~37COUT1_94 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~31 ),
	.cin0(\enc|count_reg[3]~37 ),
	.cin1(\enc|count_reg[3]~37COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [4]),
	.cout(),
	.cout0(\enc|count_reg[4]~39 ),
	.cout1(\enc|count_reg[4]~39COUT1_96 ));
// synopsys translate_off
defparam \enc|count_reg[4] .cin0_used = "true";
defparam \enc|count_reg[4] .cin1_used = "true";
defparam \enc|count_reg[4] .cin_used = "true";
defparam \enc|count_reg[4] .lut_mask = "a50a";
defparam \enc|count_reg[4] .operation_mode = "arithmetic";
defparam \enc|count_reg[4] .output_mode = "reg_only";
defparam \enc|count_reg[4] .register_cascade_mode = "off";
defparam \enc|count_reg[4] .sum_lutc_input = "cin";
defparam \enc|count_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \enc|count_reg[5] (
// Equation(s):
// \enc|count_reg [5] = DFFEAS((\enc|count_reg [5] $ (((!\enc|count_reg[0]~31  & \enc|count_reg[4]~39 ) # (\enc|count_reg[0]~31  & \enc|count_reg[4]~39COUT1_96 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , \enc|LessThan0~10_combout 
// , )
// \enc|count_reg[5]~41  = CARRY(((!\enc|count_reg[4]~39COUT1_96 ) # (!\enc|count_reg [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~31 ),
	.cin0(\enc|count_reg[4]~39 ),
	.cin1(\enc|count_reg[4]~39COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [5]),
	.cout(\enc|count_reg[5]~41 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[5] .cin0_used = "true";
defparam \enc|count_reg[5] .cin1_used = "true";
defparam \enc|count_reg[5] .cin_used = "true";
defparam \enc|count_reg[5] .lut_mask = "3c3f";
defparam \enc|count_reg[5] .operation_mode = "arithmetic";
defparam \enc|count_reg[5] .output_mode = "reg_only";
defparam \enc|count_reg[5] .register_cascade_mode = "off";
defparam \enc|count_reg[5] .sum_lutc_input = "cin";
defparam \enc|count_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \enc|count_reg[6] (
// Equation(s):
// \enc|count_reg [6] = DFFEAS((\enc|count_reg [6] $ ((!\enc|count_reg[5]~41 ))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , \enc|LessThan0~10_combout , )
// \enc|count_reg[6]~43  = CARRY(((\enc|count_reg [6] & !\enc|count_reg[5]~41 )))
// \enc|count_reg[6]~43COUT1_98  = CARRY(((\enc|count_reg [6] & !\enc|count_reg[5]~41 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~41 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [6]),
	.cout(),
	.cout0(\enc|count_reg[6]~43 ),
	.cout1(\enc|count_reg[6]~43COUT1_98 ));
// synopsys translate_off
defparam \enc|count_reg[6] .cin_used = "true";
defparam \enc|count_reg[6] .lut_mask = "c30c";
defparam \enc|count_reg[6] .operation_mode = "arithmetic";
defparam \enc|count_reg[6] .output_mode = "reg_only";
defparam \enc|count_reg[6] .register_cascade_mode = "off";
defparam \enc|count_reg[6] .sum_lutc_input = "cin";
defparam \enc|count_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \enc|count_reg[7] (
// Equation(s):
// \enc|count_reg [7] = DFFEAS((\enc|count_reg [7] $ (((!\enc|count_reg[5]~41  & \enc|count_reg[6]~43 ) # (\enc|count_reg[5]~41  & \enc|count_reg[6]~43COUT1_98 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , \enc|LessThan0~10_combout 
// , )
// \enc|count_reg[7]~45  = CARRY(((!\enc|count_reg[6]~43 ) # (!\enc|count_reg [7])))
// \enc|count_reg[7]~45COUT1_100  = CARRY(((!\enc|count_reg[6]~43COUT1_98 ) # (!\enc|count_reg [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~41 ),
	.cin0(\enc|count_reg[6]~43 ),
	.cin1(\enc|count_reg[6]~43COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [7]),
	.cout(),
	.cout0(\enc|count_reg[7]~45 ),
	.cout1(\enc|count_reg[7]~45COUT1_100 ));
// synopsys translate_off
defparam \enc|count_reg[7] .cin0_used = "true";
defparam \enc|count_reg[7] .cin1_used = "true";
defparam \enc|count_reg[7] .cin_used = "true";
defparam \enc|count_reg[7] .lut_mask = "3c3f";
defparam \enc|count_reg[7] .operation_mode = "arithmetic";
defparam \enc|count_reg[7] .output_mode = "reg_only";
defparam \enc|count_reg[7] .register_cascade_mode = "off";
defparam \enc|count_reg[7] .sum_lutc_input = "cin";
defparam \enc|count_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \enc|count_reg[8] (
// Equation(s):
// \enc|count_reg [8] = DFFEAS((\enc|count_reg [8] $ ((!(!\enc|count_reg[5]~41  & \enc|count_reg[7]~45 ) # (\enc|count_reg[5]~41  & \enc|count_reg[7]~45COUT1_100 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[8]~47  = CARRY(((\enc|count_reg [8] & !\enc|count_reg[7]~45 )))
// \enc|count_reg[8]~47COUT1_102  = CARRY(((\enc|count_reg [8] & !\enc|count_reg[7]~45COUT1_100 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~41 ),
	.cin0(\enc|count_reg[7]~45 ),
	.cin1(\enc|count_reg[7]~45COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [8]),
	.cout(),
	.cout0(\enc|count_reg[8]~47 ),
	.cout1(\enc|count_reg[8]~47COUT1_102 ));
// synopsys translate_off
defparam \enc|count_reg[8] .cin0_used = "true";
defparam \enc|count_reg[8] .cin1_used = "true";
defparam \enc|count_reg[8] .cin_used = "true";
defparam \enc|count_reg[8] .lut_mask = "c30c";
defparam \enc|count_reg[8] .operation_mode = "arithmetic";
defparam \enc|count_reg[8] .output_mode = "reg_only";
defparam \enc|count_reg[8] .register_cascade_mode = "off";
defparam \enc|count_reg[8] .sum_lutc_input = "cin";
defparam \enc|count_reg[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \enc|count_reg[9] (
// Equation(s):
// \enc|count_reg [9] = DFFEAS(\enc|count_reg [9] $ (((((!\enc|count_reg[5]~41  & \enc|count_reg[8]~47 ) # (\enc|count_reg[5]~41  & \enc|count_reg[8]~47COUT1_102 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[9]~49  = CARRY(((!\enc|count_reg[8]~47 )) # (!\enc|count_reg [9]))
// \enc|count_reg[9]~49COUT1_104  = CARRY(((!\enc|count_reg[8]~47COUT1_102 )) # (!\enc|count_reg [9]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~41 ),
	.cin0(\enc|count_reg[8]~47 ),
	.cin1(\enc|count_reg[8]~47COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [9]),
	.cout(),
	.cout0(\enc|count_reg[9]~49 ),
	.cout1(\enc|count_reg[9]~49COUT1_104 ));
// synopsys translate_off
defparam \enc|count_reg[9] .cin0_used = "true";
defparam \enc|count_reg[9] .cin1_used = "true";
defparam \enc|count_reg[9] .cin_used = "true";
defparam \enc|count_reg[9] .lut_mask = "5a5f";
defparam \enc|count_reg[9] .operation_mode = "arithmetic";
defparam \enc|count_reg[9] .output_mode = "reg_only";
defparam \enc|count_reg[9] .register_cascade_mode = "off";
defparam \enc|count_reg[9] .sum_lutc_input = "cin";
defparam \enc|count_reg[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \enc|count_reg[10] (
// Equation(s):
// \enc|count_reg [10] = DFFEAS(\enc|count_reg [10] $ ((((!(!\enc|count_reg[5]~41  & \enc|count_reg[9]~49 ) # (\enc|count_reg[5]~41  & \enc|count_reg[9]~49COUT1_104 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[10]~51  = CARRY((\enc|count_reg [10] & ((!\enc|count_reg[9]~49COUT1_104 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~41 ),
	.cin0(\enc|count_reg[9]~49 ),
	.cin1(\enc|count_reg[9]~49COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [10]),
	.cout(\enc|count_reg[10]~51 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[10] .cin0_used = "true";
defparam \enc|count_reg[10] .cin1_used = "true";
defparam \enc|count_reg[10] .cin_used = "true";
defparam \enc|count_reg[10] .lut_mask = "a50a";
defparam \enc|count_reg[10] .operation_mode = "arithmetic";
defparam \enc|count_reg[10] .output_mode = "reg_only";
defparam \enc|count_reg[10] .register_cascade_mode = "off";
defparam \enc|count_reg[10] .sum_lutc_input = "cin";
defparam \enc|count_reg[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \enc|count_reg[11] (
// Equation(s):
// \enc|count_reg [11] = DFFEAS(\enc|count_reg [11] $ ((((\enc|count_reg[10]~51 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , \enc|LessThan0~10_combout , )
// \enc|count_reg[11]~53  = CARRY(((!\enc|count_reg[10]~51 )) # (!\enc|count_reg [11]))
// \enc|count_reg[11]~53COUT1_106  = CARRY(((!\enc|count_reg[10]~51 )) # (!\enc|count_reg [11]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~51 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [11]),
	.cout(),
	.cout0(\enc|count_reg[11]~53 ),
	.cout1(\enc|count_reg[11]~53COUT1_106 ));
// synopsys translate_off
defparam \enc|count_reg[11] .cin_used = "true";
defparam \enc|count_reg[11] .lut_mask = "5a5f";
defparam \enc|count_reg[11] .operation_mode = "arithmetic";
defparam \enc|count_reg[11] .output_mode = "reg_only";
defparam \enc|count_reg[11] .register_cascade_mode = "off";
defparam \enc|count_reg[11] .sum_lutc_input = "cin";
defparam \enc|count_reg[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \enc|count_reg[12] (
// Equation(s):
// \enc|count_reg [12] = DFFEAS(\enc|count_reg [12] $ ((((!(!\enc|count_reg[10]~51  & \enc|count_reg[11]~53 ) # (\enc|count_reg[10]~51  & \enc|count_reg[11]~53COUT1_106 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[12]~55  = CARRY((\enc|count_reg [12] & ((!\enc|count_reg[11]~53 ))))
// \enc|count_reg[12]~55COUT1_108  = CARRY((\enc|count_reg [12] & ((!\enc|count_reg[11]~53COUT1_106 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~51 ),
	.cin0(\enc|count_reg[11]~53 ),
	.cin1(\enc|count_reg[11]~53COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [12]),
	.cout(),
	.cout0(\enc|count_reg[12]~55 ),
	.cout1(\enc|count_reg[12]~55COUT1_108 ));
// synopsys translate_off
defparam \enc|count_reg[12] .cin0_used = "true";
defparam \enc|count_reg[12] .cin1_used = "true";
defparam \enc|count_reg[12] .cin_used = "true";
defparam \enc|count_reg[12] .lut_mask = "a50a";
defparam \enc|count_reg[12] .operation_mode = "arithmetic";
defparam \enc|count_reg[12] .output_mode = "reg_only";
defparam \enc|count_reg[12] .register_cascade_mode = "off";
defparam \enc|count_reg[12] .sum_lutc_input = "cin";
defparam \enc|count_reg[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \enc|count_reg[13] (
// Equation(s):
// \enc|count_reg [13] = DFFEAS((\enc|count_reg [13] $ (((!\enc|count_reg[10]~51  & \enc|count_reg[12]~55 ) # (\enc|count_reg[10]~51  & \enc|count_reg[12]~55COUT1_108 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[13]~57  = CARRY(((!\enc|count_reg[12]~55 ) # (!\enc|count_reg [13])))
// \enc|count_reg[13]~57COUT1_110  = CARRY(((!\enc|count_reg[12]~55COUT1_108 ) # (!\enc|count_reg [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~51 ),
	.cin0(\enc|count_reg[12]~55 ),
	.cin1(\enc|count_reg[12]~55COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [13]),
	.cout(),
	.cout0(\enc|count_reg[13]~57 ),
	.cout1(\enc|count_reg[13]~57COUT1_110 ));
// synopsys translate_off
defparam \enc|count_reg[13] .cin0_used = "true";
defparam \enc|count_reg[13] .cin1_used = "true";
defparam \enc|count_reg[13] .cin_used = "true";
defparam \enc|count_reg[13] .lut_mask = "3c3f";
defparam \enc|count_reg[13] .operation_mode = "arithmetic";
defparam \enc|count_reg[13] .output_mode = "reg_only";
defparam \enc|count_reg[13] .register_cascade_mode = "off";
defparam \enc|count_reg[13] .sum_lutc_input = "cin";
defparam \enc|count_reg[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \enc|count_reg[14] (
// Equation(s):
// \enc|count_reg [14] = DFFEAS(\enc|count_reg [14] $ ((((!(!\enc|count_reg[10]~51  & \enc|count_reg[13]~57 ) # (\enc|count_reg[10]~51  & \enc|count_reg[13]~57COUT1_110 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[14]~59  = CARRY((\enc|count_reg [14] & ((!\enc|count_reg[13]~57 ))))
// \enc|count_reg[14]~59COUT1_112  = CARRY((\enc|count_reg [14] & ((!\enc|count_reg[13]~57COUT1_110 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~51 ),
	.cin0(\enc|count_reg[13]~57 ),
	.cin1(\enc|count_reg[13]~57COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [14]),
	.cout(),
	.cout0(\enc|count_reg[14]~59 ),
	.cout1(\enc|count_reg[14]~59COUT1_112 ));
// synopsys translate_off
defparam \enc|count_reg[14] .cin0_used = "true";
defparam \enc|count_reg[14] .cin1_used = "true";
defparam \enc|count_reg[14] .cin_used = "true";
defparam \enc|count_reg[14] .lut_mask = "a50a";
defparam \enc|count_reg[14] .operation_mode = "arithmetic";
defparam \enc|count_reg[14] .output_mode = "reg_only";
defparam \enc|count_reg[14] .register_cascade_mode = "off";
defparam \enc|count_reg[14] .sum_lutc_input = "cin";
defparam \enc|count_reg[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \enc|count_reg[15] (
// Equation(s):
// \enc|count_reg [15] = DFFEAS((\enc|count_reg [15] $ (((!\enc|count_reg[10]~51  & \enc|count_reg[14]~59 ) # (\enc|count_reg[10]~51  & \enc|count_reg[14]~59COUT1_112 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[15]~61  = CARRY(((!\enc|count_reg[14]~59COUT1_112 ) # (!\enc|count_reg [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~51 ),
	.cin0(\enc|count_reg[14]~59 ),
	.cin1(\enc|count_reg[14]~59COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [15]),
	.cout(\enc|count_reg[15]~61 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[15] .cin0_used = "true";
defparam \enc|count_reg[15] .cin1_used = "true";
defparam \enc|count_reg[15] .cin_used = "true";
defparam \enc|count_reg[15] .lut_mask = "3c3f";
defparam \enc|count_reg[15] .operation_mode = "arithmetic";
defparam \enc|count_reg[15] .output_mode = "reg_only";
defparam \enc|count_reg[15] .register_cascade_mode = "off";
defparam \enc|count_reg[15] .sum_lutc_input = "cin";
defparam \enc|count_reg[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \enc|count_reg[16] (
// Equation(s):
// \enc|count_reg [16] = DFFEAS((\enc|count_reg [16] $ ((!\enc|count_reg[15]~61 ))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , \enc|LessThan0~10_combout , )
// \enc|count_reg[16]~63  = CARRY(((\enc|count_reg [16] & !\enc|count_reg[15]~61 )))
// \enc|count_reg[16]~63COUT1_114  = CARRY(((\enc|count_reg [16] & !\enc|count_reg[15]~61 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~61 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [16]),
	.cout(),
	.cout0(\enc|count_reg[16]~63 ),
	.cout1(\enc|count_reg[16]~63COUT1_114 ));
// synopsys translate_off
defparam \enc|count_reg[16] .cin_used = "true";
defparam \enc|count_reg[16] .lut_mask = "c30c";
defparam \enc|count_reg[16] .operation_mode = "arithmetic";
defparam \enc|count_reg[16] .output_mode = "reg_only";
defparam \enc|count_reg[16] .register_cascade_mode = "off";
defparam \enc|count_reg[16] .sum_lutc_input = "cin";
defparam \enc|count_reg[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \enc|count_reg[17] (
// Equation(s):
// \enc|count_reg [17] = DFFEAS((\enc|count_reg [17] $ (((!\enc|count_reg[15]~61  & \enc|count_reg[16]~63 ) # (\enc|count_reg[15]~61  & \enc|count_reg[16]~63COUT1_114 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[17]~1  = CARRY(((!\enc|count_reg[16]~63 ) # (!\enc|count_reg [17])))
// \enc|count_reg[17]~1COUT1_116  = CARRY(((!\enc|count_reg[16]~63COUT1_114 ) # (!\enc|count_reg [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~61 ),
	.cin0(\enc|count_reg[16]~63 ),
	.cin1(\enc|count_reg[16]~63COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [17]),
	.cout(),
	.cout0(\enc|count_reg[17]~1 ),
	.cout1(\enc|count_reg[17]~1COUT1_116 ));
// synopsys translate_off
defparam \enc|count_reg[17] .cin0_used = "true";
defparam \enc|count_reg[17] .cin1_used = "true";
defparam \enc|count_reg[17] .cin_used = "true";
defparam \enc|count_reg[17] .lut_mask = "3c3f";
defparam \enc|count_reg[17] .operation_mode = "arithmetic";
defparam \enc|count_reg[17] .output_mode = "reg_only";
defparam \enc|count_reg[17] .register_cascade_mode = "off";
defparam \enc|count_reg[17] .sum_lutc_input = "cin";
defparam \enc|count_reg[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \enc|count_reg[18] (
// Equation(s):
// \enc|count_reg [18] = DFFEAS((\enc|count_reg [18] $ ((!(!\enc|count_reg[15]~61  & \enc|count_reg[17]~1 ) # (\enc|count_reg[15]~61  & \enc|count_reg[17]~1COUT1_116 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[18]~3  = CARRY(((\enc|count_reg [18] & !\enc|count_reg[17]~1 )))
// \enc|count_reg[18]~3COUT1_118  = CARRY(((\enc|count_reg [18] & !\enc|count_reg[17]~1COUT1_116 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~61 ),
	.cin0(\enc|count_reg[17]~1 ),
	.cin1(\enc|count_reg[17]~1COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [18]),
	.cout(),
	.cout0(\enc|count_reg[18]~3 ),
	.cout1(\enc|count_reg[18]~3COUT1_118 ));
// synopsys translate_off
defparam \enc|count_reg[18] .cin0_used = "true";
defparam \enc|count_reg[18] .cin1_used = "true";
defparam \enc|count_reg[18] .cin_used = "true";
defparam \enc|count_reg[18] .lut_mask = "c30c";
defparam \enc|count_reg[18] .operation_mode = "arithmetic";
defparam \enc|count_reg[18] .output_mode = "reg_only";
defparam \enc|count_reg[18] .register_cascade_mode = "off";
defparam \enc|count_reg[18] .sum_lutc_input = "cin";
defparam \enc|count_reg[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \enc|count_reg[19] (
// Equation(s):
// \enc|count_reg [19] = DFFEAS(\enc|count_reg [19] $ (((((!\enc|count_reg[15]~61  & \enc|count_reg[18]~3 ) # (\enc|count_reg[15]~61  & \enc|count_reg[18]~3COUT1_118 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[19]~13  = CARRY(((!\enc|count_reg[18]~3 )) # (!\enc|count_reg [19]))
// \enc|count_reg[19]~13COUT1_120  = CARRY(((!\enc|count_reg[18]~3COUT1_118 )) # (!\enc|count_reg [19]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~61 ),
	.cin0(\enc|count_reg[18]~3 ),
	.cin1(\enc|count_reg[18]~3COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [19]),
	.cout(),
	.cout0(\enc|count_reg[19]~13 ),
	.cout1(\enc|count_reg[19]~13COUT1_120 ));
// synopsys translate_off
defparam \enc|count_reg[19] .cin0_used = "true";
defparam \enc|count_reg[19] .cin1_used = "true";
defparam \enc|count_reg[19] .cin_used = "true";
defparam \enc|count_reg[19] .lut_mask = "5a5f";
defparam \enc|count_reg[19] .operation_mode = "arithmetic";
defparam \enc|count_reg[19] .output_mode = "reg_only";
defparam \enc|count_reg[19] .register_cascade_mode = "off";
defparam \enc|count_reg[19] .sum_lutc_input = "cin";
defparam \enc|count_reg[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \enc|count_reg[20] (
// Equation(s):
// \enc|count_reg [20] = DFFEAS(\enc|count_reg [20] $ ((((!(!\enc|count_reg[15]~61  & \enc|count_reg[19]~13 ) # (\enc|count_reg[15]~61  & \enc|count_reg[19]~13COUT1_120 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[20]~15  = CARRY((\enc|count_reg [20] & ((!\enc|count_reg[19]~13COUT1_120 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~61 ),
	.cin0(\enc|count_reg[19]~13 ),
	.cin1(\enc|count_reg[19]~13COUT1_120 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [20]),
	.cout(\enc|count_reg[20]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[20] .cin0_used = "true";
defparam \enc|count_reg[20] .cin1_used = "true";
defparam \enc|count_reg[20] .cin_used = "true";
defparam \enc|count_reg[20] .lut_mask = "a50a";
defparam \enc|count_reg[20] .operation_mode = "arithmetic";
defparam \enc|count_reg[20] .output_mode = "reg_only";
defparam \enc|count_reg[20] .register_cascade_mode = "off";
defparam \enc|count_reg[20] .sum_lutc_input = "cin";
defparam \enc|count_reg[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \enc|count_reg[21] (
// Equation(s):
// \enc|count_reg [21] = DFFEAS(\enc|count_reg [21] $ ((((\enc|count_reg[20]~15 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , \enc|LessThan0~10_combout , )
// \enc|count_reg[21]~5  = CARRY(((!\enc|count_reg[20]~15 )) # (!\enc|count_reg [21]))
// \enc|count_reg[21]~5COUT1_122  = CARRY(((!\enc|count_reg[20]~15 )) # (!\enc|count_reg [21]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [21]),
	.cout(),
	.cout0(\enc|count_reg[21]~5 ),
	.cout1(\enc|count_reg[21]~5COUT1_122 ));
// synopsys translate_off
defparam \enc|count_reg[21] .cin_used = "true";
defparam \enc|count_reg[21] .lut_mask = "5a5f";
defparam \enc|count_reg[21] .operation_mode = "arithmetic";
defparam \enc|count_reg[21] .output_mode = "reg_only";
defparam \enc|count_reg[21] .register_cascade_mode = "off";
defparam \enc|count_reg[21] .sum_lutc_input = "cin";
defparam \enc|count_reg[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \enc|count_reg[22] (
// Equation(s):
// \enc|count_reg [22] = DFFEAS(\enc|count_reg [22] $ ((((!(!\enc|count_reg[20]~15  & \enc|count_reg[21]~5 ) # (\enc|count_reg[20]~15  & \enc|count_reg[21]~5COUT1_122 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[22]~7  = CARRY((\enc|count_reg [22] & ((!\enc|count_reg[21]~5 ))))
// \enc|count_reg[22]~7COUT1_124  = CARRY((\enc|count_reg [22] & ((!\enc|count_reg[21]~5COUT1_122 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~15 ),
	.cin0(\enc|count_reg[21]~5 ),
	.cin1(\enc|count_reg[21]~5COUT1_122 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [22]),
	.cout(),
	.cout0(\enc|count_reg[22]~7 ),
	.cout1(\enc|count_reg[22]~7COUT1_124 ));
// synopsys translate_off
defparam \enc|count_reg[22] .cin0_used = "true";
defparam \enc|count_reg[22] .cin1_used = "true";
defparam \enc|count_reg[22] .cin_used = "true";
defparam \enc|count_reg[22] .lut_mask = "a50a";
defparam \enc|count_reg[22] .operation_mode = "arithmetic";
defparam \enc|count_reg[22] .output_mode = "reg_only";
defparam \enc|count_reg[22] .register_cascade_mode = "off";
defparam \enc|count_reg[22] .sum_lutc_input = "cin";
defparam \enc|count_reg[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \enc|count_reg[23] (
// Equation(s):
// \enc|count_reg [23] = DFFEAS((\enc|count_reg [23] $ (((!\enc|count_reg[20]~15  & \enc|count_reg[22]~7 ) # (\enc|count_reg[20]~15  & \enc|count_reg[22]~7COUT1_124 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[23]~9  = CARRY(((!\enc|count_reg[22]~7 ) # (!\enc|count_reg [23])))
// \enc|count_reg[23]~9COUT1_126  = CARRY(((!\enc|count_reg[22]~7COUT1_124 ) # (!\enc|count_reg [23])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~15 ),
	.cin0(\enc|count_reg[22]~7 ),
	.cin1(\enc|count_reg[22]~7COUT1_124 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [23]),
	.cout(),
	.cout0(\enc|count_reg[23]~9 ),
	.cout1(\enc|count_reg[23]~9COUT1_126 ));
// synopsys translate_off
defparam \enc|count_reg[23] .cin0_used = "true";
defparam \enc|count_reg[23] .cin1_used = "true";
defparam \enc|count_reg[23] .cin_used = "true";
defparam \enc|count_reg[23] .lut_mask = "3c3f";
defparam \enc|count_reg[23] .operation_mode = "arithmetic";
defparam \enc|count_reg[23] .output_mode = "reg_only";
defparam \enc|count_reg[23] .register_cascade_mode = "off";
defparam \enc|count_reg[23] .sum_lutc_input = "cin";
defparam \enc|count_reg[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \enc|count_reg[24] (
// Equation(s):
// \enc|count_reg [24] = DFFEAS(\enc|count_reg [24] $ ((((!(!\enc|count_reg[20]~15  & \enc|count_reg[23]~9 ) # (\enc|count_reg[20]~15  & \enc|count_reg[23]~9COUT1_126 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[24]~11  = CARRY((\enc|count_reg [24] & ((!\enc|count_reg[23]~9 ))))
// \enc|count_reg[24]~11COUT1_128  = CARRY((\enc|count_reg [24] & ((!\enc|count_reg[23]~9COUT1_126 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~15 ),
	.cin0(\enc|count_reg[23]~9 ),
	.cin1(\enc|count_reg[23]~9COUT1_126 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [24]),
	.cout(),
	.cout0(\enc|count_reg[24]~11 ),
	.cout1(\enc|count_reg[24]~11COUT1_128 ));
// synopsys translate_off
defparam \enc|count_reg[24] .cin0_used = "true";
defparam \enc|count_reg[24] .cin1_used = "true";
defparam \enc|count_reg[24] .cin_used = "true";
defparam \enc|count_reg[24] .lut_mask = "a50a";
defparam \enc|count_reg[24] .operation_mode = "arithmetic";
defparam \enc|count_reg[24] .output_mode = "reg_only";
defparam \enc|count_reg[24] .register_cascade_mode = "off";
defparam \enc|count_reg[24] .sum_lutc_input = "cin";
defparam \enc|count_reg[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \enc|count_reg[25] (
// Equation(s):
// \enc|count_reg [25] = DFFEAS((\enc|count_reg [25] $ (((!\enc|count_reg[20]~15  & \enc|count_reg[24]~11 ) # (\enc|count_reg[20]~15  & \enc|count_reg[24]~11COUT1_128 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[25]~17  = CARRY(((!\enc|count_reg[24]~11COUT1_128 ) # (!\enc|count_reg [25])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~15 ),
	.cin0(\enc|count_reg[24]~11 ),
	.cin1(\enc|count_reg[24]~11COUT1_128 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [25]),
	.cout(\enc|count_reg[25]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[25] .cin0_used = "true";
defparam \enc|count_reg[25] .cin1_used = "true";
defparam \enc|count_reg[25] .cin_used = "true";
defparam \enc|count_reg[25] .lut_mask = "3c3f";
defparam \enc|count_reg[25] .operation_mode = "arithmetic";
defparam \enc|count_reg[25] .output_mode = "reg_only";
defparam \enc|count_reg[25] .register_cascade_mode = "off";
defparam \enc|count_reg[25] .sum_lutc_input = "cin";
defparam \enc|count_reg[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \enc|count_reg[26] (
// Equation(s):
// \enc|count_reg [26] = DFFEAS((\enc|count_reg [26] $ ((!\enc|count_reg[25]~17 ))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , \enc|LessThan0~10_combout , )
// \enc|count_reg[26]~19  = CARRY(((\enc|count_reg [26] & !\enc|count_reg[25]~17 )))
// \enc|count_reg[26]~19COUT1_130  = CARRY(((\enc|count_reg [26] & !\enc|count_reg[25]~17 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [26]),
	.cout(),
	.cout0(\enc|count_reg[26]~19 ),
	.cout1(\enc|count_reg[26]~19COUT1_130 ));
// synopsys translate_off
defparam \enc|count_reg[26] .cin_used = "true";
defparam \enc|count_reg[26] .lut_mask = "c30c";
defparam \enc|count_reg[26] .operation_mode = "arithmetic";
defparam \enc|count_reg[26] .output_mode = "reg_only";
defparam \enc|count_reg[26] .register_cascade_mode = "off";
defparam \enc|count_reg[26] .sum_lutc_input = "cin";
defparam \enc|count_reg[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \enc|count_reg[27] (
// Equation(s):
// \enc|count_reg [27] = DFFEAS((\enc|count_reg [27] $ (((!\enc|count_reg[25]~17  & \enc|count_reg[26]~19 ) # (\enc|count_reg[25]~17  & \enc|count_reg[26]~19COUT1_130 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[27]~21  = CARRY(((!\enc|count_reg[26]~19 ) # (!\enc|count_reg [27])))
// \enc|count_reg[27]~21COUT1_132  = CARRY(((!\enc|count_reg[26]~19COUT1_130 ) # (!\enc|count_reg [27])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~17 ),
	.cin0(\enc|count_reg[26]~19 ),
	.cin1(\enc|count_reg[26]~19COUT1_130 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [27]),
	.cout(),
	.cout0(\enc|count_reg[27]~21 ),
	.cout1(\enc|count_reg[27]~21COUT1_132 ));
// synopsys translate_off
defparam \enc|count_reg[27] .cin0_used = "true";
defparam \enc|count_reg[27] .cin1_used = "true";
defparam \enc|count_reg[27] .cin_used = "true";
defparam \enc|count_reg[27] .lut_mask = "3c3f";
defparam \enc|count_reg[27] .operation_mode = "arithmetic";
defparam \enc|count_reg[27] .output_mode = "reg_only";
defparam \enc|count_reg[27] .register_cascade_mode = "off";
defparam \enc|count_reg[27] .sum_lutc_input = "cin";
defparam \enc|count_reg[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \enc|count_reg[28] (
// Equation(s):
// \enc|count_reg [28] = DFFEAS((\enc|count_reg [28] $ ((!(!\enc|count_reg[25]~17  & \enc|count_reg[27]~21 ) # (\enc|count_reg[25]~17  & \enc|count_reg[27]~21COUT1_132 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[28]~23  = CARRY(((\enc|count_reg [28] & !\enc|count_reg[27]~21 )))
// \enc|count_reg[28]~23COUT1_134  = CARRY(((\enc|count_reg [28] & !\enc|count_reg[27]~21COUT1_132 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~17 ),
	.cin0(\enc|count_reg[27]~21 ),
	.cin1(\enc|count_reg[27]~21COUT1_132 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [28]),
	.cout(),
	.cout0(\enc|count_reg[28]~23 ),
	.cout1(\enc|count_reg[28]~23COUT1_134 ));
// synopsys translate_off
defparam \enc|count_reg[28] .cin0_used = "true";
defparam \enc|count_reg[28] .cin1_used = "true";
defparam \enc|count_reg[28] .cin_used = "true";
defparam \enc|count_reg[28] .lut_mask = "c30c";
defparam \enc|count_reg[28] .operation_mode = "arithmetic";
defparam \enc|count_reg[28] .output_mode = "reg_only";
defparam \enc|count_reg[28] .register_cascade_mode = "off";
defparam \enc|count_reg[28] .sum_lutc_input = "cin";
defparam \enc|count_reg[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \enc|count_reg[29] (
// Equation(s):
// \enc|count_reg [29] = DFFEAS(\enc|count_reg [29] $ (((((!\enc|count_reg[25]~17  & \enc|count_reg[28]~23 ) # (\enc|count_reg[25]~17  & \enc|count_reg[28]~23COUT1_134 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[29]~25  = CARRY(((!\enc|count_reg[28]~23 )) # (!\enc|count_reg [29]))
// \enc|count_reg[29]~25COUT1_136  = CARRY(((!\enc|count_reg[28]~23COUT1_134 )) # (!\enc|count_reg [29]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~17 ),
	.cin0(\enc|count_reg[28]~23 ),
	.cin1(\enc|count_reg[28]~23COUT1_134 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [29]),
	.cout(),
	.cout0(\enc|count_reg[29]~25 ),
	.cout1(\enc|count_reg[29]~25COUT1_136 ));
// synopsys translate_off
defparam \enc|count_reg[29] .cin0_used = "true";
defparam \enc|count_reg[29] .cin1_used = "true";
defparam \enc|count_reg[29] .cin_used = "true";
defparam \enc|count_reg[29] .lut_mask = "5a5f";
defparam \enc|count_reg[29] .operation_mode = "arithmetic";
defparam \enc|count_reg[29] .output_mode = "reg_only";
defparam \enc|count_reg[29] .register_cascade_mode = "off";
defparam \enc|count_reg[29] .sum_lutc_input = "cin";
defparam \enc|count_reg[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \enc|count_reg[30] (
// Equation(s):
// \enc|count_reg [30] = DFFEAS(\enc|count_reg [30] $ ((((!(!\enc|count_reg[25]~17  & \enc|count_reg[29]~25 ) # (\enc|count_reg[25]~17  & \enc|count_reg[29]~25COUT1_136 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[30]~27  = CARRY((\enc|count_reg [30] & ((!\enc|count_reg[29]~25COUT1_136 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~17 ),
	.cin0(\enc|count_reg[29]~25 ),
	.cin1(\enc|count_reg[29]~25COUT1_136 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [30]),
	.cout(\enc|count_reg[30]~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[30] .cin0_used = "true";
defparam \enc|count_reg[30] .cin1_used = "true";
defparam \enc|count_reg[30] .cin_used = "true";
defparam \enc|count_reg[30] .lut_mask = "a50a";
defparam \enc|count_reg[30] .operation_mode = "arithmetic";
defparam \enc|count_reg[30] .output_mode = "reg_only";
defparam \enc|count_reg[30] .register_cascade_mode = "off";
defparam \enc|count_reg[30] .sum_lutc_input = "cin";
defparam \enc|count_reg[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \enc|count_reg[31] (
// Equation(s):
// \enc|count_reg [31] = DFFEAS(\enc|count_reg [31] $ ((((\enc|count_reg[30]~27 )))), GLOBAL(\clk~combout ), \rst_n~combout , , \enable_enc~regout , , , \enc|LessThan0~10_combout , )

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[30]~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[31] .cin_used = "true";
defparam \enc|count_reg[31] .lut_mask = "5a5a";
defparam \enc|count_reg[31] .operation_mode = "normal";
defparam \enc|count_reg[31] .output_mode = "reg_only";
defparam \enc|count_reg[31] .register_cascade_mode = "off";
defparam \enc|count_reg[31] .sum_lutc_input = "cin";
defparam \enc|count_reg[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \enc|LessThan0~3 (
// Equation(s):
// \enc|LessThan0~3_combout  = (!\enc|count_reg [25] & (!\enc|count_reg [28] & (!\enc|count_reg [26] & !\enc|count_reg [27])))

	.clk(gnd),
	.dataa(\enc|count_reg [25]),
	.datab(\enc|count_reg [28]),
	.datac(\enc|count_reg [26]),
	.datad(\enc|count_reg [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~3 .lut_mask = "0001";
defparam \enc|LessThan0~3 .operation_mode = "normal";
defparam \enc|LessThan0~3 .output_mode = "comb_only";
defparam \enc|LessThan0~3 .register_cascade_mode = "off";
defparam \enc|LessThan0~3 .sum_lutc_input = "datac";
defparam \enc|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \enc|LessThan0~4 (
// Equation(s):
// \enc|LessThan0~4_combout  = (!\enc|count_reg [31] & (\enc|LessThan0~3_combout  & (!\enc|count_reg [30] & !\enc|count_reg [29])))

	.clk(gnd),
	.dataa(\enc|count_reg [31]),
	.datab(\enc|LessThan0~3_combout ),
	.datac(\enc|count_reg [30]),
	.datad(\enc|count_reg [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~4 .lut_mask = "0004";
defparam \enc|LessThan0~4 .operation_mode = "normal";
defparam \enc|LessThan0~4 .output_mode = "comb_only";
defparam \enc|LessThan0~4 .register_cascade_mode = "off";
defparam \enc|LessThan0~4 .sum_lutc_input = "datac";
defparam \enc|LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \enc|LessThan0~9 (
// Equation(s):
// \enc|LessThan0~9_combout  = (((!\enc|count_reg [16]) # (!\enc|count_reg [13])) # (!\enc|count_reg [15])) # (!\enc|count_reg [14])

	.clk(gnd),
	.dataa(\enc|count_reg [14]),
	.datab(\enc|count_reg [15]),
	.datac(\enc|count_reg [13]),
	.datad(\enc|count_reg [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~9 .lut_mask = "7fff";
defparam \enc|LessThan0~9 .operation_mode = "normal";
defparam \enc|LessThan0~9 .output_mode = "comb_only";
defparam \enc|LessThan0~9 .register_cascade_mode = "off";
defparam \enc|LessThan0~9 .sum_lutc_input = "datac";
defparam \enc|LessThan0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \enc|LessThan0~5 (
// Equation(s):
// \enc|LessThan0~5_combout  = (!\enc|count_reg [3] & (((!\enc|count_reg [2]) # (!\enc|count_reg [0])) # (!\enc|count_reg [1])))

	.clk(gnd),
	.dataa(\enc|count_reg [1]),
	.datab(\enc|count_reg [3]),
	.datac(\enc|count_reg [0]),
	.datad(\enc|count_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~5 .lut_mask = "1333";
defparam \enc|LessThan0~5 .operation_mode = "normal";
defparam \enc|LessThan0~5 .output_mode = "comb_only";
defparam \enc|LessThan0~5 .register_cascade_mode = "off";
defparam \enc|LessThan0~5 .sum_lutc_input = "datac";
defparam \enc|LessThan0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \enc|LessThan0~6 (
// Equation(s):
// \enc|LessThan0~6_combout  = ((!\enc|count_reg [4] & (!\enc|count_reg [5] & \enc|LessThan0~5_combout ))) # (!\enc|count_reg [6])

	.clk(gnd),
	.dataa(\enc|count_reg [4]),
	.datab(\enc|count_reg [5]),
	.datac(\enc|count_reg [6]),
	.datad(\enc|LessThan0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~6 .lut_mask = "1f0f";
defparam \enc|LessThan0~6 .operation_mode = "normal";
defparam \enc|LessThan0~6 .output_mode = "comb_only";
defparam \enc|LessThan0~6 .register_cascade_mode = "off";
defparam \enc|LessThan0~6 .sum_lutc_input = "datac";
defparam \enc|LessThan0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \enc|LessThan0~7 (
// Equation(s):
// \enc|LessThan0~7_combout  = (!\enc|count_reg [7] & (!\enc|count_reg [8] & (!\enc|count_reg [9] & !\enc|count_reg [10])))

	.clk(gnd),
	.dataa(\enc|count_reg [7]),
	.datab(\enc|count_reg [8]),
	.datac(\enc|count_reg [9]),
	.datad(\enc|count_reg [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~7 .lut_mask = "0001";
defparam \enc|LessThan0~7 .operation_mode = "normal";
defparam \enc|LessThan0~7 .output_mode = "comb_only";
defparam \enc|LessThan0~7 .register_cascade_mode = "off";
defparam \enc|LessThan0~7 .sum_lutc_input = "datac";
defparam \enc|LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \enc|LessThan0~8 (
// Equation(s):
// \enc|LessThan0~8_combout  = (!\enc|count_reg [12] & (((\enc|LessThan0~6_combout  & \enc|LessThan0~7_combout )) # (!\enc|count_reg [11])))

	.clk(gnd),
	.dataa(\enc|LessThan0~6_combout ),
	.datab(\enc|LessThan0~7_combout ),
	.datac(\enc|count_reg [12]),
	.datad(\enc|count_reg [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~8 .lut_mask = "080f";
defparam \enc|LessThan0~8 .operation_mode = "normal";
defparam \enc|LessThan0~8 .output_mode = "comb_only";
defparam \enc|LessThan0~8 .register_cascade_mode = "off";
defparam \enc|LessThan0~8 .sum_lutc_input = "datac";
defparam \enc|LessThan0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \enc|LessThan0~0 (
// Equation(s):
// \enc|LessThan0~0_combout  = (((!\enc|count_reg [18] & !\enc|count_reg [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|count_reg [18]),
	.datad(\enc|count_reg [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~0 .lut_mask = "000f";
defparam \enc|LessThan0~0 .operation_mode = "normal";
defparam \enc|LessThan0~0 .output_mode = "comb_only";
defparam \enc|LessThan0~0 .register_cascade_mode = "off";
defparam \enc|LessThan0~0 .sum_lutc_input = "datac";
defparam \enc|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \enc|LessThan0~1 (
// Equation(s):
// \enc|LessThan0~1_combout  = (!\enc|count_reg [23] & (!\enc|count_reg [24] & (!\enc|count_reg [22] & !\enc|count_reg [21])))

	.clk(gnd),
	.dataa(\enc|count_reg [23]),
	.datab(\enc|count_reg [24]),
	.datac(\enc|count_reg [22]),
	.datad(\enc|count_reg [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~1 .lut_mask = "0001";
defparam \enc|LessThan0~1 .operation_mode = "normal";
defparam \enc|LessThan0~1 .output_mode = "comb_only";
defparam \enc|LessThan0~1 .register_cascade_mode = "off";
defparam \enc|LessThan0~1 .sum_lutc_input = "datac";
defparam \enc|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \enc|LessThan0~2 (
// Equation(s):
// \enc|LessThan0~2_combout  = (!\enc|count_reg [20] & (\enc|LessThan0~0_combout  & (!\enc|count_reg [19] & \enc|LessThan0~1_combout )))

	.clk(gnd),
	.dataa(\enc|count_reg [20]),
	.datab(\enc|LessThan0~0_combout ),
	.datac(\enc|count_reg [19]),
	.datad(\enc|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~2 .lut_mask = "0400";
defparam \enc|LessThan0~2 .operation_mode = "normal";
defparam \enc|LessThan0~2 .output_mode = "comb_only";
defparam \enc|LessThan0~2 .register_cascade_mode = "off";
defparam \enc|LessThan0~2 .sum_lutc_input = "datac";
defparam \enc|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \enc|LessThan0~10 (
// Equation(s):
// \enc|LessThan0~10_combout  = (((!\enc|LessThan0~9_combout  & !\enc|LessThan0~8_combout )) # (!\enc|LessThan0~2_combout )) # (!\enc|LessThan0~4_combout )

	.clk(gnd),
	.dataa(\enc|LessThan0~4_combout ),
	.datab(\enc|LessThan0~9_combout ),
	.datac(\enc|LessThan0~8_combout ),
	.datad(\enc|LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~10 .lut_mask = "57ff";
defparam \enc|LessThan0~10 .operation_mode = "normal";
defparam \enc|LessThan0~10 .output_mode = "comb_only";
defparam \enc|LessThan0~10 .register_cascade_mode = "off";
defparam \enc|LessThan0~10 .sum_lutc_input = "datac";
defparam \enc|LessThan0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N9
maxii_lcell \enc|out_200hz (
// Equation(s):
// \enc|out_200hz~regout  = DFFEAS((\enc|out_200hz~regout  $ (((\enable_enc~regout  & \enc|LessThan0~10_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enable_enc~regout ),
	.datac(\enc|out_200hz~regout ),
	.datad(\enc|LessThan0~10_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|out_200hz~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|out_200hz .lut_mask = "3cf0";
defparam \enc|out_200hz .operation_mode = "normal";
defparam \enc|out_200hz .output_mode = "reg_only";
defparam \enc|out_200hz .register_cascade_mode = "off";
defparam \enc|out_200hz .sum_lutc_input = "datac";
defparam \enc|out_200hz .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \enc|Phase90_Count[0] (
// Equation(s):
// \enc|Phase90_Count [0] = DFFEAS((((!\enc|Phase90_Count [0]))), GLOBAL(\enc|out_200hz~regout ), \rst_n~combout , , , , , , )

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|Phase90_Count [0]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|Phase90_Count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|Phase90_Count[0] .lut_mask = "0f0f";
defparam \enc|Phase90_Count[0] .operation_mode = "normal";
defparam \enc|Phase90_Count[0] .output_mode = "reg_only";
defparam \enc|Phase90_Count[0] .register_cascade_mode = "off";
defparam \enc|Phase90_Count[0] .sum_lutc_input = "datac";
defparam \enc|Phase90_Count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \enc|Phase90_Count[1] (
// Equation(s):
// \enc|Phase90_Count [1] = DFFEAS(((\enc|Phase90_Count [0] $ (\enc|Phase90_Count [1]))), GLOBAL(\enc|out_200hz~regout ), \rst_n~combout , , , , , , )

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|Phase90_Count [0]),
	.datad(\enc|Phase90_Count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|Phase90_Count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|Phase90_Count[1] .lut_mask = "0ff0";
defparam \enc|Phase90_Count[1] .operation_mode = "normal";
defparam \enc|Phase90_Count[1] .output_mode = "reg_only";
defparam \enc|Phase90_Count[1] .register_cascade_mode = "off";
defparam \enc|Phase90_Count[1] .sum_lutc_input = "datac";
defparam \enc|Phase90_Count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \enc|pha_reg (
// Equation(s):
// \enc|pha_reg~regout  = DFFEAS((\rst_n~combout  & ((\enc|Phase90_Count [0] & (\enc|pha_reg~regout )) # (!\enc|Phase90_Count [0] & ((!\enc|Phase90_Count [1]))))) # (!\rst_n~combout  & (\enc|pha_reg~regout )), GLOBAL(\enc|out_200hz~regout ), VCC, , , , , , )

	.clk(\enc|out_200hz~regout ),
	.dataa(\enc|pha_reg~regout ),
	.datab(\rst_n~combout ),
	.datac(\enc|Phase90_Count [0]),
	.datad(\enc|Phase90_Count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_reg .lut_mask = "a2ae";
defparam \enc|pha_reg .operation_mode = "normal";
defparam \enc|pha_reg .output_mode = "reg_only";
defparam \enc|pha_reg .register_cascade_mode = "off";
defparam \enc|pha_reg .sum_lutc_input = "datac";
defparam \enc|pha_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell linkFQD(
// Equation(s):
// \linkFQD~regout  = DFFEAS((\Equal4~4_combout ) # ((\linkFQD~regout  & ((\Equal13~2_combout ) # (!\WideOr2~1_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFQD~regout ),
	.datab(\Equal13~2_combout ),
	.datac(\WideOr2~1_combout ),
	.datad(\Equal4~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFQD~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFQD.lut_mask = "ff8a";
defparam linkFQD.operation_mode = "normal";
defparam linkFQD.output_mode = "reg_only";
defparam linkFQD.register_cascade_mode = "off";
defparam linkFQD.sum_lutc_input = "datac";
defparam linkFQD.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \enc|phb_reg (
// Equation(s):
// \enc|phb_reg~regout  = DFFEAS((\rst_n~combout  & ((\enc|Phase90_Count [0] & ((!\enc|Phase90_Count [1]))) # (!\enc|Phase90_Count [0] & (\enc|phb_reg~regout )))) # (!\rst_n~combout  & (\enc|phb_reg~regout )), GLOBAL(\enc|out_200hz~regout ), VCC, , , , , , )

	.clk(\enc|out_200hz~regout ),
	.dataa(\rst_n~combout ),
	.datab(\enc|phb_reg~regout ),
	.datac(\enc|Phase90_Count [0]),
	.datad(\enc|Phase90_Count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|phb_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|phb_reg .lut_mask = "4cec";
defparam \enc|phb_reg .operation_mode = "normal";
defparam \enc|phb_reg .output_mode = "reg_only";
defparam \enc|phb_reg .register_cascade_mode = "off";
defparam \enc|phb_reg .sum_lutc_input = "datac";
defparam \enc|phb_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \WideOr19~0 (
// Equation(s):
// \WideOr19~0_combout  = ((\WideNor1~5_combout  & (!\Equal15~1_combout  & \WideNor1~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\WideNor1~5_combout ),
	.datac(\Equal15~1_combout ),
	.datad(\WideNor1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr19~0 .lut_mask = "0c00";
defparam \WideOr19~0 .operation_mode = "normal";
defparam \WideOr19~0 .output_mode = "comb_only";
defparam \WideOr19~0 .register_cascade_mode = "off";
defparam \WideOr19~0 .sum_lutc_input = "datac";
defparam \WideOr19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell linkFPT(
// Equation(s):
// \linkFPT~regout  = DFFEAS((\Equal19~0_combout ) # ((\linkFPT~regout  & ((\Equal20~1_combout ) # (!\WideOr19~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFPT~regout ),
	.datab(\Equal20~1_combout ),
	.datac(\Equal19~0_combout ),
	.datad(\WideOr19~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFPT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFPT.lut_mask = "f8fa";
defparam linkFPT.operation_mode = "normal";
defparam linkFPT.output_mode = "reg_only";
defparam linkFPT.register_cascade_mode = "off";
defparam linkFPT.sum_lutc_input = "datac";
defparam linkFPT.synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell linkMCG(
// Equation(s):
// \linkMCG~regout  = DFFEAS((\Equal20~1_combout ) # ((\linkMCG~regout  & ((\Equal19~0_combout ) # (!\WideOr19~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkMCG~regout ),
	.datab(\Equal20~1_combout ),
	.datac(\Equal19~0_combout ),
	.datad(\WideOr19~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkMCG~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkMCG.lut_mask = "ecee";
defparam linkMCG.operation_mode = "normal";
defparam linkMCG.output_mode = "reg_only";
defparam linkMCG.register_cascade_mode = "off";
defparam linkMCG.sum_lutc_input = "datac";
defparam linkMCG.synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \Equal21~2 (
// Equation(s):
// \Equal21~2_combout  = (Rx_cmd[1] & (!Rx_cmd[3] & (\Equal21~1_combout  & !Rx_cmd[0])))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(Rx_cmd[3]),
	.datac(\Equal21~1_combout ),
	.datad(Rx_cmd[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal21~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal21~2 .lut_mask = "0020";
defparam \Equal21~2 .operation_mode = "normal";
defparam \Equal21~2 .output_mode = "comb_only";
defparam \Equal21~2 .register_cascade_mode = "off";
defparam \Equal21~2 .sum_lutc_input = "datac";
defparam \Equal21~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \Equal22~0 (
// Equation(s):
// \Equal22~0_combout  = (!Rx_cmd[1] & (Rx_cmd[3] & (\Equal21~1_combout  & Rx_cmd[0])))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(Rx_cmd[3]),
	.datac(\Equal21~1_combout ),
	.datad(Rx_cmd[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal22~0 .lut_mask = "4000";
defparam \Equal22~0 .operation_mode = "normal";
defparam \Equal22~0 .output_mode = "comb_only";
defparam \Equal22~0 .register_cascade_mode = "off";
defparam \Equal22~0 .sum_lutc_input = "datac";
defparam \Equal22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell linkPWF(
// Equation(s):
// \linkPWF~regout  = DFFEAS((\Equal21~2_combout ) # ((\linkPWF~regout  & ((\Equal22~0_combout ) # (!\WideNor1~4_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal21~2_combout ),
	.datab(\linkPWF~regout ),
	.datac(\Equal22~0_combout ),
	.datad(\WideNor1~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkPWF~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkPWF.lut_mask = "eaee";
defparam linkPWF.operation_mode = "normal";
defparam linkPWF.output_mode = "reg_only";
defparam linkPWF.register_cascade_mode = "off";
defparam linkPWF.sum_lutc_input = "datac";
defparam linkPWF.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \WideOr17~1 (
// Equation(s):
// \WideOr17~1_combout  = ((\WideNor1~1_combout  & (\WideOr16~0_combout  & \WideNor1~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\WideNor1~1_combout ),
	.datac(\WideOr16~0_combout ),
	.datad(\WideNor1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr17~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr17~1 .lut_mask = "c000";
defparam \WideOr17~1 .operation_mode = "normal";
defparam \WideOr17~1 .output_mode = "comb_only";
defparam \WideOr17~1 .register_cascade_mode = "off";
defparam \WideOr17~1 .sum_lutc_input = "datac";
defparam \WideOr17~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell linkFOC(
// Equation(s):
// \linkFOC~regout  = DFFEAS((\Equal16~0_combout ) # ((\linkFOC~regout  & ((!\WideOr17~1_combout ) # (!\WideNor1~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFOC~regout ),
	.datab(\WideNor1~0_combout ),
	.datac(\Equal16~0_combout ),
	.datad(\WideOr17~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFOC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFOC.lut_mask = "f2fa";
defparam linkFOC.operation_mode = "normal";
defparam linkFOC.output_mode = "reg_only";
defparam linkFOC.register_cascade_mode = "off";
defparam linkFOC.sum_lutc_input = "datac";
defparam linkFOC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \Equal10~1 (
// Equation(s):
// \Equal10~1_combout  = ((\Equal2~3  & (\Equal10~0_combout  & \Equal6~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal2~3 ),
	.datac(\Equal10~0_combout ),
	.datad(\Equal6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal10~1 .lut_mask = "c000";
defparam \Equal10~1 .operation_mode = "normal";
defparam \Equal10~1 .output_mode = "comb_only";
defparam \Equal10~1 .register_cascade_mode = "off";
defparam \Equal10~1 .sum_lutc_input = "datac";
defparam \Equal10~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \WideOr11~1 (
// Equation(s):
// \WideOr11~1_combout  = ((!\Equal14~1_combout  & (!\Equal12~6_combout  & !\Equal9~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal14~1_combout ),
	.datac(\Equal12~6_combout ),
	.datad(\Equal9~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr11~1 .lut_mask = "0003";
defparam \WideOr11~1 .operation_mode = "normal";
defparam \WideOr11~1 .output_mode = "comb_only";
defparam \WideOr11~1 .register_cascade_mode = "off";
defparam \WideOr11~1 .sum_lutc_input = "datac";
defparam \WideOr11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \WideOr1~2 (
// Equation(s):
// \WideOr1~2_combout  = (\WideOr1~0_combout  & (!\Equal16~0_combout  & (\WideNor1~0_combout  & \WideOr16~0_combout )))

	.clk(gnd),
	.dataa(\WideOr1~0_combout ),
	.datab(\Equal16~0_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\WideOr16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~2 .lut_mask = "2000";
defparam \WideOr1~2 .operation_mode = "normal";
defparam \WideOr1~2 .output_mode = "comb_only";
defparam \WideOr1~2 .register_cascade_mode = "off";
defparam \WideOr1~2 .sum_lutc_input = "datac";
defparam \WideOr1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \WideOr8~1 (
// Equation(s):
// \WideOr8~1_combout  = (!\Equal13~2_combout  & (!\Equal2~8_combout  & (!\Equal7~2_combout  & \WideOr1~2_combout )))

	.clk(gnd),
	.dataa(\Equal13~2_combout ),
	.datab(\Equal2~8_combout ),
	.datac(\Equal7~2_combout ),
	.datad(\WideOr1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr8~1 .lut_mask = "0100";
defparam \WideOr8~1 .operation_mode = "normal";
defparam \WideOr8~1 .output_mode = "comb_only";
defparam \WideOr8~1 .register_cascade_mode = "off";
defparam \WideOr8~1 .sum_lutc_input = "datac";
defparam \WideOr8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \WideOr1~3 (
// Equation(s):
// \WideOr1~3_combout  = (!\Equal11~3_combout  & (!\Equal8~0_combout  & (\WideOr11~1_combout  & \WideOr8~1_combout )))

	.clk(gnd),
	.dataa(\Equal11~3_combout ),
	.datab(\Equal8~0_combout ),
	.datac(\WideOr11~1_combout ),
	.datad(\WideOr8~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~3 .lut_mask = "1000";
defparam \WideOr1~3 .operation_mode = "normal";
defparam \WideOr1~3 .output_mode = "comb_only";
defparam \WideOr1~3 .register_cascade_mode = "off";
defparam \WideOr1~3 .sum_lutc_input = "datac";
defparam \WideOr1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell linkGLO(
// Equation(s):
// \linkGLO~regout  = DFFEAS((\Equal3~3_combout ) # ((\linkGLO~regout  & ((\Equal10~1_combout ) # (!\WideOr1~3_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkGLO~regout ),
	.datab(\Equal3~3_combout ),
	.datac(\Equal10~1_combout ),
	.datad(\WideOr1~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkGLO~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkGLO.lut_mask = "ecee";
defparam linkGLO.operation_mode = "normal";
defparam linkGLO.output_mode = "reg_only";
defparam linkGLO.register_cascade_mode = "off";
defparam linkGLO.sum_lutc_input = "datac";
defparam linkGLO.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell linkFCP(
// Equation(s):
// \linkFCP~regout  = DFFEAS((\Equal8~0_combout ) # ((\linkFCP~regout  & ((!\WideOr8~1_combout ) # (!\WideOr8~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFCP~regout ),
	.datab(\Equal8~0_combout ),
	.datac(\WideOr8~0_combout ),
	.datad(\WideOr8~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFCP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFCP.lut_mask = "ceee";
defparam linkFCP.operation_mode = "normal";
defparam linkFCP.output_mode = "reg_only";
defparam linkFCP.register_cascade_mode = "off";
defparam linkFCP.sum_lutc_input = "datac";
defparam linkFCP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (!\Equal4~4_combout  & (!\Equal13~2_combout  & (\WideOr2~0_combout  & \WideNor1~1_combout )))

	.clk(gnd),
	.dataa(\Equal4~4_combout ),
	.datab(\Equal13~2_combout ),
	.datac(\WideOr2~0_combout ),
	.datad(\WideNor1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = "1000";
defparam \WideOr4~0 .operation_mode = "normal";
defparam \WideOr4~0 .output_mode = "comb_only";
defparam \WideOr4~0 .register_cascade_mode = "off";
defparam \WideOr4~0 .sum_lutc_input = "datac";
defparam \WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell linkFSP(
// Equation(s):
// \linkFSP~regout  = DFFEAS((\Equal5~1_combout ) # ((\linkFSP~regout  & ((\Equal6~5_combout ) # (!\WideOr4~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal5~1_combout ),
	.datab(\linkFSP~regout ),
	.datac(\WideOr4~0_combout ),
	.datad(\Equal6~5_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFSP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFSP.lut_mask = "eeae";
defparam linkFSP.operation_mode = "normal";
defparam linkFSP.output_mode = "reg_only";
defparam linkFSP.register_cascade_mode = "off";
defparam linkFSP.sum_lutc_input = "datac";
defparam linkFSP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \BusA[15]~42 (
// Equation(s):
// \BusA[15]~42_combout  = (!\linkFOC~regout  & (!\linkGLO~regout  & (!\linkFCP~regout  & !\linkFSP~regout )))

	.clk(gnd),
	.dataa(\linkFOC~regout ),
	.datab(\linkGLO~regout ),
	.datac(\linkFCP~regout ),
	.datad(\linkFSP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~42 .lut_mask = "0001";
defparam \BusA[15]~42 .operation_mode = "normal";
defparam \BusA[15]~42 .output_mode = "comb_only";
defparam \BusA[15]~42 .register_cascade_mode = "off";
defparam \BusA[15]~42 .sum_lutc_input = "datac";
defparam \BusA[15]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxii_lcell \BusA[15]~43 (
// Equation(s):
// \BusA[15]~43_combout  = (!\linkFPT~regout  & (!\linkMCG~regout  & (!\linkPWF~regout  & \BusA[15]~42_combout )))

	.clk(gnd),
	.dataa(\linkFPT~regout ),
	.datab(\linkMCG~regout ),
	.datac(\linkPWF~regout ),
	.datad(\BusA[15]~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~43 .lut_mask = "0100";
defparam \BusA[15]~43 .operation_mode = "normal";
defparam \BusA[15]~43 .output_mode = "comb_only";
defparam \BusA[15]~43 .register_cascade_mode = "off";
defparam \BusA[15]~43 .sum_lutc_input = "datac";
defparam \BusA[15]~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell linkPWM(
// Equation(s):
// \linkPWM~regout  = DFFEAS((\Equal22~0_combout ) # ((\linkPWM~regout  & ((\Equal21~2_combout ) # (!\WideNor1~4_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal21~2_combout ),
	.datab(\linkPWM~regout ),
	.datac(\Equal22~0_combout ),
	.datad(\WideNor1~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkPWM~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkPWM.lut_mask = "f8fc";
defparam linkPWM.operation_mode = "normal";
defparam linkPWM.output_mode = "reg_only";
defparam linkPWM.register_cascade_mode = "off";
defparam linkPWM.sum_lutc_input = "datac";
defparam linkPWM.synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxii_lcell \BusA[15]~44 (
// Equation(s):
// \BusA[15]~44_combout  = (\BusC[67]~20  & ((\BusA[15]~43_combout ) # ((\BusC[69]~22 )))) # (!\BusC[67]~20  & (!\linkPWM~regout  & ((\BusA[15]~43_combout ) # (\BusC[69]~22 ))))

	.clk(gnd),
	.dataa(\BusC[67]~20 ),
	.datab(\BusA[15]~43_combout ),
	.datac(\linkPWM~regout ),
	.datad(\BusC[69]~22 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~44 .lut_mask = "af8c";
defparam \BusA[15]~44 .operation_mode = "normal";
defparam \BusA[15]~44 .output_mode = "comb_only";
defparam \BusA[15]~44 .register_cascade_mode = "off";
defparam \BusA[15]~44 .sum_lutc_input = "datac";
defparam \BusA[15]~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxii_lcell \BusA[8]~45 (
// Equation(s):
// \BusA[8]~45_combout  = (\linkPWM~regout ) # (((!\BusA[15]~43_combout )))

	.clk(gnd),
	.dataa(\linkPWM~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\BusA[15]~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[8]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[8]~45 .lut_mask = "aaff";
defparam \BusA[8]~45 .operation_mode = "normal";
defparam \BusA[8]~45 .output_mode = "comb_only";
defparam \BusA[8]~45 .register_cascade_mode = "off";
defparam \BusA[8]~45 .sum_lutc_input = "datac";
defparam \BusA[8]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \WideOr12~1 (
// Equation(s):
// \WideOr12~1_combout  = (!\Equal11~3_combout  & (\WideOr8~1_combout  & (\WideOr9~0_combout  & !\Equal8~0_combout )))

	.clk(gnd),
	.dataa(\Equal11~3_combout ),
	.datab(\WideOr8~1_combout ),
	.datac(\WideOr9~0_combout ),
	.datad(\Equal8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr12~1 .lut_mask = "0040";
defparam \WideOr12~1 .operation_mode = "normal";
defparam \WideOr12~1 .output_mode = "comb_only";
defparam \WideOr12~1 .register_cascade_mode = "off";
defparam \WideOr12~1 .sum_lutc_input = "datac";
defparam \WideOr12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell linkXBA(
// Equation(s):
// \linkXBA~regout  = DFFEAS((\Equal9~3_combout ) # ((\linkXBA~regout  & ((!\WideOr12~1_combout ) # (!\WideOr11~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkXBA~regout ),
	.datab(\Equal9~3_combout ),
	.datac(\WideOr11~0_combout ),
	.datad(\WideOr12~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkXBA~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkXBA.lut_mask = "ceee";
defparam linkXBA.operation_mode = "normal";
defparam linkXBA.output_mode = "reg_only";
defparam linkXBA.register_cascade_mode = "off";
defparam linkXBA.sum_lutc_input = "datac";
defparam linkXBA.synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxii_lcell linkSHL(
// Equation(s):
// \linkSHL~regout  = DFFEAS((\Equal17~0_combout ) # ((\linkSHL~regout  & ((\Equal18~1_combout ) # (!\WideOr17~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkSHL~regout ),
	.datab(\Equal18~1_combout ),
	.datac(\Equal17~0_combout ),
	.datad(\WideOr17~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSHL~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSHL.lut_mask = "f8fa";
defparam linkSHL.operation_mode = "normal";
defparam linkSHL.output_mode = "reg_only";
defparam linkSHL.register_cascade_mode = "off";
defparam linkSHL.sum_lutc_input = "datac";
defparam linkSHL.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (!\Equal13~2_combout  & (!\Equal8~0_combout  & (\WideOr8~0_combout  & \WideOr1~2_combout )))

	.clk(gnd),
	.dataa(\Equal13~2_combout ),
	.datab(\Equal8~0_combout ),
	.datac(\WideOr8~0_combout ),
	.datad(\WideOr1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = "1000";
defparam \WideOr0~0 .operation_mode = "normal";
defparam \WideOr0~0 .output_mode = "comb_only";
defparam \WideOr0~0 .register_cascade_mode = "off";
defparam \WideOr0~0 .sum_lutc_input = "datac";
defparam \WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell linkCMP(
// Equation(s):
// \linkCMP~regout  = DFFEAS((\Equal7~2_combout ) # ((\linkCMP~regout  & ((\Equal2~8_combout ) # (!\WideOr0~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal2~8_combout ),
	.datab(\linkCMP~regout ),
	.datac(\Equal7~2_combout ),
	.datad(\WideOr0~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkCMP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkCMP.lut_mask = "f8fc";
defparam linkCMP.operation_mode = "normal";
defparam linkCMP.output_mode = "reg_only";
defparam linkCMP.register_cascade_mode = "off";
defparam linkCMP.sum_lutc_input = "datac";
defparam linkCMP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxii_lcell \BusA[17]~46 (
// Equation(s):
// \BusA[17]~46_combout  = (\linkSHL~regout  & (\BusC[69]~22  & ((\BusA[2]~7 ) # (!\linkCMP~regout )))) # (!\linkSHL~regout  & (((\BusA[2]~7 ) # (!\linkCMP~regout ))))

	.clk(gnd),
	.dataa(\linkSHL~regout ),
	.datab(\BusC[69]~22 ),
	.datac(\linkCMP~regout ),
	.datad(\BusA[2]~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[17]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[17]~46 .lut_mask = "dd0d";
defparam \BusA[17]~46 .operation_mode = "normal";
defparam \BusA[17]~46 .output_mode = "comb_only";
defparam \BusA[17]~46 .register_cascade_mode = "off";
defparam \BusA[17]~46 .sum_lutc_input = "datac";
defparam \BusA[17]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxii_lcell \BusA[17]~47 (
// Equation(s):
// \BusA[17]~47_combout  = ((\linkCMP~regout ) # ((\linkSHL~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkCMP~regout ),
	.datac(\linkSHL~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[17]~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[17]~47 .lut_mask = "fcfc";
defparam \BusA[17]~47 .operation_mode = "normal";
defparam \BusA[17]~47 .output_mode = "comb_only";
defparam \BusA[17]~47 .register_cascade_mode = "off";
defparam \BusA[17]~47 .sum_lutc_input = "datac";
defparam \BusA[17]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell linkSPI(
// Equation(s):
// \linkSPI~regout  = DFFEAS((\Equal11~3_combout ) # ((\linkSPI~regout  & ((!\WideOr9~1_combout ) # (!\WideOr11~1_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkSPI~regout ),
	.datab(\WideOr11~1_combout ),
	.datac(\Equal11~3_combout ),
	.datad(\WideOr9~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSPI~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSPI.lut_mask = "f2fa";
defparam linkSPI.operation_mode = "normal";
defparam linkSPI.output_mode = "reg_only";
defparam linkSPI.register_cascade_mode = "off";
defparam linkSPI.sum_lutc_input = "datac";
defparam linkSPI.synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = (!\Equal8~0_combout  & (!\Equal11~3_combout  & (\WideOr9~0_combout  & \WideOr11~1_combout )))

	.clk(gnd),
	.dataa(\Equal8~0_combout ),
	.datab(\Equal11~3_combout ),
	.datac(\WideOr9~0_combout ),
	.datad(\WideOr11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr13~0 .lut_mask = "1000";
defparam \WideOr13~0 .operation_mode = "normal";
defparam \WideOr13~0 .output_mode = "comb_only";
defparam \WideOr13~0 .register_cascade_mode = "off";
defparam \WideOr13~0 .sum_lutc_input = "datac";
defparam \WideOr13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell linkENC(
// Equation(s):
// \linkENC~regout  = DFFEAS((\Equal13~2_combout ) # ((\linkENC~regout  & ((!\WideOr13~0_combout ) # (!\WideOr1~1_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkENC~regout ),
	.datab(\WideOr1~1_combout ),
	.datac(\Equal13~2_combout ),
	.datad(\WideOr13~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkENC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkENC.lut_mask = "f2fa";
defparam linkENC.operation_mode = "normal";
defparam linkENC.output_mode = "reg_only";
defparam linkENC.register_cascade_mode = "off";
defparam linkENC.sum_lutc_input = "datac";
defparam linkENC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell linkFDC(
// Equation(s):
// \linkFDC~regout  = DFFEAS((\Equal2~8_combout ) # ((\linkFDC~regout  & ((\Equal7~2_combout ) # (!\WideOr0~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\Equal2~8_combout ),
	.datac(\linkFDC~regout ),
	.datad(\WideOr0~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFDC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFDC.lut_mask = "ecfc";
defparam linkFDC.operation_mode = "normal";
defparam linkFDC.output_mode = "reg_only";
defparam linkFDC.register_cascade_mode = "off";
defparam linkFDC.sum_lutc_input = "datac";
defparam linkFDC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \WideOr16~1 (
// Equation(s):
// \WideOr16~1_combout  = ((!\Equal20~1_combout  & (!\Equal19~0_combout  & \WideNor1~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal20~1_combout ),
	.datac(\Equal19~0_combout ),
	.datad(\WideNor1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr16~1 .lut_mask = "0300";
defparam \WideOr16~1 .operation_mode = "normal";
defparam \WideOr16~1 .output_mode = "comb_only";
defparam \WideOr16~1 .register_cascade_mode = "off";
defparam \WideOr16~1 .sum_lutc_input = "datac";
defparam \WideOr16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell linkFIC(
// Equation(s):
// \linkFIC~regout  = DFFEAS((\Equal15~1_combout ) # ((\linkFIC~regout  & ((!\WideNor1~3_combout ) # (!\WideOr16~1_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFIC~regout ),
	.datab(\WideOr16~1_combout ),
	.datac(\Equal15~1_combout ),
	.datad(\WideNor1~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFIC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFIC.lut_mask = "f2fa";
defparam linkFIC.operation_mode = "normal";
defparam linkFIC.output_mode = "reg_only";
defparam linkFIC.register_cascade_mode = "off";
defparam linkFIC.sum_lutc_input = "datac";
defparam linkFIC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \BusC[62]~54 (
// Equation(s):
// \BusC[62]~54_combout  = (\linkFDC~regout  & (\BusA[15]~13  & ((\BusA[16]~14 ) # (!\linkFIC~regout )))) # (!\linkFDC~regout  & ((\BusA[16]~14 ) # ((!\linkFIC~regout ))))

	.clk(gnd),
	.dataa(\linkFDC~regout ),
	.datab(\BusA[16]~14 ),
	.datac(\linkFIC~regout ),
	.datad(\BusA[15]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusC[62]~54_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusC[62]~54 .lut_mask = "cf45";
defparam \BusC[62]~54 .operation_mode = "normal";
defparam \BusC[62]~54 .output_mode = "comb_only";
defparam \BusC[62]~54 .register_cascade_mode = "off";
defparam \BusC[62]~54 .sum_lutc_input = "datac";
defparam \BusC[62]~54 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \BusC[62]~55 (
// Equation(s):
// \BusC[62]~55_combout  = (\linkFIC~regout ) # (((\linkFDC~regout )))

	.clk(gnd),
	.dataa(\linkFIC~regout ),
	.datab(vcc),
	.datac(\linkFDC~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusC[62]~55_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusC[62]~55 .lut_mask = "fafa";
defparam \BusC[62]~55 .operation_mode = "normal";
defparam \BusC[62]~55 .output_mode = "comb_only";
defparam \BusC[62]~55 .register_cascade_mode = "off";
defparam \BusC[62]~55 .sum_lutc_input = "datac";
defparam \BusC[62]~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell linkSPS(
// Equation(s):
// \linkSPS~regout  = DFFEAS((\Equal10~1_combout ) # ((\linkSPS~regout  & ((\Equal3~3_combout ) # (!\WideOr1~3_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkSPS~regout ),
	.datab(\Equal3~3_combout ),
	.datac(\Equal10~1_combout ),
	.datad(\WideOr1~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSPS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSPS.lut_mask = "f8fa";
defparam linkSPS.operation_mode = "normal";
defparam linkSPS.output_mode = "reg_only";
defparam linkSPS.register_cascade_mode = "off";
defparam linkSPS.sum_lutc_input = "datac";
defparam linkSPS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N5
maxii_lcell spi_slave_rst_b2b(
// Equation(s):
// \spi_slave_rst_b2b~regout  = DFFEAS((\Equal10~1_combout ) # ((\spi_slave_rst_b2b~regout  & ((\Equal3~3_combout ) # (!\WideOr1~3_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal10~1_combout ),
	.datab(\Equal3~3_combout ),
	.datac(\spi_slave_rst_b2b~regout ),
	.datad(\WideOr1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_rst_b2b~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam spi_slave_rst_b2b.lut_mask = "eafa";
defparam spi_slave_rst_b2b.operation_mode = "normal";
defparam spi_slave_rst_b2b.output_mode = "reg_only";
defparam spi_slave_rst_b2b.register_cascade_mode = "off";
defparam spi_slave_rst_b2b.sum_lutc_input = "datac";
defparam spi_slave_rst_b2b.synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N9
maxii_lcell \spi_slave_b2b_instance|sckr[2] (
// Equation(s):
// \spi_slave_b2b_instance|always8~0  = (!\spi_slave_b2b_instance|sselr [1] & (((G1_sckr[2] & !\spi_slave_b2b_instance|sckr [1]))))
// \spi_slave_b2b_instance|sckr [2] = DFFEAS(\spi_slave_b2b_instance|always8~0 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , \spi_slave_b2b_instance|sckr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|sselr [1]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|sckr [1]),
	.datad(\spi_slave_b2b_instance|sckr [1]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|always8~0 ),
	.regout(\spi_slave_b2b_instance|sckr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|sckr[2] .lut_mask = "0050";
defparam \spi_slave_b2b_instance|sckr[2] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|sckr[2] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|sckr[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|sckr[2] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|sckr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N7
maxii_lcell \spi_slave_b2b_instance|sckr[0] (
// Equation(s):
// \spi_slave_b2b_instance|sckr [0] = DFFEAS((((\BusC[82]~26 ) # (!\linkSPS~regout ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkSPS~regout ),
	.datad(\BusC[82]~26 ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|sckr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|sckr[0] .lut_mask = "ff0f";
defparam \spi_slave_b2b_instance|sckr[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|sckr[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|sckr[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|sckr[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|sckr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N8
maxii_lcell \spi_slave_b2b_instance|sckr[1] (
// Equation(s):
// \spi_slave_b2b_instance|byte_received~0  = (!\spi_slave_b2b_instance|sselr [1] & (!\spi_slave_b2b_instance|sckr [2] & (G1_sckr[1])))
// \spi_slave_b2b_instance|sckr [1] = DFFEAS(\spi_slave_b2b_instance|byte_received~0 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , \spi_slave_b2b_instance|sckr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|sselr [1]),
	.datab(\spi_slave_b2b_instance|sckr [2]),
	.datac(\spi_slave_b2b_instance|sckr [0]),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|byte_received~0 ),
	.regout(\spi_slave_b2b_instance|sckr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|sckr[1] .lut_mask = "1010";
defparam \spi_slave_b2b_instance|sckr[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|sckr[1] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|sckr[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|sckr[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|sckr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N5
maxii_lcell \spi_slave_b2b_instance|sselr[0] (
// Equation(s):
// \spi_slave_b2b_instance|sselr [0] = DFFEAS((((\BusC[78]~25 ) # (!\linkSPS~regout ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkSPS~regout ),
	.datad(\BusC[78]~25 ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|sselr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|sselr[0] .lut_mask = "ff0f";
defparam \spi_slave_b2b_instance|sselr[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|sselr[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|sselr[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|sselr[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|sselr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N4
maxii_lcell \spi_slave_b2b_instance|sselr[1] (
// Equation(s):
// \spi_slave_b2b_instance|bitcnt[1]~1  = ((G1_sselr[1]) # ((\spi_slave_b2b_instance|sckr [1] & !\spi_slave_b2b_instance|sckr [2])))
// \spi_slave_b2b_instance|sselr [1] = DFFEAS(\spi_slave_b2b_instance|bitcnt[1]~1 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , \spi_slave_b2b_instance|sselr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|sckr [1]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|sselr [0]),
	.datad(\spi_slave_b2b_instance|sckr [2]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|bitcnt[1]~1 ),
	.regout(\spi_slave_b2b_instance|sselr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|sselr[1] .lut_mask = "f0fa";
defparam \spi_slave_b2b_instance|sselr[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|sselr[1] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|sselr[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|sselr[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|sselr[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N1
maxii_lcell \spi_slave_b2b_instance|bitcnt[0] (
// Equation(s):
// \spi_slave_b2b_instance|bitcnt [0] = DFFEAS(((!\spi_slave_b2b_instance|bitcnt [0] & ((!\spi_slave_b2b_instance|sselr [1])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|bitcnt[1]~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bitcnt [0]),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|sselr [1]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|bitcnt[1]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bitcnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bitcnt[0] .lut_mask = "0033";
defparam \spi_slave_b2b_instance|bitcnt[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bitcnt[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bitcnt[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bitcnt[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bitcnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N8
maxii_lcell \spi_slave_b2b_instance|bitcnt[1] (
// Equation(s):
// \spi_slave_b2b_instance|bitcnt [1] = DFFEAS(((!\spi_slave_b2b_instance|sselr [1] & (\spi_slave_b2b_instance|bitcnt [1] $ (\spi_slave_b2b_instance|bitcnt [0])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|bitcnt[1]~1 , , 
// , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|bitcnt [1]),
	.datab(\spi_slave_b2b_instance|bitcnt [0]),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|sselr [1]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|bitcnt[1]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bitcnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bitcnt[1] .lut_mask = "0066";
defparam \spi_slave_b2b_instance|bitcnt[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bitcnt[1] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bitcnt[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bitcnt[1] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bitcnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N2
maxii_lcell \spi_slave_b2b_instance|bitcnt[2] (
// Equation(s):
// \spi_slave_b2b_instance|bitcnt [2] = DFFEAS((!\spi_slave_b2b_instance|sselr [1] & (\spi_slave_b2b_instance|bitcnt [2] $ (((\spi_slave_b2b_instance|bitcnt [1] & \spi_slave_b2b_instance|bitcnt [0]))))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|bitcnt[1]~1 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|sselr [1]),
	.datab(\spi_slave_b2b_instance|bitcnt [2]),
	.datac(\spi_slave_b2b_instance|bitcnt [1]),
	.datad(\spi_slave_b2b_instance|bitcnt [0]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|bitcnt[1]~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bitcnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bitcnt[2] .lut_mask = "1444";
defparam \spi_slave_b2b_instance|bitcnt[2] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bitcnt[2] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bitcnt[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bitcnt[2] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bitcnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N3
maxii_lcell \spi_slave_b2b_instance|byte_received (
// Equation(s):
// \spi_slave_b2b_instance|byte_received~regout  = DFFEAS((\spi_slave_b2b_instance|bitcnt [1] & (\spi_slave_b2b_instance|bitcnt [2] & (\spi_slave_b2b_instance|byte_received~0  & \spi_slave_b2b_instance|bitcnt [0]))), GLOBAL(\clk~combout ), 
// \spi_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|bitcnt [1]),
	.datab(\spi_slave_b2b_instance|bitcnt [2]),
	.datac(\spi_slave_b2b_instance|byte_received~0 ),
	.datad(\spi_slave_b2b_instance|bitcnt [0]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_received~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_received .lut_mask = "8000";
defparam \spi_slave_b2b_instance|byte_received .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_received .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_received .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_received .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_received .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N0
maxii_lcell \spi_slave_b2b_instance|Add1~0 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~0_combout  = ((!\spi_slave_b2b_instance|bytecnt [0]))
// \spi_slave_b2b_instance|Add1~2  = CARRY(((\spi_slave_b2b_instance|bytecnt [0])))
// \spi_slave_b2b_instance|Add1~2COUT1_54  = CARRY(((\spi_slave_b2b_instance|bytecnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bytecnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add1~2 ),
	.cout1(\spi_slave_b2b_instance|Add1~2COUT1_54 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~0 .lut_mask = "33cc";
defparam \spi_slave_b2b_instance|Add1~0 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~0 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N7
maxii_lcell \spi_slave_b2b_instance|bytecnt[0] (
// Equation(s):
// \spi_slave_b2b_instance|bytecnt [0] = DFFEAS(GND, GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , \spi_slave_b2b_instance|Add1~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|Add1~0_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bytecnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[0] .lut_mask = "0000";
defparam \spi_slave_b2b_instance|bytecnt[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bytecnt[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bytecnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N1
maxii_lcell \spi_slave_b2b_instance|Add1~5 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~5_combout  = (\spi_slave_b2b_instance|bytecnt [1] $ ((\spi_slave_b2b_instance|Add1~2 )))
// \spi_slave_b2b_instance|Add1~7  = CARRY(((!\spi_slave_b2b_instance|Add1~2 ) # (!\spi_slave_b2b_instance|bytecnt [1])))
// \spi_slave_b2b_instance|Add1~7COUT1_56  = CARRY(((!\spi_slave_b2b_instance|Add1~2COUT1_54 ) # (!\spi_slave_b2b_instance|bytecnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bytecnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add1~2 ),
	.cin1(\spi_slave_b2b_instance|Add1~2COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add1~7 ),
	.cout1(\spi_slave_b2b_instance|Add1~7COUT1_56 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~5 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add1~5 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add1~5 .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance|Add1~5 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~5 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~5 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~5 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N9
maxii_lcell \spi_slave_b2b_instance|bytecnt[1] (
// Equation(s):
// \spi_slave_b2b_instance|bytecnt [1] = DFFEAS(GND, GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , \spi_slave_b2b_instance|Add1~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|Add1~5_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bytecnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[1] .lut_mask = "0000";
defparam \spi_slave_b2b_instance|bytecnt[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[1] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bytecnt[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[1] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bytecnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxii_lcell \spi_slave_b2b_instance|Add1~15 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~15_combout  = (\spi_slave_b2b_instance|bytecnt [2] $ ((!\spi_slave_b2b_instance|Add1~7 )))
// \spi_slave_b2b_instance|Add1~17  = CARRY(((\spi_slave_b2b_instance|bytecnt [2] & !\spi_slave_b2b_instance|Add1~7 )))
// \spi_slave_b2b_instance|Add1~17COUT1_58  = CARRY(((\spi_slave_b2b_instance|bytecnt [2] & !\spi_slave_b2b_instance|Add1~7COUT1_56 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bytecnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add1~7 ),
	.cin1(\spi_slave_b2b_instance|Add1~7COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add1~17 ),
	.cout1(\spi_slave_b2b_instance|Add1~17COUT1_58 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~15 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add1~15 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add1~15 .lut_mask = "c30c";
defparam \spi_slave_b2b_instance|Add1~15 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~15 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~15 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~15 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N8
maxii_lcell \spi_slave_b2b_instance|bytecnt[2] (
// Equation(s):
// \spi_slave_b2b_instance|bytecnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , \spi_slave_b2b_instance|Add1~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|Add1~15_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bytecnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[2] .lut_mask = "0000";
defparam \spi_slave_b2b_instance|bytecnt[2] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[2] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bytecnt[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[2] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bytecnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N0
maxii_lcell \spi_slave_b2b_instance|bytecnt[3] (
// Equation(s):
// \spi_slave_b2b_instance|always5~4  = (!\spi_slave_b2b_instance|bytecnt [2] & (!\spi_slave_b2b_instance|bytecnt [0] & (!G1_bytecnt[3] & !\spi_slave_b2b_instance|bytecnt [1])))
// \spi_slave_b2b_instance|bytecnt [3] = DFFEAS(\spi_slave_b2b_instance|always5~4 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , \spi_slave_b2b_instance|Add1~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|bytecnt [2]),
	.datab(\spi_slave_b2b_instance|bytecnt [0]),
	.datac(\spi_slave_b2b_instance|Add1~10_combout ),
	.datad(\spi_slave_b2b_instance|bytecnt [1]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|always5~4 ),
	.regout(\spi_slave_b2b_instance|bytecnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[3] .lut_mask = "0001";
defparam \spi_slave_b2b_instance|bytecnt[3] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[3] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|bytecnt[3] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[3] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|bytecnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N3
maxii_lcell \spi_slave_b2b_instance|Add1~10 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~10_combout  = \spi_slave_b2b_instance|bytecnt [3] $ ((((\spi_slave_b2b_instance|Add1~17 ))))
// \spi_slave_b2b_instance|Add1~12  = CARRY(((!\spi_slave_b2b_instance|Add1~17 )) # (!\spi_slave_b2b_instance|bytecnt [3]))
// \spi_slave_b2b_instance|Add1~12COUT1_60  = CARRY(((!\spi_slave_b2b_instance|Add1~17COUT1_58 )) # (!\spi_slave_b2b_instance|bytecnt [3]))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bytecnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add1~17 ),
	.cin1(\spi_slave_b2b_instance|Add1~17COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add1~12 ),
	.cout1(\spi_slave_b2b_instance|Add1~12COUT1_60 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~10 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add1~10 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add1~10 .lut_mask = "5a5f";
defparam \spi_slave_b2b_instance|Add1~10 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~10 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~10 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~10 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxii_lcell \spi_slave_b2b_instance|Add1~20 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~20_combout  = \spi_slave_b2b_instance|bytecnt [4] $ ((((!\spi_slave_b2b_instance|Add1~12 ))))
// \spi_slave_b2b_instance|Add1~22  = CARRY((\spi_slave_b2b_instance|bytecnt [4] & ((!\spi_slave_b2b_instance|Add1~12COUT1_60 ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bytecnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add1~12 ),
	.cin1(\spi_slave_b2b_instance|Add1~12COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~20_combout ),
	.regout(),
	.cout(\spi_slave_b2b_instance|Add1~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~20 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add1~20 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add1~20 .lut_mask = "a50a";
defparam \spi_slave_b2b_instance|Add1~20 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~20 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~20 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~20 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N9
maxii_lcell \spi_slave_b2b_instance|bytecnt[4] (
// Equation(s):
// \spi_slave_b2b_instance|bytecnt [4] = DFFEAS(GND, GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , \spi_slave_b2b_instance|Add1~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|Add1~20_combout ),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bytecnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[4] .lut_mask = "0000";
defparam \spi_slave_b2b_instance|bytecnt[4] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[4] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bytecnt[4] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[4] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bytecnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxii_lcell \spi_slave_b2b_instance|Add1~25 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~25_combout  = \spi_slave_b2b_instance|bytecnt [5] $ ((((\spi_slave_b2b_instance|Add1~22 ))))
// \spi_slave_b2b_instance|Add1~27  = CARRY(((!\spi_slave_b2b_instance|Add1~22 )) # (!\spi_slave_b2b_instance|bytecnt [5]))
// \spi_slave_b2b_instance|Add1~27COUT1_62  = CARRY(((!\spi_slave_b2b_instance|Add1~22 )) # (!\spi_slave_b2b_instance|bytecnt [5]))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bytecnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add1~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add1~27 ),
	.cout1(\spi_slave_b2b_instance|Add1~27COUT1_62 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~25 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add1~25 .lut_mask = "5a5f";
defparam \spi_slave_b2b_instance|Add1~25 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~25 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~25 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~25 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N6
maxii_lcell \spi_slave_b2b_instance|bytecnt[5] (
// Equation(s):
// \spi_slave_b2b_instance|bytecnt [5] = DFFEAS((((\spi_slave_b2b_instance|Add1~25_combout ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|Add1~25_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bytecnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[5] .lut_mask = "ff00";
defparam \spi_slave_b2b_instance|bytecnt[5] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[5] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bytecnt[5] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[5] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bytecnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N6
maxii_lcell \spi_slave_b2b_instance|Add1~30 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~30_combout  = \spi_slave_b2b_instance|bytecnt [6] $ ((((!(!\spi_slave_b2b_instance|Add1~22  & \spi_slave_b2b_instance|Add1~27 ) # (\spi_slave_b2b_instance|Add1~22  & \spi_slave_b2b_instance|Add1~27COUT1_62 )))))
// \spi_slave_b2b_instance|Add1~32  = CARRY((\spi_slave_b2b_instance|bytecnt [6] & ((!\spi_slave_b2b_instance|Add1~27 ))))
// \spi_slave_b2b_instance|Add1~32COUT1_64  = CARRY((\spi_slave_b2b_instance|bytecnt [6] & ((!\spi_slave_b2b_instance|Add1~27COUT1_62 ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bytecnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add1~22 ),
	.cin0(\spi_slave_b2b_instance|Add1~27 ),
	.cin1(\spi_slave_b2b_instance|Add1~27COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add1~32 ),
	.cout1(\spi_slave_b2b_instance|Add1~32COUT1_64 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~30 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add1~30 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add1~30 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add1~30 .lut_mask = "a50a";
defparam \spi_slave_b2b_instance|Add1~30 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~30 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~30 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~30 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N8
maxii_lcell \spi_slave_b2b_instance|bytecnt[6] (
// Equation(s):
// \spi_slave_b2b_instance|bytecnt [6] = DFFEAS((((\spi_slave_b2b_instance|Add1~30_combout ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|Add1~30_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|bytecnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[6] .lut_mask = "ff00";
defparam \spi_slave_b2b_instance|bytecnt[6] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[6] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|bytecnt[6] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[6] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|bytecnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N0
maxii_lcell \spi_slave_b2b_instance|bytecnt[7] (
// Equation(s):
// \spi_slave_b2b_instance|always5~3  = (!\spi_slave_b2b_instance|bytecnt [4] & (!\spi_slave_b2b_instance|bytecnt [6] & (!G1_bytecnt[7] & !\spi_slave_b2b_instance|bytecnt [5])))
// \spi_slave_b2b_instance|bytecnt [7] = DFFEAS(\spi_slave_b2b_instance|always5~3 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~regout , \spi_slave_b2b_instance|Add1~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|bytecnt [4]),
	.datab(\spi_slave_b2b_instance|bytecnt [6]),
	.datac(\spi_slave_b2b_instance|Add1~35_combout ),
	.datad(\spi_slave_b2b_instance|bytecnt [5]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|always5~3 ),
	.regout(\spi_slave_b2b_instance|bytecnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|bytecnt[7] .lut_mask = "0001";
defparam \spi_slave_b2b_instance|bytecnt[7] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|bytecnt[7] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|bytecnt[7] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|bytecnt[7] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|bytecnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y3_N7
maxii_lcell \spi_slave_b2b_instance|Add1~35 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~35_combout  = (\spi_slave_b2b_instance|bytecnt [7] $ (((!\spi_slave_b2b_instance|Add1~22  & \spi_slave_b2b_instance|Add1~32 ) # (\spi_slave_b2b_instance|Add1~22  & \spi_slave_b2b_instance|Add1~32COUT1_64 ))))
// \spi_slave_b2b_instance|Add1~37  = CARRY(((!\spi_slave_b2b_instance|Add1~32 ) # (!\spi_slave_b2b_instance|bytecnt [7])))
// \spi_slave_b2b_instance|Add1~37COUT1_66  = CARRY(((!\spi_slave_b2b_instance|Add1~32COUT1_64 ) # (!\spi_slave_b2b_instance|bytecnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bytecnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add1~22 ),
	.cin0(\spi_slave_b2b_instance|Add1~32 ),
	.cin1(\spi_slave_b2b_instance|Add1~32COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add1~37 ),
	.cout1(\spi_slave_b2b_instance|Add1~37COUT1_66 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~35 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add1~35 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add1~35 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add1~35 .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance|Add1~35 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add1~35 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~35 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~35 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N1
maxii_lcell \spi_slave_b2b_instance|Add2~5 (
// Equation(s):
// \spi_slave_b2b_instance|Add2~5_combout  = \spi_slave_b2b_instance|bytecnt [2] $ ((\spi_slave_b2b_instance|bytecnt [1]))
// \spi_slave_b2b_instance|Add2~7  = CARRY((\spi_slave_b2b_instance|bytecnt [2] & (\spi_slave_b2b_instance|bytecnt [1])))
// \spi_slave_b2b_instance|Add2~7COUT1_42  = CARRY((\spi_slave_b2b_instance|bytecnt [2] & (\spi_slave_b2b_instance|bytecnt [1])))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bytecnt [2]),
	.datab(\spi_slave_b2b_instance|bytecnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add2~7 ),
	.cout1(\spi_slave_b2b_instance|Add2~7COUT1_42 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add2~5 .lut_mask = "6688";
defparam \spi_slave_b2b_instance|Add2~5 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add2~5 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add2~5 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add2~5 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N2
maxii_lcell \spi_slave_b2b_instance|Add2~0 (
// Equation(s):
// \spi_slave_b2b_instance|Add2~0_combout  = (\spi_slave_b2b_instance|bytecnt [3] $ ((\spi_slave_b2b_instance|Add2~7 )))
// \spi_slave_b2b_instance|Add2~2  = CARRY(((!\spi_slave_b2b_instance|Add2~7 ) # (!\spi_slave_b2b_instance|bytecnt [3])))
// \spi_slave_b2b_instance|Add2~2COUT1_44  = CARRY(((!\spi_slave_b2b_instance|Add2~7COUT1_42 ) # (!\spi_slave_b2b_instance|bytecnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bytecnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add2~7 ),
	.cin1(\spi_slave_b2b_instance|Add2~7COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add2~2 ),
	.cout1(\spi_slave_b2b_instance|Add2~2COUT1_44 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add2~0 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add2~0 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add2~0 .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance|Add2~0 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add2~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add2~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add2~0 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N3
maxii_lcell \spi_slave_b2b_instance|Add2~10 (
// Equation(s):
// \spi_slave_b2b_instance|Add2~10_combout  = (\spi_slave_b2b_instance|bytecnt [4] $ ((!\spi_slave_b2b_instance|Add2~2 )))
// \spi_slave_b2b_instance|Add2~12  = CARRY(((\spi_slave_b2b_instance|bytecnt [4] & !\spi_slave_b2b_instance|Add2~2 )))
// \spi_slave_b2b_instance|Add2~12COUT1_46  = CARRY(((\spi_slave_b2b_instance|bytecnt [4] & !\spi_slave_b2b_instance|Add2~2COUT1_44 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bytecnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add2~2 ),
	.cin1(\spi_slave_b2b_instance|Add2~2COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add2~12 ),
	.cout1(\spi_slave_b2b_instance|Add2~12COUT1_46 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add2~10 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add2~10 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add2~10 .lut_mask = "c30c";
defparam \spi_slave_b2b_instance|Add2~10 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add2~10 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add2~10 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add2~10 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N4
maxii_lcell \spi_slave_b2b_instance|Add2~15 (
// Equation(s):
// \spi_slave_b2b_instance|Add2~15_combout  = \spi_slave_b2b_instance|bytecnt [5] $ ((((\spi_slave_b2b_instance|Add2~12 ))))
// \spi_slave_b2b_instance|Add2~17  = CARRY(((!\spi_slave_b2b_instance|Add2~12COUT1_46 )) # (!\spi_slave_b2b_instance|bytecnt [5]))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bytecnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add2~12 ),
	.cin1(\spi_slave_b2b_instance|Add2~12COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add2~15_combout ),
	.regout(),
	.cout(\spi_slave_b2b_instance|Add2~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add2~15 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add2~15 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add2~15 .lut_mask = "5a5f";
defparam \spi_slave_b2b_instance|Add2~15 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add2~15 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add2~15 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add2~15 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N9
maxii_lcell \spi_slave_b2b_instance|byte_data_received[5] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~18  = (\spi_slave_b2b_instance|byte_data_received [4] & (\spi_slave_b2b_instance|Add2~10_combout  & (\spi_slave_b2b_instance|Add2~15_combout  $ (!G1_byte_data_received[5])))) # 
// (!\spi_slave_b2b_instance|byte_data_received [4] & (!\spi_slave_b2b_instance|Add2~10_combout  & (\spi_slave_b2b_instance|Add2~15_combout  $ (!G1_byte_data_received[5]))))
// \spi_slave_b2b_instance|byte_data_received [5] = DFFEAS(\spi_slave_b2b_instance|received_memory[7]~18 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|byte_data_received [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|byte_data_received [4]),
	.datab(\spi_slave_b2b_instance|Add2~15_combout ),
	.datac(\spi_slave_b2b_instance|byte_data_received [4]),
	.datad(\spi_slave_b2b_instance|Add2~10_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~18 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[5] .lut_mask = "8241";
defparam \spi_slave_b2b_instance|byte_data_received[5] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[5] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[5] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[5] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N4
maxii_lcell \spi_slave_b2b_instance|mosir[0] (
// Equation(s):
// \spi_slave_b2b_instance|mosir [0] = DFFEAS((((\BusC[77]~24 ) # (!\linkSPS~regout ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkSPS~regout ),
	.datad(\BusC[77]~24 ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|mosir [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|mosir[0] .lut_mask = "ff0f";
defparam \spi_slave_b2b_instance|mosir[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|mosir[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|mosir[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|mosir[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|mosir[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \spi_slave_b2b_instance|mosir[1] (
// Equation(s):
// \spi_slave_b2b_instance|mosir [1] = DFFEAS(GND, GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , \spi_slave_b2b_instance|mosir [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|mosir [0]),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|mosir [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|mosir[1] .lut_mask = "0000";
defparam \spi_slave_b2b_instance|mosir[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|mosir[1] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|mosir[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|mosir[1] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|mosir[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N3
maxii_lcell \spi_slave_b2b_instance|byte_data_received[0] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~16  = (\spi_slave_b2b_instance|byte_data_received [1] & (!\spi_slave_b2b_instance|bytecnt [1] & (\spi_slave_b2b_instance|bytecnt [0] $ (!G1_byte_data_received[0])))) # (!\spi_slave_b2b_instance|byte_data_received 
// [1] & (\spi_slave_b2b_instance|bytecnt [1] & (\spi_slave_b2b_instance|bytecnt [0] $ (!G1_byte_data_received[0]))))
// \spi_slave_b2b_instance|byte_data_received [0] = DFFEAS(\spi_slave_b2b_instance|received_memory[7]~16 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|mosir [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|byte_data_received [1]),
	.datab(\spi_slave_b2b_instance|bytecnt [0]),
	.datac(\spi_slave_b2b_instance|mosir [1]),
	.datad(\spi_slave_b2b_instance|bytecnt [1]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~16 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[0] .lut_mask = "4182";
defparam \spi_slave_b2b_instance|byte_data_received[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[0] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[0] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N7
maxii_lcell \spi_slave_b2b_instance|byte_data_received[1] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~21  = (\spi_slave_b2b_instance|Add1~5_combout  & (G1_byte_data_received[1] & (\spi_slave_b2b_instance|byte_data_received [0] $ (!\spi_slave_b2b_instance|Add1~0_combout )))) # 
// (!\spi_slave_b2b_instance|Add1~5_combout  & (!G1_byte_data_received[1] & (\spi_slave_b2b_instance|byte_data_received [0] $ (!\spi_slave_b2b_instance|Add1~0_combout ))))
// \spi_slave_b2b_instance|byte_data_received [1] = DFFEAS(\spi_slave_b2b_instance|received_memory[7]~21 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|byte_data_received [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|Add1~5_combout ),
	.datab(\spi_slave_b2b_instance|byte_data_received [0]),
	.datac(\spi_slave_b2b_instance|byte_data_received [0]),
	.datad(\spi_slave_b2b_instance|Add1~0_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~21 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[1] .lut_mask = "8421";
defparam \spi_slave_b2b_instance|byte_data_received[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[1] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N4
maxii_lcell \spi_slave_b2b_instance|byte_data_received[2] (
// Equation(s):
// \spi_slave_b2b_instance|Equal6~0  = ((G1_byte_data_received[2] $ (\spi_slave_b2b_instance|Add2~5_combout )))
// \spi_slave_b2b_instance|byte_data_received [2] = DFFEAS(\spi_slave_b2b_instance|Equal6~0 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|byte_data_received [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|byte_data_received [1]),
	.datad(\spi_slave_b2b_instance|Add2~5_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Equal6~0 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[2] .lut_mask = "0ff0";
defparam \spi_slave_b2b_instance|byte_data_received[2] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[2] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[2] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N1
maxii_lcell \spi_slave_b2b_instance|byte_data_received[3] (
// Equation(s):
// \spi_slave_b2b_instance|always5~1  = (\spi_slave_b2b_instance|byte_data_received [1] & (!\spi_slave_b2b_instance|byte_data_received [2] & (!G1_byte_data_received[3] & !\spi_slave_b2b_instance|byte_data_received [0])))
// \spi_slave_b2b_instance|byte_data_received [3] = DFFEAS(\spi_slave_b2b_instance|always5~1 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|byte_data_received [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|byte_data_received [1]),
	.datab(\spi_slave_b2b_instance|byte_data_received [2]),
	.datac(\spi_slave_b2b_instance|byte_data_received [2]),
	.datad(\spi_slave_b2b_instance|byte_data_received [0]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|always5~1 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[3] .lut_mask = "0002";
defparam \spi_slave_b2b_instance|byte_data_received[3] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[3] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[3] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[3] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N2
maxii_lcell \spi_slave_b2b_instance|byte_data_received[4] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~23  = (\spi_slave_b2b_instance|Add1~25_combout  & (\spi_slave_b2b_instance|byte_data_received [5] & (G1_byte_data_received[4] $ (!\spi_slave_b2b_instance|Add1~20_combout )))) # 
// (!\spi_slave_b2b_instance|Add1~25_combout  & (!\spi_slave_b2b_instance|byte_data_received [5] & (G1_byte_data_received[4] $ (!\spi_slave_b2b_instance|Add1~20_combout ))))
// \spi_slave_b2b_instance|byte_data_received [4] = DFFEAS(\spi_slave_b2b_instance|received_memory[7]~23 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|byte_data_received [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|Add1~25_combout ),
	.datab(\spi_slave_b2b_instance|byte_data_received [5]),
	.datac(\spi_slave_b2b_instance|byte_data_received [3]),
	.datad(\spi_slave_b2b_instance|Add1~20_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~23 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[4] .lut_mask = "9009";
defparam \spi_slave_b2b_instance|byte_data_received[4] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[4] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[4] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[4] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y3_N5
maxii_lcell \spi_slave_b2b_instance|byte_data_received[7] (
// Equation(s):
// \spi_slave_b2b_instance|always5~0  = (!\spi_slave_b2b_instance|byte_data_received [6] & (((!G1_byte_data_received[7]))))
// \spi_slave_b2b_instance|byte_data_received [7] = DFFEAS(\spi_slave_b2b_instance|always5~0 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|byte_data_received [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|byte_data_received [6]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|byte_data_received [6]),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|always5~0 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[7] .lut_mask = "0505";
defparam \spi_slave_b2b_instance|byte_data_received[7] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[7] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[7] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[7] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y2_N5
maxii_lcell \spi_slave_b2b_instance|Add2~20 (
// Equation(s):
// \spi_slave_b2b_instance|Add2~20_combout  = (\spi_slave_b2b_instance|bytecnt [6] $ ((!\spi_slave_b2b_instance|Add2~17 )))
// \spi_slave_b2b_instance|Add2~22  = CARRY(((\spi_slave_b2b_instance|bytecnt [6] & !\spi_slave_b2b_instance|Add2~17 )))
// \spi_slave_b2b_instance|Add2~22COUT1_48  = CARRY(((\spi_slave_b2b_instance|bytecnt [6] & !\spi_slave_b2b_instance|Add2~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bytecnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add2~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add2~22 ),
	.cout1(\spi_slave_b2b_instance|Add2~22COUT1_48 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add2~20 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add2~20 .lut_mask = "c30c";
defparam \spi_slave_b2b_instance|Add2~20 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add2~20 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add2~20 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add2~20 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N6
maxii_lcell \spi_slave_b2b_instance|Add2~25 (
// Equation(s):
// \spi_slave_b2b_instance|Add2~25_combout  = (\spi_slave_b2b_instance|bytecnt [7] $ (((!\spi_slave_b2b_instance|Add2~17  & \spi_slave_b2b_instance|Add2~22 ) # (\spi_slave_b2b_instance|Add2~17  & \spi_slave_b2b_instance|Add2~22COUT1_48 ))))
// \spi_slave_b2b_instance|Add2~27  = CARRY(((!\spi_slave_b2b_instance|Add2~22 ) # (!\spi_slave_b2b_instance|bytecnt [7])))
// \spi_slave_b2b_instance|Add2~27COUT1_50  = CARRY(((!\spi_slave_b2b_instance|Add2~22COUT1_48 ) # (!\spi_slave_b2b_instance|bytecnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|bytecnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add2~17 ),
	.cin0(\spi_slave_b2b_instance|Add2~22 ),
	.cin1(\spi_slave_b2b_instance|Add2~22COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add2~27 ),
	.cout1(\spi_slave_b2b_instance|Add2~27COUT1_50 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add2~25 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add2~25 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add2~25 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add2~25 .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance|Add2~25 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add2~25 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add2~25 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add2~25 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N2
maxii_lcell \spi_slave_b2b_instance|byte_data_received[6] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~19  = (\spi_slave_b2b_instance|byte_data_received [7] & (\spi_slave_b2b_instance|Add2~25_combout  & (G1_byte_data_received[6] $ (!\spi_slave_b2b_instance|Add2~20_combout )))) # 
// (!\spi_slave_b2b_instance|byte_data_received [7] & (!\spi_slave_b2b_instance|Add2~25_combout  & (G1_byte_data_received[6] $ (!\spi_slave_b2b_instance|Add2~20_combout ))))
// \spi_slave_b2b_instance|byte_data_received [6] = DFFEAS(\spi_slave_b2b_instance|received_memory[7]~19 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|byte_received~0 , \spi_slave_b2b_instance|byte_data_received [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|byte_data_received [7]),
	.datab(\spi_slave_b2b_instance|Add2~25_combout ),
	.datac(\spi_slave_b2b_instance|byte_data_received [5]),
	.datad(\spi_slave_b2b_instance|Add2~20_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\spi_slave_b2b_instance|byte_received~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~19 ),
	.regout(\spi_slave_b2b_instance|byte_data_received [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_received[6] .lut_mask = "9009";
defparam \spi_slave_b2b_instance|byte_data_received[6] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_received[6] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|byte_data_received[6] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_received[6] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|byte_data_received[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y2_N9
maxii_lcell \spi_slave_b2b_instance|always5~2 (
// Equation(s):
// \spi_slave_b2b_instance|always5~2_combout  = (!\spi_slave_b2b_instance|byte_data_received [4] & (!\spi_slave_b2b_instance|byte_data_received [5] & (\spi_slave_b2b_instance|always5~1  & \spi_slave_b2b_instance|always5~0 )))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|byte_data_received [4]),
	.datab(\spi_slave_b2b_instance|byte_data_received [5]),
	.datac(\spi_slave_b2b_instance|always5~1 ),
	.datad(\spi_slave_b2b_instance|always5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|always5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|always5~2 .lut_mask = "1000";
defparam \spi_slave_b2b_instance|always5~2 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|always5~2 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|always5~2 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|always5~2 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|always5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N0
maxii_lcell \spi_slave_b2b_instance|first_byte[1] (
// Equation(s):
// \spi_slave_b2b_instance|always5~5  = (G1_first_byte[1]) # ((\spi_slave_b2b_instance|always5~4  & (\spi_slave_b2b_instance|always5~3  & \spi_slave_b2b_instance|always5~2_combout )))
// \spi_slave_b2b_instance|first_byte [1] = DFFEAS(\spi_slave_b2b_instance|always5~5 , GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|always5~4 ),
	.datab(\spi_slave_b2b_instance|always5~3 ),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|always5~2_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|always5~5 ),
	.regout(\spi_slave_b2b_instance|first_byte [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|first_byte[1] .lut_mask = "f8f0";
defparam \spi_slave_b2b_instance|first_byte[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|first_byte[1] .output_mode = "reg_and_comb";
defparam \spi_slave_b2b_instance|first_byte[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|first_byte[1] .sum_lutc_input = "qfbk";
defparam \spi_slave_b2b_instance|first_byte[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y2_N7
maxii_lcell \spi_slave_b2b_instance|Add2~30 (
// Equation(s):
// \spi_slave_b2b_instance|Add2~30_combout  = (((!(!\spi_slave_b2b_instance|Add2~17  & \spi_slave_b2b_instance|Add2~27 ) # (\spi_slave_b2b_instance|Add2~17  & \spi_slave_b2b_instance|Add2~27COUT1_50 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add2~17 ),
	.cin0(\spi_slave_b2b_instance|Add2~27 ),
	.cin1(\spi_slave_b2b_instance|Add2~27COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add2~30 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add2~30 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add2~30 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add2~30 .lut_mask = "0f0f";
defparam \spi_slave_b2b_instance|Add2~30 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|Add2~30 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add2~30 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add2~30 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N5
maxii_lcell \spi_slave_b2b_instance|received_memory[7]~17 (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~17_combout  = (\spi_slave_b2b_instance|received_memory[7]~16  & (!\spi_slave_b2b_instance|Equal6~0  & (\spi_slave_b2b_instance|byte_data_received [3] $ (!\spi_slave_b2b_instance|Add2~0_combout ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|received_memory[7]~16 ),
	.datab(\spi_slave_b2b_instance|byte_data_received [3]),
	.datac(\spi_slave_b2b_instance|Add2~0_combout ),
	.datad(\spi_slave_b2b_instance|Equal6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[7]~17 .lut_mask = "0082";
defparam \spi_slave_b2b_instance|received_memory[7]~17 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|received_memory[7]~17 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|received_memory[7]~17 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[7]~17 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|received_memory[7]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N6
maxii_lcell \spi_slave_b2b_instance|received_memory[7]~20 (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~20_combout  = (!\spi_slave_b2b_instance|Add2~30_combout  & (\spi_slave_b2b_instance|received_memory[7]~19  & (\spi_slave_b2b_instance|received_memory[7]~17_combout  & \spi_slave_b2b_instance|received_memory[7]~18 
// )))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|Add2~30_combout ),
	.datab(\spi_slave_b2b_instance|received_memory[7]~19 ),
	.datac(\spi_slave_b2b_instance|received_memory[7]~17_combout ),
	.datad(\spi_slave_b2b_instance|received_memory[7]~18 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[7]~20 .lut_mask = "4000";
defparam \spi_slave_b2b_instance|received_memory[7]~20 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|received_memory[7]~20 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|received_memory[7]~20 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[7]~20 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|received_memory[7]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N8
maxii_lcell \spi_slave_b2b_instance|Add1~40 (
// Equation(s):
// \spi_slave_b2b_instance|Add1~40_combout  = (((!(!\spi_slave_b2b_instance|Add1~22  & \spi_slave_b2b_instance|Add1~37 ) # (\spi_slave_b2b_instance|Add1~22  & \spi_slave_b2b_instance|Add1~37COUT1_66 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add1~22 ),
	.cin0(\spi_slave_b2b_instance|Add1~37 ),
	.cin1(\spi_slave_b2b_instance|Add1~37COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add1~40 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add1~40 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add1~40 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add1~40 .lut_mask = "0f0f";
defparam \spi_slave_b2b_instance|Add1~40 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|Add1~40 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add1~40 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add1~40 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N1
maxii_lcell \spi_slave_b2b_instance|received_memory[7]~24 (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~24_combout  = (\spi_slave_b2b_instance|byte_data_received [7] & (\spi_slave_b2b_instance|Add1~35_combout  & (\spi_slave_b2b_instance|Add1~30_combout  $ (!\spi_slave_b2b_instance|byte_data_received [6])))) # 
// (!\spi_slave_b2b_instance|byte_data_received [7] & (!\spi_slave_b2b_instance|Add1~35_combout  & (\spi_slave_b2b_instance|Add1~30_combout  $ (!\spi_slave_b2b_instance|byte_data_received [6]))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|byte_data_received [7]),
	.datab(\spi_slave_b2b_instance|Add1~30_combout ),
	.datac(\spi_slave_b2b_instance|byte_data_received [6]),
	.datad(\spi_slave_b2b_instance|Add1~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[7]~24 .lut_mask = "8241";
defparam \spi_slave_b2b_instance|received_memory[7]~24 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|received_memory[7]~24 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|received_memory[7]~24 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[7]~24 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|received_memory[7]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N8
maxii_lcell \spi_slave_b2b_instance|Equal7~0 (
// Equation(s):
// \spi_slave_b2b_instance|Equal7~0_combout  = ((\spi_slave_b2b_instance|byte_data_received [2] $ (\spi_slave_b2b_instance|Add1~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|byte_data_received [2]),
	.datad(\spi_slave_b2b_instance|Add1~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Equal7~0 .lut_mask = "0ff0";
defparam \spi_slave_b2b_instance|Equal7~0 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|Equal7~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Equal7~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Equal7~0 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N0
maxii_lcell \spi_slave_b2b_instance|received_memory[7]~22 (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~22_combout  = (\spi_slave_b2b_instance|received_memory[7]~21  & (!\spi_slave_b2b_instance|Equal7~0_combout  & (\spi_slave_b2b_instance|byte_data_received [3] $ (!\spi_slave_b2b_instance|Add1~10_combout ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|byte_data_received [3]),
	.datab(\spi_slave_b2b_instance|Add1~10_combout ),
	.datac(\spi_slave_b2b_instance|received_memory[7]~21 ),
	.datad(\spi_slave_b2b_instance|Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[7]~22 .lut_mask = "0090";
defparam \spi_slave_b2b_instance|received_memory[7]~22 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|received_memory[7]~22 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|received_memory[7]~22 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[7]~22 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|received_memory[7]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N3
maxii_lcell \spi_slave_b2b_instance|received_memory[7]~25 (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~25_combout  = (!\spi_slave_b2b_instance|Add1~40_combout  & (\spi_slave_b2b_instance|received_memory[7]~24_combout  & (\spi_slave_b2b_instance|received_memory[7]~22_combout  & 
// \spi_slave_b2b_instance|received_memory[7]~23 )))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|Add1~40_combout ),
	.datab(\spi_slave_b2b_instance|received_memory[7]~24_combout ),
	.datac(\spi_slave_b2b_instance|received_memory[7]~22_combout ),
	.datad(\spi_slave_b2b_instance|received_memory[7]~23 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[7]~25 .lut_mask = "4000";
defparam \spi_slave_b2b_instance|received_memory[7]~25 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|received_memory[7]~25 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|received_memory[7]~25 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[7]~25 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|received_memory[7]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N4
maxii_lcell \spi_slave_b2b_instance|received_memory[7]~26 (
// Equation(s):
// \spi_slave_b2b_instance|received_memory[7]~26_combout  = (\spi_slave_b2b_instance|byte_received~regout  & ((\spi_slave_b2b_instance|always5~5  & (\spi_slave_b2b_instance|received_memory[7]~20_combout )) # (!\spi_slave_b2b_instance|always5~5  & 
// ((\spi_slave_b2b_instance|received_memory[7]~25_combout )))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|byte_received~regout ),
	.datab(\spi_slave_b2b_instance|always5~5 ),
	.datac(\spi_slave_b2b_instance|received_memory[7]~20_combout ),
	.datad(\spi_slave_b2b_instance|received_memory[7]~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[7]~26 .lut_mask = "a280";
defparam \spi_slave_b2b_instance|received_memory[7]~26 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|received_memory[7]~26 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|received_memory[7]~26 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[7]~26 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|received_memory[7]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxii_lcell \spi_slave_b2b_instance|received_memory[0] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [0] = DFFEAS(((!\spi_slave_b2b_instance|received_memory [0])), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_b2b_instance|received_memory[0]~1  = CARRY(((\spi_slave_b2b_instance|received_memory [0])))
// \spi_slave_b2b_instance|received_memory[0]~1COUT1_35  = CARRY(((\spi_slave_b2b_instance|received_memory [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|received_memory [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [0]),
	.cout(),
	.cout0(\spi_slave_b2b_instance|received_memory[0]~1 ),
	.cout1(\spi_slave_b2b_instance|received_memory[0]~1COUT1_35 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[0] .lut_mask = "33cc";
defparam \spi_slave_b2b_instance|received_memory[0] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|received_memory[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|received_memory[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxii_lcell \spi_slave_b2b_instance|received_memory[1] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [1] = DFFEAS((\spi_slave_b2b_instance|received_memory [1] $ ((\spi_slave_b2b_instance|received_memory[0]~1 ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_b2b_instance|received_memory[1]~3  = CARRY(((!\spi_slave_b2b_instance|received_memory[0]~1 ) # (!\spi_slave_b2b_instance|received_memory [1])))
// \spi_slave_b2b_instance|received_memory[1]~3COUT1_37  = CARRY(((!\spi_slave_b2b_instance|received_memory[0]~1COUT1_35 ) # (!\spi_slave_b2b_instance|received_memory [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|received_memory [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|received_memory[0]~1 ),
	.cin1(\spi_slave_b2b_instance|received_memory[0]~1COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [1]),
	.cout(),
	.cout0(\spi_slave_b2b_instance|received_memory[1]~3 ),
	.cout1(\spi_slave_b2b_instance|received_memory[1]~3COUT1_37 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[1] .cin0_used = "true";
defparam \spi_slave_b2b_instance|received_memory[1] .cin1_used = "true";
defparam \spi_slave_b2b_instance|received_memory[1] .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance|received_memory[1] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|received_memory[1] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[1] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|received_memory[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \spi_slave_b2b_instance|received_memory[2] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [2] = DFFEAS((\spi_slave_b2b_instance|received_memory [2] $ ((!\spi_slave_b2b_instance|received_memory[1]~3 ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_b2b_instance|received_memory[2]~13  = CARRY(((\spi_slave_b2b_instance|received_memory [2] & !\spi_slave_b2b_instance|received_memory[1]~3 )))
// \spi_slave_b2b_instance|received_memory[2]~13COUT1_39  = CARRY(((\spi_slave_b2b_instance|received_memory [2] & !\spi_slave_b2b_instance|received_memory[1]~3COUT1_37 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|received_memory [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|received_memory[1]~3 ),
	.cin1(\spi_slave_b2b_instance|received_memory[1]~3COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [2]),
	.cout(),
	.cout0(\spi_slave_b2b_instance|received_memory[2]~13 ),
	.cout1(\spi_slave_b2b_instance|received_memory[2]~13COUT1_39 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[2] .cin0_used = "true";
defparam \spi_slave_b2b_instance|received_memory[2] .cin1_used = "true";
defparam \spi_slave_b2b_instance|received_memory[2] .lut_mask = "c30c";
defparam \spi_slave_b2b_instance|received_memory[2] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|received_memory[2] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[2] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|received_memory[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxii_lcell \spi_slave_b2b_instance|received_memory[3] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [3] = DFFEAS(\spi_slave_b2b_instance|received_memory [3] $ ((((\spi_slave_b2b_instance|received_memory[2]~13 )))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_b2b_instance|received_memory[3]~15  = CARRY(((!\spi_slave_b2b_instance|received_memory[2]~13 )) # (!\spi_slave_b2b_instance|received_memory [3]))
// \spi_slave_b2b_instance|received_memory[3]~15COUT1_41  = CARRY(((!\spi_slave_b2b_instance|received_memory[2]~13COUT1_39 )) # (!\spi_slave_b2b_instance|received_memory [3]))

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|received_memory [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|received_memory[2]~13 ),
	.cin1(\spi_slave_b2b_instance|received_memory[2]~13COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [3]),
	.cout(),
	.cout0(\spi_slave_b2b_instance|received_memory[3]~15 ),
	.cout1(\spi_slave_b2b_instance|received_memory[3]~15COUT1_41 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[3] .cin0_used = "true";
defparam \spi_slave_b2b_instance|received_memory[3] .cin1_used = "true";
defparam \spi_slave_b2b_instance|received_memory[3] .lut_mask = "5a5f";
defparam \spi_slave_b2b_instance|received_memory[3] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|received_memory[3] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[3] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[3] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|received_memory[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \spi_slave_b2b_instance|received_memory[4] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [4] = DFFEAS(\spi_slave_b2b_instance|received_memory [4] $ ((((!\spi_slave_b2b_instance|received_memory[3]~15 )))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_b2b_instance|received_memory[4]~7  = CARRY((\spi_slave_b2b_instance|received_memory [4] & ((!\spi_slave_b2b_instance|received_memory[3]~15COUT1_41 ))))

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|received_memory [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|received_memory[3]~15 ),
	.cin1(\spi_slave_b2b_instance|received_memory[3]~15COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [4]),
	.cout(\spi_slave_b2b_instance|received_memory[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[4] .cin0_used = "true";
defparam \spi_slave_b2b_instance|received_memory[4] .cin1_used = "true";
defparam \spi_slave_b2b_instance|received_memory[4] .lut_mask = "a50a";
defparam \spi_slave_b2b_instance|received_memory[4] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|received_memory[4] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[4] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[4] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|received_memory[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \spi_slave_b2b_instance|received_memory[5] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [5] = DFFEAS(\spi_slave_b2b_instance|received_memory [5] $ ((((\spi_slave_b2b_instance|received_memory[4]~7 )))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_b2b_instance|received_memory[5]~9  = CARRY(((!\spi_slave_b2b_instance|received_memory[4]~7 )) # (!\spi_slave_b2b_instance|received_memory [5]))
// \spi_slave_b2b_instance|received_memory[5]~9COUT1_43  = CARRY(((!\spi_slave_b2b_instance|received_memory[4]~7 )) # (!\spi_slave_b2b_instance|received_memory [5]))

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|received_memory [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(\spi_slave_b2b_instance|received_memory[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [5]),
	.cout(),
	.cout0(\spi_slave_b2b_instance|received_memory[5]~9 ),
	.cout1(\spi_slave_b2b_instance|received_memory[5]~9COUT1_43 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[5] .cin_used = "true";
defparam \spi_slave_b2b_instance|received_memory[5] .lut_mask = "5a5f";
defparam \spi_slave_b2b_instance|received_memory[5] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|received_memory[5] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[5] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[5] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|received_memory[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \spi_slave_b2b_instance|received_memory[6] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [6] = DFFEAS(\spi_slave_b2b_instance|received_memory [6] $ ((((!(!\spi_slave_b2b_instance|received_memory[4]~7  & \spi_slave_b2b_instance|received_memory[5]~9 ) # (\spi_slave_b2b_instance|received_memory[4]~7  & 
// \spi_slave_b2b_instance|received_memory[5]~9COUT1_43 ))))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )
// \spi_slave_b2b_instance|received_memory[6]~5  = CARRY((\spi_slave_b2b_instance|received_memory [6] & ((!\spi_slave_b2b_instance|received_memory[5]~9 ))))
// \spi_slave_b2b_instance|received_memory[6]~5COUT1_45  = CARRY((\spi_slave_b2b_instance|received_memory [6] & ((!\spi_slave_b2b_instance|received_memory[5]~9COUT1_43 ))))

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|received_memory [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(\spi_slave_b2b_instance|received_memory[4]~7 ),
	.cin0(\spi_slave_b2b_instance|received_memory[5]~9 ),
	.cin1(\spi_slave_b2b_instance|received_memory[5]~9COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [6]),
	.cout(),
	.cout0(\spi_slave_b2b_instance|received_memory[6]~5 ),
	.cout1(\spi_slave_b2b_instance|received_memory[6]~5COUT1_45 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[6] .cin0_used = "true";
defparam \spi_slave_b2b_instance|received_memory[6] .cin1_used = "true";
defparam \spi_slave_b2b_instance|received_memory[6] .cin_used = "true";
defparam \spi_slave_b2b_instance|received_memory[6] .lut_mask = "a50a";
defparam \spi_slave_b2b_instance|received_memory[6] .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|received_memory[6] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[6] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[6] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|received_memory[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \spi_slave_b2b_instance|received_memory[7] (
// Equation(s):
// \spi_slave_b2b_instance|received_memory [7] = DFFEAS((\spi_slave_b2b_instance|received_memory [7] $ (((!\spi_slave_b2b_instance|received_memory[4]~7  & \spi_slave_b2b_instance|received_memory[6]~5 ) # (\spi_slave_b2b_instance|received_memory[4]~7  & 
// \spi_slave_b2b_instance|received_memory[6]~5COUT1_45 )))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|received_memory[7]~26_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|received_memory [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|received_memory[7]~26_combout ),
	.cin(\spi_slave_b2b_instance|received_memory[4]~7 ),
	.cin0(\spi_slave_b2b_instance|received_memory[6]~5 ),
	.cin1(\spi_slave_b2b_instance|received_memory[6]~5COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|received_memory [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|received_memory[7] .cin0_used = "true";
defparam \spi_slave_b2b_instance|received_memory[7] .cin1_used = "true";
defparam \spi_slave_b2b_instance|received_memory[7] .cin_used = "true";
defparam \spi_slave_b2b_instance|received_memory[7] .lut_mask = "3c3c";
defparam \spi_slave_b2b_instance|received_memory[7] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|received_memory[7] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|received_memory[7] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|received_memory[7] .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|received_memory[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxii_lcell \spi_slave_b2b_instance|Equal9~1 (
// Equation(s):
// \spi_slave_b2b_instance|Equal9~1_combout  = (!\spi_slave_b2b_instance|received_memory [5] & (!\spi_slave_b2b_instance|received_memory [7] & (!\spi_slave_b2b_instance|received_memory [4] & \spi_slave_b2b_instance|received_memory [6])))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|received_memory [5]),
	.datab(\spi_slave_b2b_instance|received_memory [7]),
	.datac(\spi_slave_b2b_instance|received_memory [4]),
	.datad(\spi_slave_b2b_instance|received_memory [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Equal9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Equal9~1 .lut_mask = "0100";
defparam \spi_slave_b2b_instance|Equal9~1 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|Equal9~1 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Equal9~1 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Equal9~1 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|Equal9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \spi_slave_b2b_instance|Equal9~0 (
// Equation(s):
// \spi_slave_b2b_instance|Equal9~0_combout  = (((!\spi_slave_b2b_instance|received_memory [0] & !\spi_slave_b2b_instance|received_memory [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|received_memory [0]),
	.datad(\spi_slave_b2b_instance|received_memory [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Equal9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Equal9~0 .lut_mask = "000f";
defparam \spi_slave_b2b_instance|Equal9~0 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|Equal9~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Equal9~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Equal9~0 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|Equal9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N0
maxii_lcell \spi_slave_b2b_instance|recived_status (
// Equation(s):
// \spi_slave_b2b_instance|recived_status~regout  = DFFEAS((\spi_slave_b2b_instance|Equal9~1_combout  & (!\spi_slave_b2b_instance|received_memory [2] & (!\spi_slave_b2b_instance|received_memory [3] & \spi_slave_b2b_instance|Equal9~0_combout ))), 
// GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|Equal9~1_combout ),
	.datab(\spi_slave_b2b_instance|received_memory [2]),
	.datac(\spi_slave_b2b_instance|received_memory [3]),
	.datad(\spi_slave_b2b_instance|Equal9~0_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|recived_status~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|recived_status .lut_mask = "0200";
defparam \spi_slave_b2b_instance|recived_status .operation_mode = "normal";
defparam \spi_slave_b2b_instance|recived_status .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|recived_status .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|recived_status .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|recived_status .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell spi_rst(
// Equation(s):
// \spi_rst~regout  = DFFEAS((\Equal6~5_combout ) # ((\spi_rst~regout  & ((\Equal5~1_combout ) # (!\WideOr4~0_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_rst~regout ),
	.datab(\Equal5~1_combout ),
	.datac(\Equal6~5_combout ),
	.datad(\WideOr4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam spi_rst.lut_mask = "f8fa";
defparam spi_rst.operation_mode = "normal";
defparam spi_rst.output_mode = "reg_only";
defparam spi_rst.register_cascade_mode = "off";
defparam spi_rst.sum_lutc_input = "datac";
defparam spi_rst.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \spi_ctrl_instance|clk_count[0] (
// Equation(s):
// \spi_ctrl_instance|clk_count [0] = DFFEAS(((!\spi_ctrl_instance|clk_count [0])), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[0]~15  = CARRY(((\spi_ctrl_instance|clk_count [0])))
// \spi_ctrl_instance|clk_count[0]~15COUT1_24  = CARRY(((\spi_ctrl_instance|clk_count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[0]~15 ),
	.cout1(\spi_ctrl_instance|clk_count[0]~15COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[0] .lut_mask = "33cc";
defparam \spi_ctrl_instance|clk_count[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|clk_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \spi_ctrl_instance|clk_count[1] (
// Equation(s):
// \spi_ctrl_instance|clk_count [1] = DFFEAS((\spi_ctrl_instance|clk_count [1] $ ((\spi_ctrl_instance|clk_count[0]~15 ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[1]~13  = CARRY(((!\spi_ctrl_instance|clk_count[0]~15 ) # (!\spi_ctrl_instance|clk_count [1])))
// \spi_ctrl_instance|clk_count[1]~13COUT1_26  = CARRY(((!\spi_ctrl_instance|clk_count[0]~15COUT1_24 ) # (!\spi_ctrl_instance|clk_count [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[0]~15 ),
	.cin1(\spi_ctrl_instance|clk_count[0]~15COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[1]~13 ),
	.cout1(\spi_ctrl_instance|clk_count[1]~13COUT1_26 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[1] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[1] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[1] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|clk_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \spi_ctrl_instance|clk_count[2] (
// Equation(s):
// \spi_ctrl_instance|clk_count [2] = DFFEAS((\spi_ctrl_instance|clk_count [2] $ ((!\spi_ctrl_instance|clk_count[1]~13 ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[2]~1  = CARRY(((\spi_ctrl_instance|clk_count [2] & !\spi_ctrl_instance|clk_count[1]~13 )))
// \spi_ctrl_instance|clk_count[2]~1COUT1_28  = CARRY(((\spi_ctrl_instance|clk_count [2] & !\spi_ctrl_instance|clk_count[1]~13COUT1_26 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[1]~13 ),
	.cin1(\spi_ctrl_instance|clk_count[1]~13COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[2]~1 ),
	.cout1(\spi_ctrl_instance|clk_count[2]~1COUT1_28 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[2] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[2] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[2] .lut_mask = "c30c";
defparam \spi_ctrl_instance|clk_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \spi_ctrl_instance|clk_count[3] (
// Equation(s):
// \spi_ctrl_instance|clk_count [3] = DFFEAS(\spi_ctrl_instance|clk_count [3] $ ((((\spi_ctrl_instance|clk_count[2]~1 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[3]~3  = CARRY(((!\spi_ctrl_instance|clk_count[2]~1 )) # (!\spi_ctrl_instance|clk_count [3]))
// \spi_ctrl_instance|clk_count[3]~3COUT1_30  = CARRY(((!\spi_ctrl_instance|clk_count[2]~1COUT1_28 )) # (!\spi_ctrl_instance|clk_count [3]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|clk_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[2]~1 ),
	.cin1(\spi_ctrl_instance|clk_count[2]~1COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[3]~3 ),
	.cout1(\spi_ctrl_instance|clk_count[3]~3COUT1_30 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[3] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[3] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[3] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|clk_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \spi_ctrl_instance|clk_count[4] (
// Equation(s):
// \spi_ctrl_instance|clk_count [4] = DFFEAS(\spi_ctrl_instance|clk_count [4] $ ((((!\spi_ctrl_instance|clk_count[3]~3 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[4]~5  = CARRY((\spi_ctrl_instance|clk_count [4] & ((!\spi_ctrl_instance|clk_count[3]~3COUT1_30 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|clk_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|clk_count[3]~3 ),
	.cin1(\spi_ctrl_instance|clk_count[3]~3COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [4]),
	.cout(\spi_ctrl_instance|clk_count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[4] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[4] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[4] .lut_mask = "a50a";
defparam \spi_ctrl_instance|clk_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \spi_ctrl_instance|clk_count[5] (
// Equation(s):
// \spi_ctrl_instance|clk_count [5] = DFFEAS(\spi_ctrl_instance|clk_count [5] $ ((((\spi_ctrl_instance|clk_count[4]~5 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[5]~9  = CARRY(((!\spi_ctrl_instance|clk_count[4]~5 )) # (!\spi_ctrl_instance|clk_count [5]))
// \spi_ctrl_instance|clk_count[5]~9COUT1_32  = CARRY(((!\spi_ctrl_instance|clk_count[4]~5 )) # (!\spi_ctrl_instance|clk_count [5]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|clk_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|clk_count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[5]~9 ),
	.cout1(\spi_ctrl_instance|clk_count[5]~9COUT1_32 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[5] .cin_used = "true";
defparam \spi_ctrl_instance|clk_count[5] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|clk_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \spi_ctrl_instance|clk_count[6] (
// Equation(s):
// \spi_ctrl_instance|clk_count [6] = DFFEAS((\spi_ctrl_instance|clk_count [6] $ ((!(!\spi_ctrl_instance|clk_count[4]~5  & \spi_ctrl_instance|clk_count[5]~9 ) # (\spi_ctrl_instance|clk_count[4]~5  & \spi_ctrl_instance|clk_count[5]~9COUT1_32 )))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )
// \spi_ctrl_instance|clk_count[6]~7  = CARRY(((\spi_ctrl_instance|clk_count [6] & !\spi_ctrl_instance|clk_count[5]~9 )))
// \spi_ctrl_instance|clk_count[6]~7COUT1_34  = CARRY(((\spi_ctrl_instance|clk_count [6] & !\spi_ctrl_instance|clk_count[5]~9COUT1_32 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|clk_count[4]~5 ),
	.cin0(\spi_ctrl_instance|clk_count[5]~9 ),
	.cin1(\spi_ctrl_instance|clk_count[5]~9COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|clk_count[6]~7 ),
	.cout1(\spi_ctrl_instance|clk_count[6]~7COUT1_34 ));
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[6] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[6] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[6] .cin_used = "true";
defparam \spi_ctrl_instance|clk_count[6] .lut_mask = "c30c";
defparam \spi_ctrl_instance|clk_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|clk_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \spi_ctrl_instance|clk_count[7] (
// Equation(s):
// \spi_ctrl_instance|clk_count [7] = DFFEAS((\spi_ctrl_instance|clk_count [7] $ (((!\spi_ctrl_instance|clk_count[4]~5  & \spi_ctrl_instance|clk_count[6]~7 ) # (\spi_ctrl_instance|clk_count[4]~5  & \spi_ctrl_instance|clk_count[6]~7COUT1_34 )))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , , , , \spi_ctrl_instance|LessThan0~1_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_ctrl_instance|clk_count[4]~5 ),
	.cin0(\spi_ctrl_instance|clk_count[6]~7 ),
	.cin1(\spi_ctrl_instance|clk_count[6]~7COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|clk_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|clk_count[7] .cin0_used = "true";
defparam \spi_ctrl_instance|clk_count[7] .cin1_used = "true";
defparam \spi_ctrl_instance|clk_count[7] .cin_used = "true";
defparam \spi_ctrl_instance|clk_count[7] .lut_mask = "3c3c";
defparam \spi_ctrl_instance|clk_count[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|clk_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|clk_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|clk_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|clk_count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \spi_ctrl_instance|LessThan0~0 (
// Equation(s):
// \spi_ctrl_instance|LessThan0~0_combout  = ((!\spi_ctrl_instance|clk_count [2] & (!\spi_ctrl_instance|clk_count [4] & !\spi_ctrl_instance|clk_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|clk_count [2]),
	.datac(\spi_ctrl_instance|clk_count [4]),
	.datad(\spi_ctrl_instance|clk_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan0~0 .lut_mask = "0003";
defparam \spi_ctrl_instance|LessThan0~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \spi_ctrl_instance|LessThan0~1 (
// Equation(s):
// \spi_ctrl_instance|LessThan0~1_combout  = (\spi_ctrl_instance|clk_count [7]) # ((\spi_ctrl_instance|clk_count [6] & (\spi_ctrl_instance|clk_count [5] & !\spi_ctrl_instance|LessThan0~0_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|clk_count [6]),
	.datab(\spi_ctrl_instance|clk_count [7]),
	.datac(\spi_ctrl_instance|clk_count [5]),
	.datad(\spi_ctrl_instance|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan0~1 .lut_mask = "ccec";
defparam \spi_ctrl_instance|LessThan0~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan0~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \spi_ctrl_instance|spi_clk (
// Equation(s):
// \spi_ctrl_instance|spi_clk~regout  = DFFEAS(\spi_ctrl_instance|spi_clk~regout  $ ((((\spi_ctrl_instance|LessThan0~1_combout )))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|spi_clk~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_ctrl_instance|LessThan0~1_combout ),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_clk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_clk .lut_mask = "55aa";
defparam \spi_ctrl_instance|spi_clk .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_clk .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_clk .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_clk .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_clk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \spi_ctrl_instance|rst_count[0] (
// Equation(s):
// \spi_ctrl_instance|rst_count [0] = DFFEAS(((\spi_ctrl_instance|LessThan1~1_combout  $ (\spi_ctrl_instance|rst_count [0]))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|LessThan1~1_combout ),
	.datad(\spi_ctrl_instance|rst_count [0]),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[0] .lut_mask = "0ff0";
defparam \spi_ctrl_instance|rst_count[0] .operation_mode = "normal";
defparam \spi_ctrl_instance|rst_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|rst_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \spi_ctrl_instance|rst_count[1] (
// Equation(s):
// \spi_ctrl_instance|rst_count [1] = DFFEAS(\spi_ctrl_instance|rst_count [0] $ ((\spi_ctrl_instance|rst_count [1])), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[1]~13  = CARRY((\spi_ctrl_instance|rst_count [0] & (\spi_ctrl_instance|rst_count [1])))
// \spi_ctrl_instance|rst_count[1]~13COUT1_22  = CARRY((\spi_ctrl_instance|rst_count [0] & (\spi_ctrl_instance|rst_count [1])))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [0]),
	.datab(\spi_ctrl_instance|rst_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[1]~13 ),
	.cout1(\spi_ctrl_instance|rst_count[1]~13COUT1_22 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[1] .lut_mask = "6688";
defparam \spi_ctrl_instance|rst_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|rst_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \spi_ctrl_instance|rst_count[2] (
// Equation(s):
// \spi_ctrl_instance|rst_count [2] = DFFEAS(\spi_ctrl_instance|rst_count [2] $ ((((\spi_ctrl_instance|rst_count[1]~13 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[2]~1  = CARRY(((!\spi_ctrl_instance|rst_count[1]~13 )) # (!\spi_ctrl_instance|rst_count [2]))
// \spi_ctrl_instance|rst_count[2]~1COUT1_24  = CARRY(((!\spi_ctrl_instance|rst_count[1]~13COUT1_22 )) # (!\spi_ctrl_instance|rst_count [2]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|rst_count[1]~13 ),
	.cin1(\spi_ctrl_instance|rst_count[1]~13COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[2]~1 ),
	.cout1(\spi_ctrl_instance|rst_count[2]~1COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[2] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[2] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[2] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|rst_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \spi_ctrl_instance|rst_count[3] (
// Equation(s):
// \spi_ctrl_instance|rst_count [3] = DFFEAS(\spi_ctrl_instance|rst_count [3] $ ((((!\spi_ctrl_instance|rst_count[2]~1 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[3]~3  = CARRY((\spi_ctrl_instance|rst_count [3] & ((!\spi_ctrl_instance|rst_count[2]~1 ))))
// \spi_ctrl_instance|rst_count[3]~3COUT1_26  = CARRY((\spi_ctrl_instance|rst_count [3] & ((!\spi_ctrl_instance|rst_count[2]~1COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|rst_count[2]~1 ),
	.cin1(\spi_ctrl_instance|rst_count[2]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[3]~3 ),
	.cout1(\spi_ctrl_instance|rst_count[3]~3COUT1_26 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[3] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[3] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[3] .lut_mask = "a50a";
defparam \spi_ctrl_instance|rst_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \spi_ctrl_instance|rst_count[4] (
// Equation(s):
// \spi_ctrl_instance|rst_count [4] = DFFEAS(\spi_ctrl_instance|rst_count [4] $ ((((\spi_ctrl_instance|rst_count[3]~3 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[4]~5  = CARRY(((!\spi_ctrl_instance|rst_count[3]~3COUT1_26 )) # (!\spi_ctrl_instance|rst_count [4]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|rst_count[3]~3 ),
	.cin1(\spi_ctrl_instance|rst_count[3]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [4]),
	.cout(\spi_ctrl_instance|rst_count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[4] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[4] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[4] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|rst_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \spi_ctrl_instance|rst_count[5] (
// Equation(s):
// \spi_ctrl_instance|rst_count [5] = DFFEAS(\spi_ctrl_instance|rst_count [5] $ ((((!\spi_ctrl_instance|rst_count[4]~5 )))), GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[5]~7  = CARRY((\spi_ctrl_instance|rst_count [5] & ((!\spi_ctrl_instance|rst_count[4]~5 ))))
// \spi_ctrl_instance|rst_count[5]~7COUT1_28  = CARRY((\spi_ctrl_instance|rst_count [5] & ((!\spi_ctrl_instance|rst_count[4]~5 ))))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_instance|rst_count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[5]~7 ),
	.cout1(\spi_ctrl_instance|rst_count[5]~7COUT1_28 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[5] .cin_used = "true";
defparam \spi_ctrl_instance|rst_count[5] .lut_mask = "a50a";
defparam \spi_ctrl_instance|rst_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \spi_ctrl_instance|rst_count[6] (
// Equation(s):
// \spi_ctrl_instance|rst_count [6] = DFFEAS(\spi_ctrl_instance|rst_count [6] $ (((((!\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[5]~7 ) # (\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[5]~7COUT1_28 ))))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )
// \spi_ctrl_instance|rst_count[6]~9  = CARRY(((!\spi_ctrl_instance|rst_count[5]~7 )) # (!\spi_ctrl_instance|rst_count [6]))
// \spi_ctrl_instance|rst_count[6]~9COUT1_30  = CARRY(((!\spi_ctrl_instance|rst_count[5]~7COUT1_28 )) # (!\spi_ctrl_instance|rst_count [6]))

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_instance|rst_count[4]~5 ),
	.cin0(\spi_ctrl_instance|rst_count[5]~7 ),
	.cin1(\spi_ctrl_instance|rst_count[5]~7COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|rst_count[6]~9 ),
	.cout1(\spi_ctrl_instance|rst_count[6]~9COUT1_30 ));
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[6] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[6] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[6] .cin_used = "true";
defparam \spi_ctrl_instance|rst_count[6] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|rst_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|rst_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \spi_ctrl_instance|rst_count[7] (
// Equation(s):
// \spi_ctrl_instance|rst_count [7] = DFFEAS((\spi_ctrl_instance|rst_count [7] $ ((!(!\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[6]~9 ) # (\spi_ctrl_instance|rst_count[4]~5  & \spi_ctrl_instance|rst_count[6]~9COUT1_30 )))), 
// GLOBAL(\clk~combout ), \spi_rst~regout , , \spi_ctrl_instance|LessThan1~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|rst_count [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|LessThan1~1_combout ),
	.cin(\spi_ctrl_instance|rst_count[4]~5 ),
	.cin0(\spi_ctrl_instance|rst_count[6]~9 ),
	.cin1(\spi_ctrl_instance|rst_count[6]~9COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_count[7] .cin0_used = "true";
defparam \spi_ctrl_instance|rst_count[7] .cin1_used = "true";
defparam \spi_ctrl_instance|rst_count[7] .cin_used = "true";
defparam \spi_ctrl_instance|rst_count[7] .lut_mask = "c3c3";
defparam \spi_ctrl_instance|rst_count[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|rst_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|rst_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \spi_ctrl_instance|LessThan1~0 (
// Equation(s):
// \spi_ctrl_instance|LessThan1~0_combout  = (((!\spi_ctrl_instance|rst_count [2] & !\spi_ctrl_instance|rst_count [3])) # (!\spi_ctrl_instance|rst_count [4]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|rst_count [2]),
	.datac(\spi_ctrl_instance|rst_count [4]),
	.datad(\spi_ctrl_instance|rst_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan1~0 .lut_mask = "0f3f";
defparam \spi_ctrl_instance|LessThan1~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan1~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \spi_ctrl_instance|LessThan1~1 (
// Equation(s):
// \spi_ctrl_instance|LessThan1~1_combout  = (!\spi_ctrl_instance|rst_count [6] & (!\spi_ctrl_instance|rst_count [7] & (!\spi_ctrl_instance|rst_count [5] & \spi_ctrl_instance|LessThan1~0_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|rst_count [6]),
	.datab(\spi_ctrl_instance|rst_count [7]),
	.datac(\spi_ctrl_instance|rst_count [5]),
	.datad(\spi_ctrl_instance|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|LessThan1~1 .lut_mask = "0100";
defparam \spi_ctrl_instance|LessThan1~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|LessThan1~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|LessThan1~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|LessThan1~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \spi_ctrl_instance|rst_flag (
// Equation(s):
// \spi_ctrl_instance|rst_flag~regout  = DFFEAS((\spi_ctrl_instance|rst_flag~regout ) # (((!\spi_ctrl_instance|LessThan1~1_combout ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|rst_flag~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_ctrl_instance|LessThan1~1_combout ),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|rst_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|rst_flag .lut_mask = "aaff";
defparam \spi_ctrl_instance|rst_flag .operation_mode = "normal";
defparam \spi_ctrl_instance|rst_flag .output_mode = "reg_only";
defparam \spi_ctrl_instance|rst_flag .register_cascade_mode = "off";
defparam \spi_ctrl_instance|rst_flag .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|rst_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell linkSIO(
// Equation(s):
// \linkSIO~regout  = DFFEAS((\Equal6~5_combout ) # ((\linkSIO~regout  & ((\Equal5~1_combout ) # (!\WideOr4~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkSIO~regout ),
	.datab(\Equal6~5_combout ),
	.datac(\Equal5~1_combout ),
	.datad(\WideOr4~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSIO~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSIO.lut_mask = "ecee";
defparam linkSIO.operation_mode = "normal";
defparam linkSIO.output_mode = "reg_only";
defparam linkSIO.register_cascade_mode = "off";
defparam linkSIO.sum_lutc_input = "datac";
defparam linkSIO.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \sm_miso~0 (
// Equation(s):
// \sm_miso~0_combout  = (((\BusC[77]~24 ) # (!\linkSIO~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\BusC[77]~24 ),
	.datad(\linkSIO~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\sm_miso~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sm_miso~0 .lut_mask = "f0ff";
defparam \sm_miso~0 .operation_mode = "normal";
defparam \sm_miso~0 .output_mode = "comb_only";
defparam \sm_miso~0 .register_cascade_mode = "off";
defparam \sm_miso~0 .sum_lutc_input = "datac";
defparam \sm_miso~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [0] = DFFEAS(((!\spi_ctrl_instance|spi_master_instance|cnt8 [0])), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout , )
// \spi_ctrl_instance|spi_master_instance|cnt8[0]~9  = CARRY(((\spi_ctrl_instance|spi_master_instance|cnt8 [0])))
// \spi_ctrl_instance|spi_master_instance|cnt8[0]~9COUT1_17  = CARRY(((\spi_ctrl_instance|spi_master_instance|cnt8 [0])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|cnt8[0]~9 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|cnt8[0]~9COUT1_17 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .lut_mask = "33cc";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [1] = DFFEAS(\spi_ctrl_instance|spi_master_instance|cnt8 [1] $ ((((\spi_ctrl_instance|spi_master_instance|cnt8[0]~9 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout , )
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~1  = CARRY(((!\spi_ctrl_instance|spi_master_instance|cnt8[0]~9 )) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1]))
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~1COUT1_19  = CARRY(((!\spi_ctrl_instance|spi_master_instance|cnt8[0]~9COUT1_17 )) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|cnt8[0]~9 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|cnt8[0]~9COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|cnt8[1]~1 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|cnt8[1]~1COUT1_19 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [2] = DFFEAS(\spi_ctrl_instance|spi_master_instance|cnt8 [2] $ ((((!\spi_ctrl_instance|spi_master_instance|cnt8[1]~1 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout , )
// \spi_ctrl_instance|spi_master_instance|cnt8[2]~3  = CARRY((\spi_ctrl_instance|spi_master_instance|cnt8 [2] & ((!\spi_ctrl_instance|spi_master_instance|cnt8[1]~1 ))))
// \spi_ctrl_instance|spi_master_instance|cnt8[2]~3COUT1_21  = CARRY((\spi_ctrl_instance|spi_master_instance|cnt8 [2] & ((!\spi_ctrl_instance|spi_master_instance|cnt8[1]~1COUT1_19 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|cnt8[1]~1 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|cnt8[1]~1COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|cnt8[2]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|cnt8[2]~3COUT1_21 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [3] = DFFEAS((\spi_ctrl_instance|spi_master_instance|cnt8 [3] $ ((\spi_ctrl_instance|spi_master_instance|cnt8[2]~3 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout , )
// \spi_ctrl_instance|spi_master_instance|cnt8[3]~5  = CARRY(((!\spi_ctrl_instance|spi_master_instance|cnt8[2]~3 ) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [3])))
// \spi_ctrl_instance|spi_master_instance|cnt8[3]~5COUT1_23  = CARRY(((!\spi_ctrl_instance|spi_master_instance|cnt8[2]~3COUT1_21 ) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [3])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|cnt8[2]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|cnt8[2]~3COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|cnt8[3]~5 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|cnt8[3]~5COUT1_23 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8 [4] = DFFEAS(\spi_ctrl_instance|spi_master_instance|cnt8 [4] $ ((((!\spi_ctrl_instance|spi_master_instance|cnt8[3]~5 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , 
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(\spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|cnt8[3]~5 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|cnt8[3]~5COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .lut_mask = "a5a5";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|LessThan1~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|LessThan1~0_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [3]) # ((\spi_ctrl_instance|spi_master_instance|cnt8 [1]) # ((\spi_ctrl_instance|spi_master_instance|cnt8 [0]) # 
// (\spi_ctrl_instance|spi_master_instance|cnt8 [2])))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .lut_mask = "fffe";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout  = ((\spi_ctrl_instance|spi_master_instance|cnt8 [4] & (\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout  & \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 .lut_mask = "c000";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [0] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [0] $ (((\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout  & (\spi_ctrl_instance|spi_master_instance|cnt8 [4] & 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .lut_mask = "7f80";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|data_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [1] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [0] $ ((\spi_ctrl_instance|spi_master_instance|data_count [1])), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[1]~1  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [0] & (\spi_ctrl_instance|spi_master_instance|data_count [1])))
// \spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_22  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [0] & (\spi_ctrl_instance|spi_master_instance|data_count [1])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[1]~1 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_22 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .lut_mask = "6688";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|data_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|data_count [2] $ ((\spi_ctrl_instance|spi_master_instance|data_count[1]~1 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[2]~11  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[1]~1 ) # (!\spi_ctrl_instance|spi_master_instance|data_count [2])))
// \spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_24  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_22 ) # (!\spi_ctrl_instance|spi_master_instance|data_count [2])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[1]~1 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[1]~1COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[2]~11 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [3] $ ((((!\spi_ctrl_instance|spi_master_instance|data_count[2]~11 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[3]~13  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [3] & ((!\spi_ctrl_instance|spi_master_instance|data_count[2]~11 ))))
// \spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_26  = CARRY((\spi_ctrl_instance|spi_master_instance|data_count [3] & ((!\spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_24 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[2]~11 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[2]~11COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[3]~13 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_26 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [4] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [4] $ ((((\spi_ctrl_instance|spi_master_instance|data_count[3]~13 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[4]~5  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_26 )) # (!\spi_ctrl_instance|spi_master_instance|data_count [4]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[3]~13 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[3]~13COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.cout(\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [5] = DFFEAS((\spi_ctrl_instance|spi_master_instance|data_count [5] $ ((!\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[5]~7  = CARRY(((\spi_ctrl_instance|spi_master_instance|data_count [5] & !\spi_ctrl_instance|spi_master_instance|data_count[4]~5 )))
// \spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_28  = CARRY(((\spi_ctrl_instance|spi_master_instance|data_count [5] & !\spi_ctrl_instance|spi_master_instance|data_count[4]~5 )))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[5]~7 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_28 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [6] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [6] $ (((((!\spi_ctrl_instance|spi_master_instance|data_count[4]~5  & \spi_ctrl_instance|spi_master_instance|data_count[5]~7 ) # 
// (\spi_ctrl_instance|spi_master_instance|data_count[4]~5  & \spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_28 ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|data_count[6]~3  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[5]~7 )) # (!\spi_ctrl_instance|spi_master_instance|data_count [6]))
// \spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_30  = CARRY(((!\spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_28 )) # (!\spi_ctrl_instance|spi_master_instance|data_count [6]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[5]~7 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[5]~7COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|data_count[6]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_30 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|data_count[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|data_count [7] = DFFEAS(\spi_ctrl_instance|spi_master_instance|data_count [7] $ ((((!(!\spi_ctrl_instance|spi_master_instance|data_count[4]~5  & \spi_ctrl_instance|spi_master_instance|data_count[6]~3 ) # 
// (\spi_ctrl_instance|spi_master_instance|data_count[4]~5  & \spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_30 ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|data_count[4]~5 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|data_count[6]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|data_count[6]~3COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .lut_mask = "a5a5";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|data_count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout  = ((!\spi_ctrl_instance|spi_master_instance|data_count [7] & (!\spi_ctrl_instance|spi_master_instance|data_count [6] & \spi_rst~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.datac(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.datad(\spi_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 .lut_mask = "0300";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|cnt8[1]~10 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout  = (((\spi_ctrl_instance|spi_master_instance|cnt8 [4] & \spi_ctrl_instance|spi_master_instance|LessThan1~0_combout )) # (!\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout ))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~16_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|cnt8[1]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~10 .lut_mask = "af0f";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~10 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~10 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~10 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~10 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|cnt8[1]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~2 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  = (!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (\spi_rst~regout  & (\spi_ctrl_instance|spi_master_instance|cnt8 [0] & !\spi_ctrl_instance|spi_master_instance|cnt8 [4])))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datab(\spi_rst~regout ),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .lut_mask = "0040";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  = ((\spi_ctrl_instance|spi_master_instance|cnt8 [3] & ((\spi_ctrl_instance|spi_master_instance|cnt8 [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datac(vcc),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .lut_mask = "cc00";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & (!\sm_miso~0_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1]))))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & (((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1])))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\sm_miso~0_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1]),
	.datac(\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .lut_mask = "5ccc";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (\spi_ctrl_instance|spi_master_instance|cnt8 [0] & (!\spi_ctrl_instance|spi_master_instance|cnt8 [4] & \spi_rst~regout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [0]),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datad(\spi_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .lut_mask = "0800";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & ((!\sm_miso~0_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0])))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0])), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0]),
	.datab(\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ),
	.datac(\sm_miso~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~1_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .lut_mask = "2eaa";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18_combout  = (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1] & (!\spi_ctrl_instance|spi_master_instance|data_count [1] & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0] $ 
// (\spi_ctrl_instance|spi_master_instance|data_count [0])))) # (!\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1] & (\spi_ctrl_instance|spi_master_instance|data_count [1] & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0] $ 
// (\spi_ctrl_instance|spi_master_instance|data_count [0]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [1]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [1]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [0]),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 .lut_mask = "0660";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~3 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  = ((\spi_ctrl_instance|spi_master_instance|cnt8 [3] & ((!\spi_ctrl_instance|spi_master_instance|cnt8 [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datac(vcc),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .lut_mask = "00cc";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  & ((!\sm_miso~0_combout ))) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2])))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2])), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2]),
	.datab(\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout ),
	.datad(\sm_miso~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .lut_mask = "2aea";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  & (!\sm_miso~0_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3]))))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & (((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3])))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\sm_miso~0_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3]),
	.datac(\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~3_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .lut_mask = "5ccc";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout  = (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2] & (!\spi_ctrl_instance|spi_master_instance|data_count [2] & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3] $ 
// (\spi_ctrl_instance|spi_master_instance|data_count [3])))) # (!\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2] & (\spi_ctrl_instance|spi_master_instance|data_count [2] & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3] $ 
// (\spi_ctrl_instance|spi_master_instance|data_count [3]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [2]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [3]),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .lut_mask = "0660";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~5 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  = ((!\spi_ctrl_instance|spi_master_instance|cnt8 [3] & ((\spi_ctrl_instance|spi_master_instance|cnt8 [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datac(vcc),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .lut_mask = "3300";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & (!\sm_miso~0_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5]))))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & (((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5])))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\sm_miso~0_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .lut_mask = "7f40";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & (!\sm_miso~0_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4]))))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout  & (((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4])))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Decoder0~5_combout ),
	.datab(\sm_miso~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .lut_mask = "7f20";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|Equal0~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal0~0_combout  = ((\spi_ctrl_instance|spi_master_instance|data_count [4] $ (!\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Equal0~0 .lut_mask = "f00f";
defparam \spi_ctrl_instance|spi_master_instance|Equal0~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Equal0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Equal0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Equal0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|Decoder0~4 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  = ((!\spi_ctrl_instance|spi_master_instance|cnt8 [2] & ((!\spi_ctrl_instance|spi_master_instance|cnt8 [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datac(vcc),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .lut_mask = "0033";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & (!\sm_miso~0_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7]))))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  & (((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7])))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\sm_miso~0_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7]),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~2_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .lut_mask = "74f0";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6] = DFFEAS((\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & ((\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  & (!\sm_miso~0_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6]))))) # (!\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout  & (((\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6])))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Decoder0~0_combout ),
	.datab(\sm_miso~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6]),
	.datad(\spi_ctrl_instance|spi_master_instance|Decoder0~4_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .lut_mask = "72f0";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_rx_dbr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout  = (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7] & (!\spi_ctrl_instance|spi_master_instance|data_count [7] & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6] $ 
// (\spi_ctrl_instance|spi_master_instance|data_count [6])))) # (!\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7] & (\spi_ctrl_instance|spi_master_instance|data_count [7] & (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6] $ 
// (\spi_ctrl_instance|spi_master_instance|data_count [6]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [7]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [6]),
	.datac(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .lut_mask = "1248";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21_combout  = (!\spi_ctrl_instance|spi_master_instance|Equal0~0_combout  & (\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout  & (\spi_ctrl_instance|spi_master_instance|data_count [5] $ 
// (\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [5]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_rx_dbr [5]),
	.datac(\spi_ctrl_instance|spi_master_instance|Equal0~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21 .lut_mask = "0600";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout  = (\spi_ctrl_instance|spi_master_instance|recv_detect[7]~18_combout  & (\spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout  & 
// (\spi_ctrl_instance|spi_master_instance|recv_detect[7]~21_combout  & \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout )))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~18_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~19_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~21_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22 .lut_mask = "8000";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [0] = DFFEAS(((!\spi_ctrl_instance|spi_master_instance|recv_detect [0])), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[0]~1  = CARRY(((\spi_ctrl_instance|spi_master_instance|recv_detect [0])))
// \spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_31  = CARRY(((\spi_ctrl_instance|spi_master_instance|recv_detect [0])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_31 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .lut_mask = "33cc";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [1] = DFFEAS((\spi_ctrl_instance|spi_master_instance|recv_detect [1] $ ((\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[1]~3  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [1])))
// \spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_33  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_31 ) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [1])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[0]~1COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_33 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|recv_detect [2] $ ((!\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[2]~13  = CARRY(((\spi_ctrl_instance|spi_master_instance|recv_detect [2] & !\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 )))
// \spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_35  = CARRY(((\spi_ctrl_instance|spi_master_instance|recv_detect [2] & !\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_33 )))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[1]~3COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_35 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect [3] $ ((((\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[3]~15  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 )) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [3]))
// \spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_37  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_35 )) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [3]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[2]~13COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_37 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|Equal2~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal2~0_combout  = (((!\spi_ctrl_instance|spi_master_instance|recv_detect [1] & !\spi_ctrl_instance|spi_master_instance|recv_detect [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|recv_detect [1]),
	.datad(\spi_ctrl_instance|spi_master_instance|recv_detect [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .lut_mask = "000f";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [4] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect [4] $ ((((!\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  = CARRY((\spi_ctrl_instance|spi_master_instance|recv_detect [4] & ((!\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_37 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[3]~15COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [4]),
	.cout(\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [5] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect [5] $ ((((\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 )) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [5]))
// \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_39  = CARRY(((!\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 )) # (!\spi_ctrl_instance|spi_master_instance|recv_detect [5]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_39 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [6] = DFFEAS(\spi_ctrl_instance|spi_master_instance|recv_detect [6] $ ((((!(!\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  & \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ) # 
// (\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  & \spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_39 ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5  = CARRY((\spi_ctrl_instance|spi_master_instance|recv_detect [6] & ((!\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ))))
// \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_41  = CARRY((\spi_ctrl_instance|spi_master_instance|recv_detect [6] & ((!\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_39 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[5]~9COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|recv_detect[6]~5 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_41 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|recv_detect[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|recv_detect [7] = DFFEAS((\spi_ctrl_instance|spi_master_instance|recv_detect [7] $ (((!\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  & \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5 ) # 
// (\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7  & \spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_41 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~22_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|recv_detect[4]~7 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|recv_detect[6]~5 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|recv_detect[6]~5COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|recv_detect [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .lut_mask = "3c3c";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|recv_detect[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|Equal2~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal2~1_combout  = (!\spi_ctrl_instance|spi_master_instance|recv_detect [5] & (!\spi_ctrl_instance|spi_master_instance|recv_detect [7] & (!\spi_ctrl_instance|spi_master_instance|recv_detect [4] & 
// \spi_ctrl_instance|spi_master_instance|recv_detect [6])))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [5]),
	.datab(\spi_ctrl_instance|spi_master_instance|recv_detect [7]),
	.datac(\spi_ctrl_instance|spi_master_instance|recv_detect [4]),
	.datad(\spi_ctrl_instance|spi_master_instance|recv_detect [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .lut_mask = "0100";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|receive_status (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|receive_status~regout  = DFFEAS((!\spi_ctrl_instance|spi_master_instance|recv_detect [3] & (\spi_ctrl_instance|spi_master_instance|Equal2~0_combout  & (!\spi_ctrl_instance|spi_master_instance|recv_detect [2] & 
// \spi_ctrl_instance|spi_master_instance|Equal2~1_combout ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|recv_detect [3]),
	.datab(\spi_ctrl_instance|spi_master_instance|Equal2~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|recv_detect [2]),
	.datad(\spi_ctrl_instance|spi_master_instance|Equal2~1_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|receive_status~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|receive_status .lut_mask = "0400";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|receive_status .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \BusC[68]~56 (
// Equation(s):
// \BusC[68]~56_combout  = (\linkSPS~regout  & (\spi_slave_b2b_instance|recived_status~regout  & ((\spi_ctrl_instance|spi_master_instance|receive_status~regout ) # (!\linkSIO~regout )))) # (!\linkSPS~regout  & 
// (((\spi_ctrl_instance|spi_master_instance|receive_status~regout ) # (!\linkSIO~regout ))))

	.clk(gnd),
	.dataa(\linkSPS~regout ),
	.datab(\spi_slave_b2b_instance|recived_status~regout ),
	.datac(\spi_ctrl_instance|spi_master_instance|receive_status~regout ),
	.datad(\linkSIO~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusC[68]~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusC[68]~56 .lut_mask = "d0dd";
defparam \BusC[68]~56 .operation_mode = "normal";
defparam \BusC[68]~56 .output_mode = "comb_only";
defparam \BusC[68]~56 .register_cascade_mode = "off";
defparam \BusC[68]~56 .sum_lutc_input = "datac";
defparam \BusC[68]~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \BusC[68]~57 (
// Equation(s):
// \BusC[68]~57_combout  = (((\linkSPS~regout ) # (\linkSIO~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkSPS~regout ),
	.datad(\linkSIO~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusC[68]~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusC[68]~57 .lut_mask = "fff0";
defparam \BusC[68]~57 .operation_mode = "normal";
defparam \BusC[68]~57 .output_mode = "comb_only";
defparam \BusC[68]~57 .register_cascade_mode = "off";
defparam \BusC[68]~57 .sum_lutc_input = "datac";
defparam \BusC[68]~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [0] = DFFEAS(\spi_rst~regout  $ ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [0])), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7  = CARRY((\spi_rst~regout  & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [0])))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_24  = CARRY((\spi_rst~regout  & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [0])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_rst~regout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_24 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .lut_mask = "6688";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [1] = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_tx_db [1] $ ((\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [1])))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_26  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_24 ) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [1])))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[0]~7COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_26 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .lut_mask = "3c3f";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [2] = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_tx_db [2] $ ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1  = CARRY(((\spi_ctrl_instance|spi_master_instance|spi_tx_db [2] & !\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 )))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_28  = CARRY(((\spi_ctrl_instance|spi_master_instance|spi_tx_db [2] & !\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_26 )))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[1]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [2]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_28 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .lut_mask = "c30c";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [3] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3] $ ((((\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_30  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_28 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[2]~1COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_30 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~0_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (\spi_ctrl_instance|spi_master_instance|cnt8 [2])) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & 
// ((\spi_ctrl_instance|spi_master_instance|cnt8 [2] & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [2] & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_tx_db [3]),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_tx_db [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .lut_mask = "dc98";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~1_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [1] & ((\spi_ctrl_instance|spi_master_instance|Mux0~0_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]))) # 
// (!\spi_ctrl_instance|spi_master_instance|Mux0~0_combout  & (\spi_ctrl_instance|spi_master_instance|spi_tx_db [2])))) # (!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (((\spi_ctrl_instance|spi_master_instance|Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_tx_db [0]),
	.datad(\spi_ctrl_instance|spi_master_instance|Mux0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .lut_mask = "f588";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [4] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4] $ ((((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  = CARRY((\spi_ctrl_instance|spi_master_instance|spi_tx_db [4] & ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_30 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(gnd),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[3]~5COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]),
	.cout(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [5] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5] $ ((((\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), 
// \spi_ctrl_instance|rst_flag~regout , , \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_32  = CARRY(((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 )) # (!\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_32 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .lut_mask = "5a5f";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [6] = DFFEAS(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6] $ ((((!(!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ) # 
// (\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_32 ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11  = CARRY((\spi_ctrl_instance|spi_master_instance|spi_tx_db [6] & ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ))))
// \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_34  = CARRY((\spi_ctrl_instance|spi_master_instance|spi_tx_db [6] & ((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_32 ))))

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[5]~9COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]),
	.cout(),
	.cout0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ),
	.cout1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_34 ));
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .lut_mask = "a50a";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .operation_mode = "arithmetic";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_tx_db [7] = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_tx_db [7] $ (((!\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ) # 
// (\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15  & \spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_34 )))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , 
// \spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_ctrl_instance|spi_master_instance|recv_detect[7]~17_combout ),
	.cin(\spi_ctrl_instance|spi_master_instance|spi_tx_db[4]~15 ),
	.cin0(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11 ),
	.cin1(\spi_ctrl_instance|spi_master_instance|spi_tx_db[6]~11COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_tx_db [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .cin0_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .cin1_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .cin_used = "true";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .lut_mask = "3c3c";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .sum_lutc_input = "cin";
defparam \spi_ctrl_instance|spi_master_instance|spi_tx_db[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~2 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~2_combout  = (\spi_ctrl_instance|spi_master_instance|cnt8 [1] & ((\spi_ctrl_instance|spi_master_instance|cnt8 [2]) # ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [6])))) # 
// (!\spi_ctrl_instance|spi_master_instance|cnt8 [1] & (!\spi_ctrl_instance|spi_master_instance|cnt8 [2] & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [7]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|cnt8 [1]),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_tx_db [6]),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_tx_db [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .lut_mask = "b9a8";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|Mux0~3 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Mux0~3_combout  = (\spi_ctrl_instance|spi_master_instance|Mux0~2_combout  & ((\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]) # ((!\spi_ctrl_instance|spi_master_instance|cnt8 [2])))) # 
// (!\spi_ctrl_instance|spi_master_instance|Mux0~2_combout  & (((\spi_ctrl_instance|spi_master_instance|spi_tx_db [5] & \spi_ctrl_instance|spi_master_instance|cnt8 [2]))))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|Mux0~2_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|spi_tx_db [4]),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_tx_db [5]),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .lut_mask = "d8aa";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Mux0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_mosir~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout  = (((!\spi_ctrl_instance|spi_master_instance|cnt8 [4] & \spi_rst~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.datad(\spi_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .lut_mask = "0f00";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_mosir (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_mosir~regout  = DFFEAS((\spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout  & ((\spi_ctrl_instance|spi_master_instance|cnt8 [3] & (!\spi_ctrl_instance|spi_master_instance|Mux0~1_combout )) # 
// (!\spi_ctrl_instance|spi_master_instance|cnt8 [3] & ((!\spi_ctrl_instance|spi_master_instance|Mux0~3_combout ))))), GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|Mux0~1_combout ),
	.datab(\spi_ctrl_instance|spi_master_instance|cnt8 [3]),
	.datac(\spi_ctrl_instance|spi_master_instance|Mux0~3_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|spi_mosir~0_combout ),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_mosir~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .lut_mask = "4700";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_mosir .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y2_N6
maxii_lcell \spi_slave_b2b_instance|cnt[0] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [0] = DFFEAS((\spi_slave_b2b_instance|recived_status~regout  & (\spi_slave_b2b_instance|cnt [0] $ ((\spi_slave_b2b_instance|byte_received~regout )))) # (!\spi_slave_b2b_instance|recived_status~regout  & 
// ((\spi_slave_b2b_instance|cnt [0]) # ((\spi_slave_b2b_instance|first_byte [1])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|cnt [0]),
	.datab(\spi_slave_b2b_instance|byte_received~regout ),
	.datac(\spi_slave_b2b_instance|first_byte [1]),
	.datad(\spi_slave_b2b_instance|recived_status~regout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[0] .lut_mask = "66fa";
defparam \spi_slave_b2b_instance|cnt[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N0
maxii_lcell \spi_slave_b2b_instance|Add4~37 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~37_cout0  = CARRY(((!\spi_slave_b2b_instance|cnt [0])))
// \spi_slave_b2b_instance|Add4~37COUT1_48  = CARRY(((!\spi_slave_b2b_instance|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~35 ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add4~37_cout0 ),
	.cout1(\spi_slave_b2b_instance|Add4~37COUT1_48 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~37 .lut_mask = "ff33";
defparam \spi_slave_b2b_instance|Add4~37 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add4~37 .output_mode = "none";
defparam \spi_slave_b2b_instance|Add4~37 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~37 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|Add4~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N1
maxii_lcell \spi_slave_b2b_instance|Add4~30 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~30_combout  = (\spi_slave_b2b_instance|cnt [1] $ ((\spi_slave_b2b_instance|Add4~37_cout0 )))
// \spi_slave_b2b_instance|Add4~32  = CARRY(((!\spi_slave_b2b_instance|Add4~37_cout0 ) # (!\spi_slave_b2b_instance|cnt [1])))
// \spi_slave_b2b_instance|Add4~32COUT1_50  = CARRY(((!\spi_slave_b2b_instance|Add4~37COUT1_48 ) # (!\spi_slave_b2b_instance|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add4~37_cout0 ),
	.cin1(\spi_slave_b2b_instance|Add4~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~30_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add4~32 ),
	.cout1(\spi_slave_b2b_instance|Add4~32COUT1_50 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~30 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add4~30 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add4~30 .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance|Add4~30 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add4~30 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add4~30 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~30 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add4~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N8
maxii_lcell \spi_slave_b2b_instance|cnt[7]~1 (
// Equation(s):
// \spi_slave_b2b_instance|cnt[7]~1_combout  = ((\spi_slave_b2b_instance|recived_status~regout  & ((\spi_slave_b2b_instance|byte_received~regout ))) # (!\spi_slave_b2b_instance|recived_status~regout  & (\spi_slave_b2b_instance|first_byte [1])))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(\spi_slave_b2b_instance|byte_received~regout ),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|recived_status~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|cnt[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[7]~1 .lut_mask = "ccaa";
defparam \spi_slave_b2b_instance|cnt[7]~1 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[7]~1 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|cnt[7]~1 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[7]~1 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N2
maxii_lcell \spi_slave_b2b_instance|cnt[1] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [1] = DFFEAS(((\spi_slave_b2b_instance|Add4~30_combout ) # ((\spi_slave_b2b_instance|first_byte [1] & !\spi_slave_b2b_instance|recived_status~regout ))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|cnt[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|recived_status~regout ),
	.datad(\spi_slave_b2b_instance|Add4~30_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|cnt[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[1] .lut_mask = "ff0a";
defparam \spi_slave_b2b_instance|cnt[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[1] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[1] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N2
maxii_lcell \spi_slave_b2b_instance|Add4~25 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~25_combout  = (\spi_slave_b2b_instance|cnt [2] $ ((!\spi_slave_b2b_instance|Add4~32 )))
// \spi_slave_b2b_instance|Add4~27  = CARRY(((\spi_slave_b2b_instance|cnt [2] & !\spi_slave_b2b_instance|Add4~32 )))
// \spi_slave_b2b_instance|Add4~27COUT1_52  = CARRY(((\spi_slave_b2b_instance|cnt [2] & !\spi_slave_b2b_instance|Add4~32COUT1_50 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add4~32 ),
	.cin1(\spi_slave_b2b_instance|Add4~32COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~25_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add4~27 ),
	.cout1(\spi_slave_b2b_instance|Add4~27COUT1_52 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~25 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add4~25 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add4~25 .lut_mask = "c30c";
defparam \spi_slave_b2b_instance|Add4~25 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add4~25 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add4~25 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~25 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add4~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N3
maxii_lcell \spi_slave_b2b_instance|cnt[2] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [2] = DFFEAS((\spi_slave_b2b_instance|Add4~25_combout  & ((\spi_slave_b2b_instance|recived_status~regout ) # ((!\spi_slave_b2b_instance|first_byte [1])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|cnt[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|Add4~25_combout ),
	.datab(\spi_slave_b2b_instance|recived_status~regout ),
	.datac(\spi_slave_b2b_instance|first_byte [1]),
	.datad(vcc),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|cnt[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[2] .lut_mask = "8a8a";
defparam \spi_slave_b2b_instance|cnt[2] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[2] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[2] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N3
maxii_lcell \spi_slave_b2b_instance|Add4~20 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~20_combout  = \spi_slave_b2b_instance|cnt [3] $ ((((\spi_slave_b2b_instance|Add4~27 ))))
// \spi_slave_b2b_instance|Add4~22  = CARRY(((!\spi_slave_b2b_instance|Add4~27 )) # (!\spi_slave_b2b_instance|cnt [3]))
// \spi_slave_b2b_instance|Add4~22COUT1_54  = CARRY(((!\spi_slave_b2b_instance|Add4~27COUT1_52 )) # (!\spi_slave_b2b_instance|cnt [3]))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add4~27 ),
	.cin1(\spi_slave_b2b_instance|Add4~27COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~20_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add4~22 ),
	.cout1(\spi_slave_b2b_instance|Add4~22COUT1_54 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~20 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add4~20 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add4~20 .lut_mask = "5a5f";
defparam \spi_slave_b2b_instance|Add4~20 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add4~20 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add4~20 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~20 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N1
maxii_lcell \spi_slave_b2b_instance|cnt[3] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [3] = DFFEAS(((\spi_slave_b2b_instance|Add4~20_combout  & ((\spi_slave_b2b_instance|recived_status~regout ) # (!\spi_slave_b2b_instance|first_byte [1])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|cnt[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|recived_status~regout ),
	.datad(\spi_slave_b2b_instance|Add4~20_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|cnt[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[3] .lut_mask = "f500";
defparam \spi_slave_b2b_instance|cnt[3] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[3] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[3] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[3] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N4
maxii_lcell \spi_slave_b2b_instance|Add4~15 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~15_combout  = \spi_slave_b2b_instance|cnt [4] $ ((((!\spi_slave_b2b_instance|Add4~22 ))))
// \spi_slave_b2b_instance|Add4~17  = CARRY((\spi_slave_b2b_instance|cnt [4] & ((!\spi_slave_b2b_instance|Add4~22COUT1_54 ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\spi_slave_b2b_instance|Add4~22 ),
	.cin1(\spi_slave_b2b_instance|Add4~22COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~15_combout ),
	.regout(),
	.cout(\spi_slave_b2b_instance|Add4~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~15 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add4~15 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add4~15 .lut_mask = "a50a";
defparam \spi_slave_b2b_instance|Add4~15 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add4~15 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add4~15 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~15 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N6
maxii_lcell \spi_slave_b2b_instance|cnt[4] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [4] = DFFEAS(((\spi_slave_b2b_instance|Add4~15_combout  & ((\spi_slave_b2b_instance|recived_status~regout ) # (!\spi_slave_b2b_instance|first_byte [1])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|cnt[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|recived_status~regout ),
	.datad(\spi_slave_b2b_instance|Add4~15_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|cnt[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[4] .lut_mask = "f500";
defparam \spi_slave_b2b_instance|cnt[4] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[4] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[4] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[4] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxii_lcell \spi_slave_b2b_instance|Add4~10 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~10_combout  = (\spi_slave_b2b_instance|cnt [5] $ ((\spi_slave_b2b_instance|Add4~17 )))
// \spi_slave_b2b_instance|Add4~12  = CARRY(((!\spi_slave_b2b_instance|Add4~17 ) # (!\spi_slave_b2b_instance|cnt [5])))
// \spi_slave_b2b_instance|Add4~12COUT1_56  = CARRY(((!\spi_slave_b2b_instance|Add4~17 ) # (!\spi_slave_b2b_instance|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add4~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~10_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add4~12 ),
	.cout1(\spi_slave_b2b_instance|Add4~12COUT1_56 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~10 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add4~10 .lut_mask = "3c3f";
defparam \spi_slave_b2b_instance|Add4~10 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add4~10 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add4~10 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~10 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N9
maxii_lcell \spi_slave_b2b_instance|cnt[5] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [5] = DFFEAS(((\spi_slave_b2b_instance|Add4~10_combout  & ((\spi_slave_b2b_instance|recived_status~regout ) # (!\spi_slave_b2b_instance|first_byte [1])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|cnt[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|recived_status~regout ),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|Add4~10_combout ),
	.datad(\spi_slave_b2b_instance|first_byte [1]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|cnt[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[5] .lut_mask = "a0f0";
defparam \spi_slave_b2b_instance|cnt[5] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[5] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[5] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[5] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N6
maxii_lcell \spi_slave_b2b_instance|Add4~5 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~5_combout  = (\spi_slave_b2b_instance|cnt [6] $ ((!(!\spi_slave_b2b_instance|Add4~17  & \spi_slave_b2b_instance|Add4~12 ) # (\spi_slave_b2b_instance|Add4~17  & \spi_slave_b2b_instance|Add4~12COUT1_56 ))))
// \spi_slave_b2b_instance|Add4~7  = CARRY(((\spi_slave_b2b_instance|cnt [6] & !\spi_slave_b2b_instance|Add4~12 )))
// \spi_slave_b2b_instance|Add4~7COUT1_58  = CARRY(((\spi_slave_b2b_instance|cnt [6] & !\spi_slave_b2b_instance|Add4~12COUT1_56 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add4~17 ),
	.cin0(\spi_slave_b2b_instance|Add4~12 ),
	.cin1(\spi_slave_b2b_instance|Add4~12COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~5_combout ),
	.regout(),
	.cout(),
	.cout0(\spi_slave_b2b_instance|Add4~7 ),
	.cout1(\spi_slave_b2b_instance|Add4~7COUT1_58 ));
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~5 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add4~5 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add4~5 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add4~5 .lut_mask = "c30c";
defparam \spi_slave_b2b_instance|Add4~5 .operation_mode = "arithmetic";
defparam \spi_slave_b2b_instance|Add4~5 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add4~5 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~5 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N5
maxii_lcell \spi_slave_b2b_instance|cnt[6] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [6] = DFFEAS(((\spi_slave_b2b_instance|Add4~5_combout  & ((\spi_slave_b2b_instance|recived_status~regout ) # (!\spi_slave_b2b_instance|first_byte [1])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|cnt[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|recived_status~regout ),
	.datad(\spi_slave_b2b_instance|Add4~5_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|cnt[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[6] .lut_mask = "f500";
defparam \spi_slave_b2b_instance|cnt[6] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[6] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[6] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[6] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxii_lcell \spi_slave_b2b_instance|Add4~0 (
// Equation(s):
// \spi_slave_b2b_instance|Add4~0_combout  = (((!\spi_slave_b2b_instance|Add4~17  & \spi_slave_b2b_instance|Add4~7 ) # (\spi_slave_b2b_instance|Add4~17  & \spi_slave_b2b_instance|Add4~7COUT1_58 ) $ (\spi_slave_b2b_instance|cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\spi_slave_b2b_instance|Add4~17 ),
	.cin0(\spi_slave_b2b_instance|Add4~7 ),
	.cin1(\spi_slave_b2b_instance|Add4~7COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Add4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Add4~0 .cin0_used = "true";
defparam \spi_slave_b2b_instance|Add4~0 .cin1_used = "true";
defparam \spi_slave_b2b_instance|Add4~0 .cin_used = "true";
defparam \spi_slave_b2b_instance|Add4~0 .lut_mask = "0ff0";
defparam \spi_slave_b2b_instance|Add4~0 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|Add4~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Add4~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Add4~0 .sum_lutc_input = "cin";
defparam \spi_slave_b2b_instance|Add4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N7
maxii_lcell \spi_slave_b2b_instance|cnt[7] (
// Equation(s):
// \spi_slave_b2b_instance|cnt [7] = DFFEAS(((\spi_slave_b2b_instance|Add4~0_combout  & ((\spi_slave_b2b_instance|recived_status~regout ) # (!\spi_slave_b2b_instance|first_byte [1])))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout , , 
// \spi_slave_b2b_instance|cnt[7]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|first_byte [1]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|recived_status~regout ),
	.datad(\spi_slave_b2b_instance|Add4~0_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|cnt[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|cnt[7] .lut_mask = "f500";
defparam \spi_slave_b2b_instance|cnt[7] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|cnt[7] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|cnt[7] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|cnt[7] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N8
maxii_lcell \spi_slave_b2b_instance|Equal8~0 (
// Equation(s):
// \spi_slave_b2b_instance|Equal8~0_combout  = (!\spi_slave_b2b_instance|bitcnt [1] & (!\spi_slave_b2b_instance|bitcnt [0] & (!\spi_slave_b2b_instance|bitcnt [2])))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|bitcnt [1]),
	.datab(\spi_slave_b2b_instance|bitcnt [0]),
	.datac(\spi_slave_b2b_instance|bitcnt [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_slave_b2b_instance|Equal8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|Equal8~0 .lut_mask = "0101";
defparam \spi_slave_b2b_instance|Equal8~0 .operation_mode = "normal";
defparam \spi_slave_b2b_instance|Equal8~0 .output_mode = "comb_only";
defparam \spi_slave_b2b_instance|Equal8~0 .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|Equal8~0 .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|Equal8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N4
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[0] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [0] = DFFEAS((!\spi_slave_b2b_instance|bitcnt [1] & (!\spi_slave_b2b_instance|bitcnt [0] & (!\spi_slave_b2b_instance|bitcnt [2] & !\spi_slave_b2b_instance|cnt [0]))), GLOBAL(\clk~combout ), \spi_slave_rst_b2b~regout 
// , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|bitcnt [1]),
	.datab(\spi_slave_b2b_instance|bitcnt [0]),
	.datac(\spi_slave_b2b_instance|bitcnt [2]),
	.datad(\spi_slave_b2b_instance|cnt [0]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[0] .lut_mask = "0001";
defparam \spi_slave_b2b_instance|byte_data_sent[0] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[0] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[0] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[0] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N7
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[1] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [1] = DFFEAS((\spi_slave_b2b_instance|Equal8~0_combout  & (((\spi_slave_b2b_instance|cnt [1])))) # (!\spi_slave_b2b_instance|Equal8~0_combout  & (((\spi_slave_b2b_instance|byte_data_sent [0])))), GLOBAL(\clk~combout 
// ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|Equal8~0_combout ),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|byte_data_sent [0]),
	.datad(\spi_slave_b2b_instance|cnt [1]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[1] .lut_mask = "fa50";
defparam \spi_slave_b2b_instance|byte_data_sent[1] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[1] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[1] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[1] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N2
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[2] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [2] = DFFEAS((\spi_slave_b2b_instance|Equal8~0_combout  & (((\spi_slave_b2b_instance|cnt [2])))) # (!\spi_slave_b2b_instance|Equal8~0_combout  & (((\spi_slave_b2b_instance|byte_data_sent [1])))), GLOBAL(\clk~combout 
// ), \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|Equal8~0_combout ),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|byte_data_sent [1]),
	.datad(\spi_slave_b2b_instance|cnt [2]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[2] .lut_mask = "fa50";
defparam \spi_slave_b2b_instance|byte_data_sent[2] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[2] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[2] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[2] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N1
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[3] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [3] = DFFEAS(((\spi_slave_b2b_instance|Equal8~0_combout  & (\spi_slave_b2b_instance|cnt [3])) # (!\spi_slave_b2b_instance|Equal8~0_combout  & ((\spi_slave_b2b_instance|byte_data_sent [2])))), GLOBAL(\clk~combout ), 
// \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|cnt [3]),
	.datab(vcc),
	.datac(\spi_slave_b2b_instance|byte_data_sent [2]),
	.datad(\spi_slave_b2b_instance|Equal8~0_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[3] .lut_mask = "aaf0";
defparam \spi_slave_b2b_instance|byte_data_sent[3] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[3] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[3] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[3] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N0
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[4] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [4] = DFFEAS((\spi_slave_b2b_instance|Equal8~0_combout  & (\spi_slave_b2b_instance|cnt [4])) # (!\spi_slave_b2b_instance|Equal8~0_combout  & (((\spi_slave_b2b_instance|byte_data_sent [3])))), GLOBAL(\clk~combout ), 
// \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|Equal8~0_combout ),
	.datab(\spi_slave_b2b_instance|cnt [4]),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|byte_data_sent [3]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[4] .lut_mask = "dd88";
defparam \spi_slave_b2b_instance|byte_data_sent[4] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[4] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[4] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[4] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N9
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[5] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [5] = DFFEAS(((\spi_slave_b2b_instance|Equal8~0_combout  & ((\spi_slave_b2b_instance|cnt [5]))) # (!\spi_slave_b2b_instance|Equal8~0_combout  & (\spi_slave_b2b_instance|byte_data_sent [4]))), GLOBAL(\clk~combout ), 
// \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\spi_slave_b2b_instance|byte_data_sent [4]),
	.datac(\spi_slave_b2b_instance|cnt [5]),
	.datad(\spi_slave_b2b_instance|Equal8~0_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[5] .lut_mask = "f0cc";
defparam \spi_slave_b2b_instance|byte_data_sent[5] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[5] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[5] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[5] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N3
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[6] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [6] = DFFEAS(((\spi_slave_b2b_instance|Equal8~0_combout  & (\spi_slave_b2b_instance|cnt [6])) # (!\spi_slave_b2b_instance|Equal8~0_combout  & ((\spi_slave_b2b_instance|byte_data_sent [5])))), GLOBAL(\clk~combout ), 
// \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|cnt [6]),
	.datab(\spi_slave_b2b_instance|byte_data_sent [5]),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|Equal8~0_combout ),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[6] .lut_mask = "aacc";
defparam \spi_slave_b2b_instance|byte_data_sent[6] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[6] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[6] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[6] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N6
maxii_lcell \spi_slave_b2b_instance|byte_data_sent[7] (
// Equation(s):
// \spi_slave_b2b_instance|byte_data_sent [7] = DFFEAS((\spi_slave_b2b_instance|Equal8~0_combout  & (\spi_slave_b2b_instance|cnt [7])) # (!\spi_slave_b2b_instance|Equal8~0_combout  & (((\spi_slave_b2b_instance|byte_data_sent [6])))), GLOBAL(\clk~combout ), 
// \spi_slave_rst_b2b~regout , , \spi_slave_b2b_instance|always8~0 , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_slave_b2b_instance|cnt [7]),
	.datab(\spi_slave_b2b_instance|Equal8~0_combout ),
	.datac(vcc),
	.datad(\spi_slave_b2b_instance|byte_data_sent [6]),
	.aclr(!\spi_slave_rst_b2b~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\spi_slave_b2b_instance|always8~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_slave_b2b_instance|byte_data_sent [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_slave_b2b_instance|byte_data_sent[7] .lut_mask = "bb88";
defparam \spi_slave_b2b_instance|byte_data_sent[7] .operation_mode = "normal";
defparam \spi_slave_b2b_instance|byte_data_sent[7] .output_mode = "reg_only";
defparam \spi_slave_b2b_instance|byte_data_sent[7] .register_cascade_mode = "off";
defparam \spi_slave_b2b_instance|byte_data_sent[7] .sum_lutc_input = "datac";
defparam \spi_slave_b2b_instance|byte_data_sent[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \BusC[76]~58 (
// Equation(s):
// \BusC[76]~58_combout  = (\spi_slave_b2b_instance|byte_data_sent [7] & (((\BusA[18]~16 )) # (!\linkSPI~regout ))) # (!\spi_slave_b2b_instance|byte_data_sent [7] & (!\linkSPS~regout  & ((\BusA[18]~16 ) # (!\linkSPI~regout ))))

	.clk(gnd),
	.dataa(\spi_slave_b2b_instance|byte_data_sent [7]),
	.datab(\linkSPI~regout ),
	.datac(\linkSPS~regout ),
	.datad(\BusA[18]~16 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusC[76]~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusC[76]~58 .lut_mask = "af23";
defparam \BusC[76]~58 .operation_mode = "normal";
defparam \BusC[76]~58 .output_mode = "comb_only";
defparam \BusC[76]~58 .register_cascade_mode = "off";
defparam \BusC[76]~58 .sum_lutc_input = "datac";
defparam \BusC[76]~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \BusC[76]~59 (
// Equation(s):
// \BusC[76]~59_combout  = ((\BusC[76]~58_combout  & ((!\spi_ctrl_instance|spi_master_instance|spi_mosir~regout ) # (!\linkSIO~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkSIO~regout ),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_mosir~regout ),
	.datad(\BusC[76]~58_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusC[76]~59_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusC[76]~59 .lut_mask = "3f00";
defparam \BusC[76]~59 .operation_mode = "normal";
defparam \BusC[76]~59 .output_mode = "comb_only";
defparam \BusC[76]~59 .register_cascade_mode = "off";
defparam \BusC[76]~59 .sum_lutc_input = "datac";
defparam \BusC[76]~59 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \BusC[76]~60 (
// Equation(s):
// \BusC[76]~60_combout  = ((\linkSIO~regout ) # ((\linkSPS~regout ) # (\linkSPI~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkSIO~regout ),
	.datac(\linkSPS~regout ),
	.datad(\linkSPI~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusC[76]~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusC[76]~60 .lut_mask = "fffc";
defparam \BusC[76]~60 .operation_mode = "normal";
defparam \BusC[76]~60 .output_mode = "comb_only";
defparam \BusC[76]~60 .register_cascade_mode = "off";
defparam \BusC[76]~60 .sum_lutc_input = "datac";
defparam \BusC[76]~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \spi_ctrl_instance|spi_master_instance|Equal1~0 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal1~0_combout  = ((!\spi_ctrl_instance|spi_master_instance|data_count [0] & ((!\spi_ctrl_instance|spi_master_instance|data_count [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [0]),
	.datac(vcc),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .lut_mask = "0033";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \spi_ctrl_instance|spi_master_instance|Equal1~1 (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|Equal1~1_combout  = (!\spi_ctrl_instance|spi_master_instance|data_count [4] & (!\spi_ctrl_instance|spi_master_instance|data_count [7] & (!\spi_ctrl_instance|spi_master_instance|data_count [5] & 
// \spi_ctrl_instance|spi_master_instance|data_count [6])))

	.clk(gnd),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [4]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [7]),
	.datac(\spi_ctrl_instance|spi_master_instance|data_count [5]),
	.datad(\spi_ctrl_instance|spi_master_instance|data_count [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\spi_ctrl_instance|spi_master_instance|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .lut_mask = "0100";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .output_mode = "comb_only";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \spi_ctrl_instance|cs_n (
// Equation(s):
// \spi_ctrl_instance|cs_n~regout  = DFFEAS((\spi_ctrl_instance|spi_master_instance|data_count [3]) # ((\spi_ctrl_instance|spi_master_instance|data_count [2]) # ((!\spi_ctrl_instance|spi_master_instance|Equal1~1_combout ) # 
// (!\spi_ctrl_instance|spi_master_instance|Equal1~0_combout ))), GLOBAL(\clk~combout ), \spi_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\spi_ctrl_instance|spi_master_instance|data_count [3]),
	.datab(\spi_ctrl_instance|spi_master_instance|data_count [2]),
	.datac(\spi_ctrl_instance|spi_master_instance|Equal1~0_combout ),
	.datad(\spi_ctrl_instance|spi_master_instance|Equal1~1_combout ),
	.aclr(!\spi_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|cs_n~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|cs_n .lut_mask = "efff";
defparam \spi_ctrl_instance|cs_n .operation_mode = "normal";
defparam \spi_ctrl_instance|cs_n .output_mode = "reg_only";
defparam \spi_ctrl_instance|cs_n .register_cascade_mode = "off";
defparam \spi_ctrl_instance|cs_n .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|cs_n .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \spi_ctrl_instance|spi_master_instance|spi_clkr (
// Equation(s):
// \spi_ctrl_instance|spi_master_instance|spi_clkr~regout  = DFFEAS((\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout  $ (\spi_ctrl_instance|spi_master_instance|spi_clkr~regout  $ (\spi_ctrl_instance|spi_master_instance|cnt8 [4]))), 
// GLOBAL(\spi_ctrl_instance|spi_clk~regout ), \spi_ctrl_instance|rst_flag~regout , , , , , , )

	.clk(\spi_ctrl_instance|spi_clk~regout ),
	.dataa(vcc),
	.datab(\spi_ctrl_instance|spi_master_instance|LessThan1~0_combout ),
	.datac(\spi_ctrl_instance|spi_master_instance|spi_clkr~regout ),
	.datad(\spi_ctrl_instance|spi_master_instance|cnt8 [4]),
	.aclr(!\spi_ctrl_instance|rst_flag~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\spi_ctrl_instance|spi_master_instance|spi_clkr~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .lut_mask = "c33c";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .operation_mode = "normal";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .output_mode = "reg_only";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .register_cascade_mode = "off";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .sum_lutc_input = "datac";
defparam \spi_ctrl_instance|spi_master_instance|spi_clkr .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \enc|pha_count[0] (
// Equation(s):
// \enc|pha_count [0] = DFFEAS(((!\enc|pha_count [0])), GLOBAL(\enc|out_200hz~regout ), \rst_n~combout , , , , , \enc|LessThan1~0_combout , )
// \enc|pha_count[0]~1  = CARRY(((\enc|pha_count [0])))
// \enc|pha_count[0]~1COUT1_24  = CARRY(((\enc|pha_count [0])))

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(\enc|pha_count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [0]),
	.cout(),
	.cout0(\enc|pha_count[0]~1 ),
	.cout1(\enc|pha_count[0]~1COUT1_24 ));
// synopsys translate_off
defparam \enc|pha_count[0] .lut_mask = "33cc";
defparam \enc|pha_count[0] .operation_mode = "arithmetic";
defparam \enc|pha_count[0] .output_mode = "reg_only";
defparam \enc|pha_count[0] .register_cascade_mode = "off";
defparam \enc|pha_count[0] .sum_lutc_input = "datac";
defparam \enc|pha_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \enc|pha_count[1] (
// Equation(s):
// \enc|pha_count [1] = DFFEAS((\enc|pha_count [1] $ ((\enc|pha_count[0]~1 ))), GLOBAL(\enc|out_200hz~regout ), \rst_n~combout , , , , , \enc|LessThan1~0_combout , )
// \enc|pha_count[1]~3  = CARRY(((!\enc|pha_count[0]~1 ) # (!\enc|pha_count [1])))
// \enc|pha_count[1]~3COUT1_26  = CARRY(((!\enc|pha_count[0]~1COUT1_24 ) # (!\enc|pha_count [1])))

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(\enc|pha_count [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\enc|pha_count[0]~1 ),
	.cin1(\enc|pha_count[0]~1COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [1]),
	.cout(),
	.cout0(\enc|pha_count[1]~3 ),
	.cout1(\enc|pha_count[1]~3COUT1_26 ));
// synopsys translate_off
defparam \enc|pha_count[1] .cin0_used = "true";
defparam \enc|pha_count[1] .cin1_used = "true";
defparam \enc|pha_count[1] .lut_mask = "3c3f";
defparam \enc|pha_count[1] .operation_mode = "arithmetic";
defparam \enc|pha_count[1] .output_mode = "reg_only";
defparam \enc|pha_count[1] .register_cascade_mode = "off";
defparam \enc|pha_count[1] .sum_lutc_input = "cin";
defparam \enc|pha_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \enc|pha_count[2] (
// Equation(s):
// \enc|pha_count [2] = DFFEAS((\enc|pha_count [2] $ ((!\enc|pha_count[1]~3 ))), GLOBAL(\enc|out_200hz~regout ), \rst_n~combout , , , , , \enc|LessThan1~0_combout , )
// \enc|pha_count[2]~5  = CARRY(((\enc|pha_count [2] & !\enc|pha_count[1]~3 )))
// \enc|pha_count[2]~5COUT1_28  = CARRY(((\enc|pha_count [2] & !\enc|pha_count[1]~3COUT1_26 )))

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(\enc|pha_count [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\enc|pha_count[1]~3 ),
	.cin1(\enc|pha_count[1]~3COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [2]),
	.cout(),
	.cout0(\enc|pha_count[2]~5 ),
	.cout1(\enc|pha_count[2]~5COUT1_28 ));
// synopsys translate_off
defparam \enc|pha_count[2] .cin0_used = "true";
defparam \enc|pha_count[2] .cin1_used = "true";
defparam \enc|pha_count[2] .lut_mask = "c30c";
defparam \enc|pha_count[2] .operation_mode = "arithmetic";
defparam \enc|pha_count[2] .output_mode = "reg_only";
defparam \enc|pha_count[2] .register_cascade_mode = "off";
defparam \enc|pha_count[2] .sum_lutc_input = "cin";
defparam \enc|pha_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \enc|pha_count[3] (
// Equation(s):
// \enc|pha_count [3] = DFFEAS(\enc|pha_count [3] $ ((((\enc|pha_count[2]~5 )))), GLOBAL(\enc|out_200hz~regout ), \rst_n~combout , , , , , \enc|LessThan1~0_combout , )
// \enc|pha_count[3]~7  = CARRY(((!\enc|pha_count[2]~5 )) # (!\enc|pha_count [3]))
// \enc|pha_count[3]~7COUT1_30  = CARRY(((!\enc|pha_count[2]~5COUT1_28 )) # (!\enc|pha_count [3]))

	.clk(\enc|out_200hz~regout ),
	.dataa(\enc|pha_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\enc|pha_count[2]~5 ),
	.cin1(\enc|pha_count[2]~5COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [3]),
	.cout(),
	.cout0(\enc|pha_count[3]~7 ),
	.cout1(\enc|pha_count[3]~7COUT1_30 ));
// synopsys translate_off
defparam \enc|pha_count[3] .cin0_used = "true";
defparam \enc|pha_count[3] .cin1_used = "true";
defparam \enc|pha_count[3] .lut_mask = "5a5f";
defparam \enc|pha_count[3] .operation_mode = "arithmetic";
defparam \enc|pha_count[3] .output_mode = "reg_only";
defparam \enc|pha_count[3] .register_cascade_mode = "off";
defparam \enc|pha_count[3] .sum_lutc_input = "cin";
defparam \enc|pha_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \enc|pha_count[4] (
// Equation(s):
// \enc|pha_count [4] = DFFEAS((\enc|pha_count [4] $ ((!\enc|pha_count[3]~7 ))), GLOBAL(\enc|out_200hz~regout ), \rst_n~combout , , , , , \enc|LessThan1~0_combout , )
// \enc|pha_count[4]~9  = CARRY(((\enc|pha_count [4] & !\enc|pha_count[3]~7COUT1_30 )))

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(\enc|pha_count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\enc|pha_count[3]~7 ),
	.cin1(\enc|pha_count[3]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [4]),
	.cout(\enc|pha_count[4]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count[4] .cin0_used = "true";
defparam \enc|pha_count[4] .cin1_used = "true";
defparam \enc|pha_count[4] .lut_mask = "c30c";
defparam \enc|pha_count[4] .operation_mode = "arithmetic";
defparam \enc|pha_count[4] .output_mode = "reg_only";
defparam \enc|pha_count[4] .register_cascade_mode = "off";
defparam \enc|pha_count[4] .sum_lutc_input = "cin";
defparam \enc|pha_count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \enc|pha_count[5] (
// Equation(s):
// \enc|pha_count [5] = DFFEAS(\enc|pha_count [5] $ ((((\enc|pha_count[4]~9 )))), GLOBAL(\enc|out_200hz~regout ), \rst_n~combout , , , , , \enc|LessThan1~0_combout , )
// \enc|pha_count[5]~11  = CARRY(((!\enc|pha_count[4]~9 )) # (!\enc|pha_count [5]))
// \enc|pha_count[5]~11COUT1_32  = CARRY(((!\enc|pha_count[4]~9 )) # (!\enc|pha_count [5]))

	.clk(\enc|out_200hz~regout ),
	.dataa(\enc|pha_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\enc|pha_count[4]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [5]),
	.cout(),
	.cout0(\enc|pha_count[5]~11 ),
	.cout1(\enc|pha_count[5]~11COUT1_32 ));
// synopsys translate_off
defparam \enc|pha_count[5] .cin_used = "true";
defparam \enc|pha_count[5] .lut_mask = "5a5f";
defparam \enc|pha_count[5] .operation_mode = "arithmetic";
defparam \enc|pha_count[5] .output_mode = "reg_only";
defparam \enc|pha_count[5] .register_cascade_mode = "off";
defparam \enc|pha_count[5] .sum_lutc_input = "cin";
defparam \enc|pha_count[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \enc|pha_count[6] (
// Equation(s):
// \enc|pha_count [6] = DFFEAS((\enc|pha_count [6] $ ((!(!\enc|pha_count[4]~9  & \enc|pha_count[5]~11 ) # (\enc|pha_count[4]~9  & \enc|pha_count[5]~11COUT1_32 )))), GLOBAL(\enc|out_200hz~regout ), \rst_n~combout , , , , , \enc|LessThan1~0_combout , )
// \enc|pha_count[6]~13  = CARRY(((\enc|pha_count [6] & !\enc|pha_count[5]~11 )))
// \enc|pha_count[6]~13COUT1_34  = CARRY(((\enc|pha_count [6] & !\enc|pha_count[5]~11COUT1_32 )))

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(\enc|pha_count [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\enc|pha_count[4]~9 ),
	.cin0(\enc|pha_count[5]~11 ),
	.cin1(\enc|pha_count[5]~11COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [6]),
	.cout(),
	.cout0(\enc|pha_count[6]~13 ),
	.cout1(\enc|pha_count[6]~13COUT1_34 ));
// synopsys translate_off
defparam \enc|pha_count[6] .cin0_used = "true";
defparam \enc|pha_count[6] .cin1_used = "true";
defparam \enc|pha_count[6] .cin_used = "true";
defparam \enc|pha_count[6] .lut_mask = "c30c";
defparam \enc|pha_count[6] .operation_mode = "arithmetic";
defparam \enc|pha_count[6] .output_mode = "reg_only";
defparam \enc|pha_count[6] .register_cascade_mode = "off";
defparam \enc|pha_count[6] .sum_lutc_input = "cin";
defparam \enc|pha_count[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \enc|pha_count[7] (
// Equation(s):
// \enc|pha_count [7] = DFFEAS(\enc|pha_count [7] $ (((((!\enc|pha_count[4]~9  & \enc|pha_count[6]~13 ) # (\enc|pha_count[4]~9  & \enc|pha_count[6]~13COUT1_34 ))))), GLOBAL(\enc|out_200hz~regout ), \rst_n~combout , , , , , \enc|LessThan1~0_combout , )

	.clk(\enc|out_200hz~regout ),
	.dataa(\enc|pha_count [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\enc|pha_count[4]~9 ),
	.cin0(\enc|pha_count[6]~13 ),
	.cin1(\enc|pha_count[6]~13COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_count [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_count[7] .cin0_used = "true";
defparam \enc|pha_count[7] .cin1_used = "true";
defparam \enc|pha_count[7] .cin_used = "true";
defparam \enc|pha_count[7] .lut_mask = "5a5a";
defparam \enc|pha_count[7] .operation_mode = "normal";
defparam \enc|pha_count[7] .output_mode = "reg_only";
defparam \enc|pha_count[7] .register_cascade_mode = "off";
defparam \enc|pha_count[7] .sum_lutc_input = "cin";
defparam \enc|pha_count[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \enc|WideNor0~1 (
// Equation(s):
// \enc|WideNor0~1_combout  = ((!\enc|pha_count [7] & (!\enc|pha_count [5] & !\enc|pha_count [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\enc|pha_count [7]),
	.datac(\enc|pha_count [5]),
	.datad(\enc|pha_count [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|WideNor0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|WideNor0~1 .lut_mask = "0003";
defparam \enc|WideNor0~1 .operation_mode = "normal";
defparam \enc|WideNor0~1 .output_mode = "comb_only";
defparam \enc|WideNor0~1 .register_cascade_mode = "off";
defparam \enc|WideNor0~1 .sum_lutc_input = "datac";
defparam \enc|WideNor0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \enc|WideNor0~3 (
// Equation(s):
// \enc|WideNor0~3_combout  = ((!\enc|pha_count [2] & (!\enc|pha_count [1] & !\enc|pha_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\enc|pha_count [2]),
	.datac(\enc|pha_count [1]),
	.datad(\enc|pha_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|WideNor0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|WideNor0~3 .lut_mask = "0003";
defparam \enc|WideNor0~3 .operation_mode = "normal";
defparam \enc|WideNor0~3 .output_mode = "comb_only";
defparam \enc|WideNor0~3 .register_cascade_mode = "off";
defparam \enc|WideNor0~3 .sum_lutc_input = "datac";
defparam \enc|WideNor0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \enc|LessThan1~0 (
// Equation(s):
// \enc|LessThan1~0_combout  = ((\enc|pha_count [3] & (\enc|pha_count [4] & !\enc|WideNor0~3_combout ))) # (!\enc|WideNor0~1_combout )

	.clk(gnd),
	.dataa(\enc|pha_count [3]),
	.datab(\enc|WideNor0~1_combout ),
	.datac(\enc|pha_count [4]),
	.datad(\enc|WideNor0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan1~0 .lut_mask = "33b3";
defparam \enc|LessThan1~0 .operation_mode = "normal";
defparam \enc|LessThan1~0 .output_mode = "comb_only";
defparam \enc|LessThan1~0 .register_cascade_mode = "off";
defparam \enc|LessThan1~0 .sum_lutc_input = "datac";
defparam \enc|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \enc|WideNor0~0 (
// Equation(s):
// \enc|WideNor0~0_combout  = (\enc|pha_count [0] & (\enc|pha_count [2] & (\enc|pha_count [1] & !\enc|pha_count [3]))) # (!\enc|pha_count [0] & (!\enc|pha_count [2] & (!\enc|pha_count [1] & \enc|pha_count [3])))

	.clk(gnd),
	.dataa(\enc|pha_count [0]),
	.datab(\enc|pha_count [2]),
	.datac(\enc|pha_count [1]),
	.datad(\enc|pha_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|WideNor0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|WideNor0~0 .lut_mask = "0180";
defparam \enc|WideNor0~0 .operation_mode = "normal";
defparam \enc|WideNor0~0 .output_mode = "comb_only";
defparam \enc|WideNor0~0 .register_cascade_mode = "off";
defparam \enc|WideNor0~0 .sum_lutc_input = "datac";
defparam \enc|WideNor0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \enc|index_reg (
// Equation(s):
// \enc|index_reg~regout  = DFFEAS((\enc|pha_count [4] & (((\enc|WideNor0~1_combout  & \enc|WideNor0~0_combout )))), GLOBAL(\enc|out_200hz~regout ), \rst_n~combout , , , , , , )

	.clk(\enc|out_200hz~regout ),
	.dataa(\enc|pha_count [4]),
	.datab(vcc),
	.datac(\enc|WideNor0~1_combout ),
	.datad(\enc|WideNor0~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|index_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|index_reg .lut_mask = "a000";
defparam \enc|index_reg .operation_mode = "normal";
defparam \enc|index_reg .output_mode = "reg_only";
defparam \enc|index_reg .register_cascade_mode = "off";
defparam \enc|index_reg .sum_lutc_input = "datac";
defparam \enc|index_reg .synch_mode = "off";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\led~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[6]));
// synopsys translate_off
defparam \BusA[6]~I .open_drain_output = "true";
defparam \BusA[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[7]));
// synopsys translate_off
defparam \BusA[7]~I .open_drain_output = "true";
defparam \BusA[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[9]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[9]));
// synopsys translate_off
defparam \BusA[9]~I .open_drain_output = "true";
defparam \BusA[9]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[10]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[10]));
// synopsys translate_off
defparam \BusA[10]~I .open_drain_output = "true";
defparam \BusA[10]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[11]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[11]));
// synopsys translate_off
defparam \BusA[11]~I .open_drain_output = "true";
defparam \BusA[11]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[12]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[12]));
// synopsys translate_off
defparam \BusA[12]~I .open_drain_output = "true";
defparam \BusA[12]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[13]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[13]));
// synopsys translate_off
defparam \BusA[13]~I .open_drain_output = "true";
defparam \BusA[13]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[58]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[58]));
// synopsys translate_off
defparam \BusC[58]~I .open_drain_output = "true";
defparam \BusC[58]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[59]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[59]));
// synopsys translate_off
defparam \BusC[59]~I .open_drain_output = "true";
defparam \BusC[59]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[60]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[60]));
// synopsys translate_off
defparam \BusC[60]~I .open_drain_output = "true";
defparam \BusC[60]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[61]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[61]));
// synopsys translate_off
defparam \BusC[61]~I .open_drain_output = "true";
defparam \BusC[61]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[63]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[63]));
// synopsys translate_off
defparam \BusC[63]~I .open_drain_output = "true";
defparam \BusC[63]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[64]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[64]));
// synopsys translate_off
defparam \BusC[64]~I .open_drain_output = "true";
defparam \BusC[64]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[65]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[65]));
// synopsys translate_off
defparam \BusC[65]~I .open_drain_output = "true";
defparam \BusC[65]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[66]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[66]));
// synopsys translate_off
defparam \BusC[66]~I .open_drain_output = "true";
defparam \BusC[66]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[70]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[70]));
// synopsys translate_off
defparam \BusC[70]~I .open_drain_output = "true";
defparam \BusC[70]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[71]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[71]));
// synopsys translate_off
defparam \BusC[71]~I .open_drain_output = "true";
defparam \BusC[71]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[72]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[72]));
// synopsys translate_off
defparam \BusC[72]~I .open_drain_output = "true";
defparam \BusC[72]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[73]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[73]));
// synopsys translate_off
defparam \BusC[73]~I .open_drain_output = "true";
defparam \BusC[73]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[74]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[74]));
// synopsys translate_off
defparam \BusC[74]~I .open_drain_output = "true";
defparam \BusC[74]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[75]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[75]));
// synopsys translate_off
defparam \BusC[75]~I .open_drain_output = "true";
defparam \BusC[75]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[79]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[79]));
// synopsys translate_off
defparam \BusC[79]~I .open_drain_output = "true";
defparam \BusC[79]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[80]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[80]));
// synopsys translate_off
defparam \BusC[80]~I .open_drain_output = "true";
defparam \BusC[80]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[81]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusC[81]));
// synopsys translate_off
defparam \BusC[81]~I .open_drain_output = "true";
defparam \BusC[81]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[3]~I (
	.datain(\BusA[3]~40_combout ),
	.oe(\BusA[3]~41_combout ),
	.combout(),
	.padio(BusA[3]));
// synopsys translate_off
defparam \BusA[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[4]~I (
	.datain(\enc|pha_reg~regout ),
	.oe(\linkFQD~regout ),
	.combout(),
	.padio(BusA[4]));
// synopsys translate_off
defparam \BusA[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[5]~I (
	.datain(\enc|phb_reg~regout ),
	.oe(\linkFQD~regout ),
	.combout(),
	.padio(BusA[5]));
// synopsys translate_off
defparam \BusA[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[8]~I (
	.datain(\BusA[15]~44_combout ),
	.oe(\BusA[8]~45_combout ),
	.combout(),
	.padio(BusA[8]));
// synopsys translate_off
defparam \BusA[8]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[14]~I (
	.datain(\BusA[16]~14 ),
	.oe(\linkXBA~regout ),
	.combout(),
	.padio(BusA[14]));
// synopsys translate_off
defparam \BusA[14]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[17]~I (
	.datain(\BusA[17]~46_combout ),
	.oe(\BusA[17]~47_combout ),
	.combout(),
	.padio(BusA[17]));
// synopsys translate_off
defparam \BusA[17]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[19]~I (
	.datain(\BusC[77]~24 ),
	.oe(\linkSPI~regout ),
	.combout(),
	.padio(BusA[19]));
// synopsys translate_off
defparam \BusA[19]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[20]~I (
	.datain(\BusC[78]~25 ),
	.oe(\linkSPI~regout ),
	.combout(),
	.padio(BusA[20]));
// synopsys translate_off
defparam \BusA[20]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[21]~I (
	.datain(\BusC[82]~26 ),
	.oe(\linkSPI~regout ),
	.combout(),
	.padio(BusA[21]));
// synopsys translate_off
defparam \BusA[21]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[33]~I (
	.datain(\BusA[16]~14 ),
	.oe(\linkCMP~regout ),
	.combout(),
	.padio(BusB[33]));
// synopsys translate_off
defparam \BusB[33]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[56]~I (
	.datain(\enc|phb_reg~regout ),
	.oe(\linkENC~regout ),
	.combout(),
	.padio(BusC[56]));
// synopsys translate_off
defparam \BusC[56]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[57]~I (
	.datain(\enc|pha_reg~regout ),
	.oe(\linkENC~regout ),
	.combout(),
	.padio(BusC[57]));
// synopsys translate_off
defparam \BusC[57]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[62]~I (
	.datain(\BusC[62]~54_combout ),
	.oe(\BusC[62]~55_combout ),
	.combout(),
	.padio(BusC[62]));
// synopsys translate_off
defparam \BusC[62]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[68]~I (
	.datain(\BusC[68]~56_combout ),
	.oe(\BusC[68]~57_combout ),
	.combout(),
	.padio(BusC[68]));
// synopsys translate_off
defparam \BusC[68]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[76]~I (
	.datain(\BusC[76]~59_combout ),
	.oe(\BusC[76]~60_combout ),
	.combout(),
	.padio(BusC[76]));
// synopsys translate_off
defparam \BusC[76]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[98]~I (
	.datain(\enc|index_reg~regout ),
	.oe(\linkENC~regout ),
	.combout(),
	.padio(BusD[98]));
// synopsys translate_off
defparam \BusD[98]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
