{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715365321662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715365321662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 13:22:01 2024 " "Processing started: Fri May 10 13:22:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715365321662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365321662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADD_Final_Project -c ADD_Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADD_Final_Project -c ADD_Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365321663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715365321963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715365321964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/add_final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/add_final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_Final_Project " "Found entity 1: ADD_Final_Project" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/threesectimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/threesectimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThreeSecTimer " "Found entity 1: ThreeSecTimer" {  } { { "../src/ThreeSecTimer.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ThreeSecTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/morse_number_hard.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/morse_number_hard.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_number_hard " "Found entity 1: morse_number_hard" {  } { { "../src/morse_number_hard.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/morse_number_hard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/morse_number_decoder_hard.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/morse_number_decoder_hard.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_number_decoder_hard " "Found entity 1: morse_number_decoder_hard" {  } { { "../src/morse_number_decoder_hard.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/morse_number_decoder_hard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reconfig RECONFIG gamecontrol3.v(6) " "Verilog HDL Declaration information at gamecontrol3.v(6): object \"reconfig\" differs only in case from object \"RECONFIG\" in the same scope" {  } { { "../src/gamecontrol3.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol3.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715365327483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/gamecontrol3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/gamecontrol3.v" { { "Info" "ISGN_ENTITY_NAME" "1 gamecontrol3 " "Found entity 1: gamecontrol3" {  } { { "../src/gamecontrol3.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/gamecontrol_hard.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/gamecontrol_hard.v" { { "Info" "ISGN_ENTITY_NAME" "1 gamecontrol_hard " "Found entity 1: gamecontrol_hard" {  } { { "../src/gamecontrol_hard.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol_hard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/countto3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/countto3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Countto3 " "Found entity 1: Countto3" {  } { { "../src/Countto3.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Countto3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/loadregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/loadregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadRegister " "Found entity 1: LoadRegister" {  } { { "../src/LoadRegister.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/LoadRegister.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/signal_mux_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/signal_mux_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_MUX_4bit " "Found entity 1: signal_MUX_4bit" {  } { { "../src/signal_MUX_4bit.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/signal_MUX_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/signal_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/signal_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_MUX " "Found entity 1: signal_MUX" {  } { { "../src/signal_MUX.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/signal_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/timer120.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/timer120.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer120 " "Found entity 1: Timer120" {  } { { "../src/Timer120.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Timer120.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ones Ones Timer_med.v(9) " "Verilog HDL Declaration information at Timer_med.v(9): object \"ones\" differs only in case from object \"Ones\" in the same scope" {  } { { "../src/Timer_med.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Timer_med.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715365327489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/timer_med.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/timer_med.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer_med " "Found entity 1: Timer_med" {  } { { "../src/Timer_med.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Timer_med.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/digittimer120.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/digittimer120.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitTimer120 " "Found entity 1: DigitTimer120" {  } { { "../src/DigitTimer120.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/DigitTimer120.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reconfig RECONFIG gamecontrol2.v(6) " "Verilog HDL Declaration information at gamecontrol2.v(6): object \"reconfig\" differs only in case from object \"RECONFIG\" in the same scope" {  } { { "../src/gamecontrol2.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol2.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715365327491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/gamecontrol2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/gamecontrol2.v" { { "Info" "ISGN_ENTITY_NAME" "1 gamecontrol2 " "Found entity 1: gamecontrol2" {  } { { "../src/gamecontrol2.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/gamecontrol_medium.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/gamecontrol_medium.v" { { "Info" "ISGN_ENTITY_NAME" "1 gamecontrol_medium " "Found entity 1: gamecontrol_medium" {  } { { "../src/gamecontrol_medium.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol_medium.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/fivesectimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/fivesectimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiveSecTimer " "Found entity 1: FiveSecTimer" {  } { { "../src/FiveSecTimer.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/FiveSecTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/countto5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/countto5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Countto5 " "Found entity 1: Countto5" {  } { { "../src/Countto5.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Countto5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/morse_number.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/morse_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_number " "Found entity 1: morse_number" {  } { { "../src/morse_number.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/morse_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/number_morse_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/number_morse_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_morse_decoder " "Found entity 1: number_morse_decoder" {  } { { "../src/number_morse_decoder.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/number_morse_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/onemstimer_lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/onemstimer_lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnemsTimer_lfsr " "Found entity 1: OnemsTimer_lfsr" {  } { { "../src/OnemsTimer_lfsr.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/OnemsTimer_lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/my7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/my7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 My7seg " "Found entity 1: My7seg" {  } { { "../src/My7seg.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/My7seg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/timer100.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/timer100.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer100 " "Found entity 1: Timer100" {  } { { "../src/Timer100.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Timer100.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ones Ones Timer.v(9) " "Verilog HDL Declaration information at Timer.v(9): object \"ones\" differs only in case from object \"Ones\" in the same scope" {  } { { "../src/Timer.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Timer.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715365327499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../src/Timer.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Timer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/tensectimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/tensectimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TenSecTimer " "Found entity 1: TenSecTimer" {  } { { "../src/TenSecTimer.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/TenSecTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitTimer " "Found entity 1: DigitTimer" {  } { { "../src/DigitTimer.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/DigitTimer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/countto100.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/countto100.v" { { "Info" "ISGN_ENTITY_NAME" "1 Countto100 " "Found entity 1: Countto100" {  } { { "../src/Countto100.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Countto100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/countto10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/countto10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Countto10 " "Found entity 1: Countto10" {  } { { "../src/Countto10.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Countto10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/morse_number_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/morse_number_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_number_decoder " "Found entity 1: morse_number_decoder" {  } { { "../src/morse_number_decoder.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/morse_number_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327504 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFSR_number_generator.v(9) " "Verilog HDL information at LFSR_number_generator.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "../src/LFSR_number_generator.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/LFSR_number_generator.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715365327505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/lfsr_number_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/lfsr_number_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_number_generator " "Found entity 1: LFSR_number_generator" {  } { { "../src/LFSR_number_generator.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/LFSR_number_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/gamecontrol_easy.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/gamecontrol_easy.v" { { "Info" "ISGN_ENTITY_NAME" "1 gamecontrol_easy " "Found entity 1: gamecontrol_easy" {  } { { "../src/gamecontrol_easy.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol_easy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reconfig RECONFIG gamecontrol.v(7) " "Verilog HDL Declaration information at gamecontrol.v(7): object \"reconfig\" differs only in case from object \"RECONFIG\" in the same scope" {  } { { "../src/gamecontrol.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715365327507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/gamecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/gamecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 gamecontrol " "Found entity 1: gamecontrol" {  } { { "../src/gamecontrol.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/authentication.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/authentication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Authentication " "Found entity 1: Authentication" {  } { { "../src/Authentication.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Authentication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/difficulty_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/difficulty_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 difficulty_selector " "Found entity 1: difficulty_selector" {  } { { "../src/difficulty_selector.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/difficulty_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/pswd_authentication.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/pswd_authentication.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSWD_Authentication " "Found entity 1: PSWD_Authentication" {  } { { "../src/PSWD_Authentication.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/PSWD_Authentication.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/pswd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/pswd.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSWD " "Found entity 1: PSWD" {  } { { "../src/PSWD.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/PSWD.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/playerid_authentication.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/playerid_authentication.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlayerID_Authentication " "Found entity 1: PlayerID_Authentication" {  } { { "../src/PlayerID_Authentication.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/PlayerID_Authentication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/playerid.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/playerid.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlayerID " "Found entity 1: PlayerID" {  } { { "../src/PlayerID.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/PlayerID.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/anild/onedrive/desktop/add_final_project/add_final_project/src/button_shaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/anild/onedrive/desktop/add_final_project/add_final_project/src/button_shaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_shaper " "Found entity 1: button_shaper" {  } { { "../src/button_shaper.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/button_shaper.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_playerid.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_playerid.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_PlayerID " "Found entity 1: ROM_PlayerID" {  } { { "ROM_PlayerID.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/ROM_PlayerID.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_pswd.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_pswd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_PSWD " "Found entity 1: ROM_PSWD" {  } { { "ROM_PSWD.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/ROM_PSWD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_score.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_score.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Score " "Found entity 1: RAM_Score" {  } { { "RAM_Score.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/RAM_Score.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Load_signal ADD_Final_Project.v(62) " "Verilog HDL Implicit Net warning at ADD_Final_Project.v(62): created implicit net for \"Load_signal\"" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_signal ADD_Final_Project.v(63) " "Verilog HDL Implicit Net warning at ADD_Final_Project.v(63): created implicit net for \"start_signal\"" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327518 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "logout_signal ADD_Final_Project.v(64) " "Verilog HDL Implicit Net warning at ADD_Final_Project.v(64): created implicit net for \"logout_signal\"" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327518 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "logout_from_difficulty_selector ADD_Final_Project.v(67) " "Verilog HDL Implicit Net warning at ADD_Final_Project.v(67): created implicit net for \"logout_from_difficulty_selector\"" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADD_Final_Project " "Elaborating entity \"ADD_Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715365327542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_shaper button_shaper:shaper1 " "Elaborating entity \"button_shaper\" for hierarchy \"button_shaper:shaper1\"" {  } { { "../src/ADD_Final_Project.v" "shaper1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Authentication Authentication:Authentication1 " "Elaborating entity \"Authentication\" for hierarchy \"Authentication:Authentication1\"" {  } { { "../src/ADD_Final_Project.v" "Authentication1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlayerID_Authentication Authentication:Authentication1\|PlayerID_Authentication:PlayerID_Authentication1 " "Elaborating entity \"PlayerID_Authentication\" for hierarchy \"Authentication:Authentication1\|PlayerID_Authentication:PlayerID_Authentication1\"" {  } { { "../src/Authentication.v" "PlayerID_Authentication1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Authentication.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlayerID Authentication:Authentication1\|PlayerID_Authentication:PlayerID_Authentication1\|PlayerID:PlayerID1 " "Elaborating entity \"PlayerID\" for hierarchy \"Authentication:Authentication1\|PlayerID_Authentication:PlayerID_Authentication1\|PlayerID:PlayerID1\"" {  } { { "../src/PlayerID_Authentication.v" "PlayerID1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/PlayerID_Authentication.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 PlayerID.v(114) " "Verilog HDL assignment warning at PlayerID.v(114): truncated value with size 5 to match size of target (3)" {  } { { "../src/PlayerID.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/PlayerID.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327563 "|ADD_Final_Project|Authentication:Authentication1|PlayerID_Authentication:PlayerID_Authentication1|PlayerID:PlayerID1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PlayerID.v(126) " "Verilog HDL assignment warning at PlayerID.v(126): truncated value with size 32 to match size of target (5)" {  } { { "../src/PlayerID.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/PlayerID.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327563 "|ADD_Final_Project|Authentication:Authentication1|PlayerID_Authentication:PlayerID_Authentication1|PlayerID:PlayerID1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_PlayerID Authentication:Authentication1\|PlayerID_Authentication:PlayerID_Authentication1\|ROM_PlayerID:ROM_PlayerID1 " "Elaborating entity \"ROM_PlayerID\" for hierarchy \"Authentication:Authentication1\|PlayerID_Authentication:PlayerID_Authentication1\|ROM_PlayerID:ROM_PlayerID1\"" {  } { { "../src/PlayerID_Authentication.v" "ROM_PlayerID1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/PlayerID_Authentication.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Authentication:Authentication1\|PlayerID_Authentication:PlayerID_Authentication1\|ROM_PlayerID:ROM_PlayerID1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Authentication:Authentication1\|PlayerID_Authentication:PlayerID_Authentication1\|ROM_PlayerID:ROM_PlayerID1\|altsyncram:altsyncram_component\"" {  } { { "ROM_PlayerID.v" "altsyncram_component" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/ROM_PlayerID.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Authentication:Authentication1\|PlayerID_Authentication:PlayerID_Authentication1\|ROM_PlayerID:ROM_PlayerID1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Authentication:Authentication1\|PlayerID_Authentication:PlayerID_Authentication1\|ROM_PlayerID:ROM_PlayerID1\|altsyncram:altsyncram_component\"" {  } { { "ROM_PlayerID.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/ROM_PlayerID.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Authentication:Authentication1\|PlayerID_Authentication:PlayerID_Authentication1\|ROM_PlayerID:ROM_PlayerID1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Authentication:Authentication1\|PlayerID_Authentication:PlayerID_Authentication1\|ROM_PlayerID:ROM_PlayerID1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PlayerID_ROM_mem.hex " "Parameter \"init_file\" = \"PlayerID_ROM_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327618 ""}  } { { "ROM_PlayerID.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/ROM_PlayerID.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715365327618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ifg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ifg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ifg1 " "Found entity 1: altsyncram_ifg1" {  } { { "db/altsyncram_ifg1.tdf" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/db/altsyncram_ifg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ifg1 Authentication:Authentication1\|PlayerID_Authentication:PlayerID_Authentication1\|ROM_PlayerID:ROM_PlayerID1\|altsyncram:altsyncram_component\|altsyncram_ifg1:auto_generated " "Elaborating entity \"altsyncram_ifg1\" for hierarchy \"Authentication:Authentication1\|PlayerID_Authentication:PlayerID_Authentication1\|ROM_PlayerID:ROM_PlayerID1\|altsyncram:altsyncram_component\|altsyncram_ifg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSWD_Authentication Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1 " "Elaborating entity \"PSWD_Authentication\" for hierarchy \"Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\"" {  } { { "../src/Authentication.v" "Pswd_authentication1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Authentication.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_PSWD Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\|ROM_PSWD:ROM_PSWD1 " "Elaborating entity \"ROM_PSWD\" for hierarchy \"Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\|ROM_PSWD:ROM_PSWD1\"" {  } { { "../src/PSWD_Authentication.v" "ROM_PSWD1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/PSWD_Authentication.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\|ROM_PSWD:ROM_PSWD1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\|ROM_PSWD:ROM_PSWD1\|altsyncram:altsyncram_component\"" {  } { { "ROM_PSWD.v" "altsyncram_component" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/ROM_PSWD.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\|ROM_PSWD:ROM_PSWD1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\|ROM_PSWD:ROM_PSWD1\|altsyncram:altsyncram_component\"" {  } { { "ROM_PSWD.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/ROM_PSWD.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\|ROM_PSWD:ROM_PSWD1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\|ROM_PSWD:ROM_PSWD1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PSWD_ROM_mem.hex " "Parameter \"init_file\" = \"PSWD_ROM_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715365327694 ""}  } { { "ROM_PSWD.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/ROM_PSWD.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715365327694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l2g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l2g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l2g1 " "Found entity 1: altsyncram_l2g1" {  } { { "db/altsyncram_l2g1.tdf" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/db/altsyncram_l2g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715365327726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l2g1 Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\|ROM_PSWD:ROM_PSWD1\|altsyncram:altsyncram_component\|altsyncram_l2g1:auto_generated " "Elaborating entity \"altsyncram_l2g1\" for hierarchy \"Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\|ROM_PSWD:ROM_PSWD1\|altsyncram:altsyncram_component\|altsyncram_l2g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSWD Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\|PSWD:PSWD1 " "Elaborating entity \"PSWD\" for hierarchy \"Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\|PSWD:PSWD1\"" {  } { { "../src/PSWD_Authentication.v" "PSWD1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/PSWD_Authentication.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 PSWD.v(147) " "Verilog HDL assignment warning at PSWD.v(147): truncated value with size 32 to match size of target (2)" {  } { { "../src/PSWD.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/PSWD.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327744 "|ADD_Final_Project|Authentication:Authentication1|PSWD_Authentication:Pswd_authentication1|PSWD:PSWD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PSWD.v(186) " "Verilog HDL assignment warning at PSWD.v(186): truncated value with size 32 to match size of target (3)" {  } { { "../src/PSWD.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/PSWD.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327744 "|ADD_Final_Project|Authentication:Authentication1|PSWD_Authentication:Pswd_authentication1|PSWD:PSWD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty_selector difficulty_selector:selector1 " "Elaborating entity \"difficulty_selector\" for hierarchy \"difficulty_selector:selector1\"" {  } { { "../src/ADD_Final_Project.v" "selector1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327758 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "logout_easy difficulty_selector.v(47) " "Verilog HDL Always Construct warning at difficulty_selector.v(47): variable \"logout_easy\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/difficulty_selector.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/difficulty_selector.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715365327758 "|ADD_Final_Project|difficulty_selector:selector1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "logout_med difficulty_selector.v(47) " "Verilog HDL Always Construct warning at difficulty_selector.v(47): variable \"logout_med\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/difficulty_selector.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/difficulty_selector.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715365327758 "|ADD_Final_Project|difficulty_selector:selector1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "logout_hard difficulty_selector.v(47) " "Verilog HDL Always Construct warning at difficulty_selector.v(47): variable \"logout_hard\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/difficulty_selector.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/difficulty_selector.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715365327758 "|ADD_Final_Project|difficulty_selector:selector1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoggedIn_easy difficulty_selector.v(18) " "Verilog HDL Always Construct warning at difficulty_selector.v(18): inferring latch(es) for variable \"LoggedIn_easy\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/difficulty_selector.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/difficulty_selector.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715365327758 "|ADD_Final_Project|difficulty_selector:selector1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoggedIn_medium difficulty_selector.v(18) " "Verilog HDL Always Construct warning at difficulty_selector.v(18): inferring latch(es) for variable \"LoggedIn_medium\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/difficulty_selector.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/difficulty_selector.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715365327758 "|ADD_Final_Project|difficulty_selector:selector1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LoggedIn_hard difficulty_selector.v(18) " "Verilog HDL Always Construct warning at difficulty_selector.v(18): inferring latch(es) for variable \"LoggedIn_hard\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/difficulty_selector.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/difficulty_selector.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715365327758 "|ADD_Final_Project|difficulty_selector:selector1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "logout difficulty_selector.v(18) " "Verilog HDL Always Construct warning at difficulty_selector.v(18): inferring latch(es) for variable \"logout\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/difficulty_selector.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/difficulty_selector.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715365327758 "|ADD_Final_Project|difficulty_selector:selector1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logout difficulty_selector.v(25) " "Inferred latch for \"logout\" at difficulty_selector.v(25)" {  } { { "../src/difficulty_selector.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/difficulty_selector.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327759 "|ADD_Final_Project|difficulty_selector:selector1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoggedIn_hard difficulty_selector.v(25) " "Inferred latch for \"LoggedIn_hard\" at difficulty_selector.v(25)" {  } { { "../src/difficulty_selector.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/difficulty_selector.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327759 "|ADD_Final_Project|difficulty_selector:selector1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoggedIn_medium difficulty_selector.v(25) " "Inferred latch for \"LoggedIn_medium\" at difficulty_selector.v(25)" {  } { { "../src/difficulty_selector.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/difficulty_selector.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327759 "|ADD_Final_Project|difficulty_selector:selector1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoggedIn_easy difficulty_selector.v(25) " "Inferred latch for \"LoggedIn_easy\" at difficulty_selector.v(25)" {  } { { "../src/difficulty_selector.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/difficulty_selector.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365327759 "|ADD_Final_Project|difficulty_selector:selector1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamecontrol_easy gamecontrol_easy:gamecontrol1 " "Elaborating entity \"gamecontrol_easy\" for hierarchy \"gamecontrol_easy:gamecontrol1\"" {  } { { "../src/ADD_Final_Project.v" "gamecontrol1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_number gamecontrol_easy:gamecontrol1\|morse_number:morse_number_easy " "Elaborating entity \"morse_number\" for hierarchy \"gamecontrol_easy:gamecontrol1\|morse_number:morse_number_easy\"" {  } { { "../src/gamecontrol_easy.v" "morse_number_easy" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol_easy.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_number_generator gamecontrol_easy:gamecontrol1\|morse_number:morse_number_easy\|LFSR_number_generator:LFSR_number_generator1 " "Elaborating entity \"LFSR_number_generator\" for hierarchy \"gamecontrol_easy:gamecontrol1\|morse_number:morse_number_easy\|LFSR_number_generator:LFSR_number_generator1\"" {  } { { "../src/morse_number.v" "LFSR_number_generator1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/morse_number.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_number_decoder gamecontrol_easy:gamecontrol1\|morse_number:morse_number_easy\|morse_number_decoder:morse_number_decoder1 " "Elaborating entity \"morse_number_decoder\" for hierarchy \"gamecontrol_easy:gamecontrol1\|morse_number:morse_number_easy\|morse_number_decoder:morse_number_decoder1\"" {  } { { "../src/morse_number.v" "morse_number_decoder1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/morse_number.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamecontrol gamecontrol_easy:gamecontrol1\|gamecontrol:gamecontrol1 " "Elaborating entity \"gamecontrol\" for hierarchy \"gamecontrol_easy:gamecontrol1\|gamecontrol:gamecontrol1\"" {  } { { "../src/gamecontrol_easy.v" "gamecontrol1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol_easy.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327776 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamecontrol.v(98) " "Verilog HDL assignment warning at gamecontrol.v(98): truncated value with size 32 to match size of target (4)" {  } { { "../src/gamecontrol.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327776 "|ADD_Final_Project|gamecontrol_easy:gamecontrol1|gamecontrol:gamecontrol1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamecontrol.v(101) " "Verilog HDL assignment warning at gamecontrol.v(101): truncated value with size 32 to match size of target (4)" {  } { { "../src/gamecontrol.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327776 "|ADD_Final_Project|gamecontrol_easy:gamecontrol1|gamecontrol:gamecontrol1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamecontrol_medium gamecontrol_medium:gamecontrol_med " "Elaborating entity \"gamecontrol_medium\" for hierarchy \"gamecontrol_medium:gamecontrol_med\"" {  } { { "../src/ADD_Final_Project.v" "gamecontrol_med" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiveSecTimer gamecontrol_medium:gamecontrol_med\|FiveSecTimer:FiveSecTimer1 " "Elaborating entity \"FiveSecTimer\" for hierarchy \"gamecontrol_medium:gamecontrol_med\|FiveSecTimer:FiveSecTimer1\"" {  } { { "../src/gamecontrol_medium.v" "FiveSecTimer1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol_medium.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnemsTimer_lfsr gamecontrol_medium:gamecontrol_med\|FiveSecTimer:FiveSecTimer1\|OnemsTimer_lfsr:OnemsTimer1 " "Elaborating entity \"OnemsTimer_lfsr\" for hierarchy \"gamecontrol_medium:gamecontrol_med\|FiveSecTimer:FiveSecTimer1\|OnemsTimer_lfsr:OnemsTimer1\"" {  } { { "../src/FiveSecTimer.v" "OnemsTimer1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/FiveSecTimer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Countto100 gamecontrol_medium:gamecontrol_med\|FiveSecTimer:FiveSecTimer1\|Countto100:Countto100one " "Elaborating entity \"Countto100\" for hierarchy \"gamecontrol_medium:gamecontrol_med\|FiveSecTimer:FiveSecTimer1\|Countto100:Countto100one\"" {  } { { "../src/FiveSecTimer.v" "Countto100one" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/FiveSecTimer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Countto100.v(16) " "Verilog HDL assignment warning at Countto100.v(16): truncated value with size 32 to match size of target (7)" {  } { { "../src/Countto100.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Countto100.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327797 "|ADD_Final_Project|gamecontrol_medium:gamecontrol_med|FiveSecTimer:FiveSecTimer1|Countto100:Countto100one"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Countto10 gamecontrol_medium:gamecontrol_med\|FiveSecTimer:FiveSecTimer1\|Countto10:Countto10one " "Elaborating entity \"Countto10\" for hierarchy \"gamecontrol_medium:gamecontrol_med\|FiveSecTimer:FiveSecTimer1\|Countto10:Countto10one\"" {  } { { "../src/FiveSecTimer.v" "Countto10one" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/FiveSecTimer.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Countto10.v(16) " "Verilog HDL assignment warning at Countto10.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../src/Countto10.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Countto10.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327801 "|ADD_Final_Project|gamecontrol_medium:gamecontrol_med|FiveSecTimer:FiveSecTimer1|Countto10:Countto10one"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Countto5 gamecontrol_medium:gamecontrol_med\|FiveSecTimer:FiveSecTimer1\|Countto5:Countto5one " "Elaborating entity \"Countto5\" for hierarchy \"gamecontrol_medium:gamecontrol_med\|FiveSecTimer:FiveSecTimer1\|Countto5:Countto5one\"" {  } { { "../src/FiveSecTimer.v" "Countto5one" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/FiveSecTimer.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Countto5.v(16) " "Verilog HDL assignment warning at Countto5.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../src/Countto5.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Countto5.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327804 "|ADD_Final_Project|gamecontrol_medium:gamecontrol_med|FiveSecTimer:FiveSecTimer1|Countto5:Countto5one"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamecontrol2 gamecontrol_medium:gamecontrol_med\|gamecontrol2:gamecontrol_med " "Elaborating entity \"gamecontrol2\" for hierarchy \"gamecontrol_medium:gamecontrol_med\|gamecontrol2:gamecontrol_med\"" {  } { { "../src/gamecontrol_medium.v" "gamecontrol_med" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol_medium.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamecontrol2.v(192) " "Verilog HDL assignment warning at gamecontrol2.v(192): truncated value with size 32 to match size of target (4)" {  } { { "../src/gamecontrol2.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol2.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327811 "|ADD_Final_Project|gamecontrol_medium:gamecontrol_med|gamecontrol2:gamecontrol_med"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamecontrol2.v(195) " "Verilog HDL assignment warning at gamecontrol2.v(195): truncated value with size 32 to match size of target (4)" {  } { { "../src/gamecontrol2.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol2.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327811 "|ADD_Final_Project|gamecontrol_medium:gamecontrol_med|gamecontrol2:gamecontrol_med"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamecontrol_hard gamecontrol_hard:gamecontrol_hard1 " "Elaborating entity \"gamecontrol_hard\" for hierarchy \"gamecontrol_hard:gamecontrol_hard1\"" {  } { { "../src/ADD_Final_Project.v" "gamecontrol_hard1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_number_hard gamecontrol_hard:gamecontrol_hard1\|morse_number_hard:morse_number_hard " "Elaborating entity \"morse_number_hard\" for hierarchy \"gamecontrol_hard:gamecontrol_hard1\|morse_number_hard:morse_number_hard\"" {  } { { "../src/gamecontrol_hard.v" "morse_number_hard" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol_hard.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_number_decoder_hard gamecontrol_hard:gamecontrol_hard1\|morse_number_hard:morse_number_hard\|morse_number_decoder_hard:morse_number_decoder_hard1 " "Elaborating entity \"morse_number_decoder_hard\" for hierarchy \"gamecontrol_hard:gamecontrol_hard1\|morse_number_hard:morse_number_hard\|morse_number_decoder_hard:morse_number_decoder_hard1\"" {  } { { "../src/morse_number_hard.v" "morse_number_decoder_hard1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/morse_number_hard.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThreeSecTimer gamecontrol_hard:gamecontrol_hard1\|ThreeSecTimer:ThreeSecTimer1 " "Elaborating entity \"ThreeSecTimer\" for hierarchy \"gamecontrol_hard:gamecontrol_hard1\|ThreeSecTimer:ThreeSecTimer1\"" {  } { { "../src/gamecontrol_hard.v" "ThreeSecTimer1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol_hard.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Countto3 gamecontrol_hard:gamecontrol_hard1\|ThreeSecTimer:ThreeSecTimer1\|Countto3:Countto3one " "Elaborating entity \"Countto3\" for hierarchy \"gamecontrol_hard:gamecontrol_hard1\|ThreeSecTimer:ThreeSecTimer1\|Countto3:Countto3one\"" {  } { { "../src/ThreeSecTimer.v" "Countto3one" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ThreeSecTimer.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Countto3.v(16) " "Verilog HDL assignment warning at Countto3.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../src/Countto3.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Countto3.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327837 "|ADD_Final_Project|gamecontrol_hard:gamecontrol_hard1|ThreeSecTimer:ThreeSecTimer1|Countto3:Countto3one"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamecontrol3 gamecontrol_hard:gamecontrol_hard1\|gamecontrol3:gamecontrol_hard " "Elaborating entity \"gamecontrol3\" for hierarchy \"gamecontrol_hard:gamecontrol_hard1\|gamecontrol3:gamecontrol_hard\"" {  } { { "../src/gamecontrol_hard.v" "gamecontrol_hard" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol_hard.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamecontrol3.v(241) " "Verilog HDL assignment warning at gamecontrol3.v(241): truncated value with size 32 to match size of target (4)" {  } { { "../src/gamecontrol3.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol3.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327846 "|ADD_Final_Project|gamecontrol_hard:gamecontrol_hard1|gamecontrol3:gamecontrol_hard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamecontrol3.v(244) " "Verilog HDL assignment warning at gamecontrol3.v(244): truncated value with size 32 to match size of target (4)" {  } { { "../src/gamecontrol3.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/gamecontrol3.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327846 "|ADD_Final_Project|gamecontrol_hard:gamecontrol_hard1|gamecontrol3:gamecontrol_hard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer100 Timer100:Timer1 " "Elaborating entity \"Timer100\" for hierarchy \"Timer100:Timer1\"" {  } { { "../src/ADD_Final_Project.v" "Timer1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TenSecTimer Timer100:Timer1\|TenSecTimer:TenSecTimer1 " "Elaborating entity \"TenSecTimer\" for hierarchy \"Timer100:Timer1\|TenSecTimer:TenSecTimer1\"" {  } { { "../src/Timer100.v" "TenSecTimer1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Timer100.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer100:Timer1\|Timer:Timer1 " "Elaborating entity \"Timer\" for hierarchy \"Timer100:Timer1\|Timer:Timer1\"" {  } { { "../src/Timer100.v" "Timer1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Timer100.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitTimer Timer100:Timer1\|Timer:Timer1\|DigitTimer:Ones " "Elaborating entity \"DigitTimer\" for hierarchy \"Timer100:Timer1\|Timer:Timer1\|DigitTimer:Ones\"" {  } { { "../src/Timer.v" "Ones" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Timer.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327874 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigitTimer.v(40) " "Verilog HDL assignment warning at DigitTimer.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../src/DigitTimer.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/DigitTimer.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327875 "|ADD_Final_Project|Timer100:Timer1|Timer:Timer1|DigitTimer:Ones"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigitTimer.v(43) " "Verilog HDL assignment warning at DigitTimer.v(43): truncated value with size 32 to match size of target (4)" {  } { { "../src/DigitTimer.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/DigitTimer.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327875 "|ADD_Final_Project|Timer100:Timer1|Timer:Timer1|DigitTimer:Ones"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer120 Timer120:Timer2 " "Elaborating entity \"Timer120\" for hierarchy \"Timer120:Timer2\"" {  } { { "../src/ADD_Final_Project.v" "Timer2" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_med Timer120:Timer2\|Timer_med:Timer_med1 " "Elaborating entity \"Timer_med\" for hierarchy \"Timer120:Timer2\|Timer_med:Timer_med1\"" {  } { { "../src/Timer120.v" "Timer_med1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Timer120.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitTimer120 Timer120:Timer2\|Timer_med:Timer_med1\|DigitTimer120:Ones " "Elaborating entity \"DigitTimer120\" for hierarchy \"Timer120:Timer2\|Timer_med:Timer_med1\|DigitTimer120:Ones\"" {  } { { "../src/Timer_med.v" "Ones" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Timer_med.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigitTimer120.v(40) " "Verilog HDL assignment warning at DigitTimer120.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../src/DigitTimer120.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/DigitTimer120.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327891 "|ADD_Final_Project|Timer120:Timer2|Timer_med:Timer_med1|DigitTimer120:Ones"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DigitTimer120.v(43) " "Verilog HDL assignment warning at DigitTimer120.v(43): truncated value with size 32 to match size of target (4)" {  } { { "../src/DigitTimer120.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/DigitTimer120.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715365327891 "|ADD_Final_Project|Timer120:Timer2|Timer_med:Timer_med1|DigitTimer120:Ones"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_MUX signal_MUX:correct_select " "Elaborating entity \"signal_MUX\" for hierarchy \"signal_MUX:correct_select\"" {  } { { "../src/ADD_Final_Project.v" "correct_select" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327898 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal3 signal_MUX.v(19) " "Verilog HDL Always Construct warning at signal_MUX.v(19): variable \"signal3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/signal_MUX.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/signal_MUX.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715365327898 "|ADD_Final_Project|signal_MUX:correct_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_MUX_4bit signal_MUX_4bit:ones_select " "Elaborating entity \"signal_MUX_4bit\" for hierarchy \"signal_MUX_4bit:ones_select\"" {  } { { "../src/ADD_Final_Project.v" "ones_select" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327902 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal3 signal_MUX_4bit.v(21) " "Verilog HDL Always Construct warning at signal_MUX_4bit.v(21): variable \"signal3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/signal_MUX_4bit.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/signal_MUX_4bit.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715365327902 "|ADD_Final_Project|signal_MUX_4bit:ones_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My7seg My7seg:my7seg1 " "Elaborating entity \"My7seg\" for hierarchy \"My7seg:my7seg1\"" {  } { { "../src/ADD_Final_Project.v" "my7seg1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_morse_decoder number_morse_decoder:decoder1 " "Elaborating entity \"number_morse_decoder\" for hierarchy \"number_morse_decoder:decoder1\"" {  } { { "../src/ADD_Final_Project.v" "decoder1" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365327910 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715365328542 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[0\] VCC " "Pin \"display0\[0\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[1\] VCC " "Pin \"display0\[1\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[5\] VCC " "Pin \"display0\[5\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[0\] VCC " "Pin \"display1\[0\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[1\] VCC " "Pin \"display1\[1\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[5\] VCC " "Pin \"display1\[5\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] VCC " "Pin \"display2\[0\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[1\] VCC " "Pin \"display2\[1\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[5\] VCC " "Pin \"display2\[5\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[0\] VCC " "Pin \"display3\[0\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[1\] VCC " "Pin \"display3\[1\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[5\] VCC " "Pin \"display3\[5\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[0\] VCC " "Pin \"display4\[0\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[1\] VCC " "Pin \"display4\[1\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[5\] VCC " "Pin \"display4\[5\]\" is stuck at VCC" {  } { { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715365328751 "|ADD_Final_Project|display4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715365328751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715365328838 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715365329251 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\|ROM_PSWD:ROM_PSWD1\|altsyncram:altsyncram_component\|altsyncram_l2g1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"Authentication:Authentication1\|PSWD_Authentication:Pswd_authentication1\|ROM_PSWD:ROM_PSWD1\|altsyncram:altsyncram_component\|altsyncram_l2g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_l2g1.tdf" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/db/altsyncram_l2g1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM_PSWD.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/ROM_PSWD.v" 82 0 0 } } { "../src/PSWD_Authentication.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/PSWD_Authentication.v" 24 0 0 } } { "../src/Authentication.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/Authentication.v" 17 0 0 } } { "../src/ADD_Final_Project.v" "" { Text "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/src/ADD_Final_Project.v" 67 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365329255 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/output_files/ADD_Final_Project.map.smsg " "Generated suppressed messages file C:/Users/anild/OneDrive/Desktop/ADD_Final_Project/ADD_Final_Project/syn/output_files/ADD_Final_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365329324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715365329438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715365329438 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "815 " "Implemented 815 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715365329519 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715365329519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "719 " "Implemented 719 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715365329519 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715365329519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715365329519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715365329536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 13:22:09 2024 " "Processing ended: Fri May 10 13:22:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715365329536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715365329536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715365329536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715365329536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715365330622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715365330623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 13:22:10 2024 " "Processing started: Fri May 10 13:22:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715365330623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715365330623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADD_Final_Project -c ADD_Final_Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADD_Final_Project -c ADD_Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715365330623 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715365330735 ""}
{ "Info" "0" "" "Project  = ADD_Final_Project" {  } {  } 0 0 "Project  = ADD_Final_Project" 0 0 "Fitter" 0 0 1715365330736 ""}
{ "Info" "0" "" "Revision = ADD_Final_Project" {  } {  } 0 0 "Revision = ADD_Final_Project" 0 0 "Fitter" 0 0 1715365330736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715365330846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715365330847 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADD_Final_Project 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"ADD_Final_Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715365330861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715365330896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715365330896 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715365331119 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715365331135 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1715365331205 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715365331206 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1715365331217 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1715365334021 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 587 global CLKCTRL_G4 " "clk~inputCLKENA0 with 587 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1715365334096 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1715365334096 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715365334096 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715365334103 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715365334104 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715365334108 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715365334110 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715365334110 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715365334111 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1715365334825 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADD_Final_Project.sdc " "Synopsys Design Constraints File file not found: 'ADD_Final_Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715365334827 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715365334828 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715365334858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715365334858 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715365334858 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715365334873 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715365334874 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715365334874 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715365334926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715365336645 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1715365336844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:55 " "Fitter placement preparation operations ending: elapsed time is 00:01:55" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715365451237 ""}
