$date
	Mon Oct 09 15:33:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 4 ! alu_out_tb [3:0] $end
$var reg 4 " A_tb [3:0] $end
$var reg 4 # B_tb [3:0] $end
$var reg 4 $ alu_op_tb [3:0] $end
$scope module alu1 $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 4 ' alu_op [3:0] $end
$var reg 4 ( alu_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20
b1111 !
b1111 (
b1010 #
b1010 &
b101 "
b101 %
#40
b1011 !
b1011 (
b1 "
b1 %
#60
b111 !
b111 (
b1101 "
b1101 %
#80
b1010 !
b1010 (
b0 "
b0 %
#100
b1011 !
b1011 (
b101 "
b101 %
b1000 $
b1000 '
#120
b111 !
b111 (
b1 "
b1 %
#140
b1001 !
b1001 (
b11 "
b11 %
#160
b1010 !
b1010 (
b100 "
b100 %
#180
b110 !
b110 (
b1 #
b1 &
b11 "
b11 %
b1 $
b1 '
#200
b1010 !
b1010 (
b101 "
b101 %
#220
b1110 !
b1110 (
b111 "
b111 %
#240
b1000 !
b1000 (
b100 "
b100 %
#260
b10 !
b10 (
b10 #
b10 &
b1000 "
b1000 %
b101 $
b101 '
#280
b11 !
b11 (
b1100 "
b1100 %
#300
b1 !
b1 (
b100 "
b100 %
#320
b101 !
b101 (
b1 #
b1 &
b1010 "
b1010 %
#340
b1101 !
b1101 (
b1101 $
b1101 '
#360
b1 !
b1 (
b10 "
b10 %
#380
b1110 !
b1110 (
b1100 "
b1100 %
#400
b1 !
b1 (
b10 "
b10 %
#420
b1010 "
b1010 %
b10 $
b10 '
#440
b11 #
b11 &
#460
b0 !
b0 (
b1001 #
b1001 &
#480
b1 !
b1 (
b1101 #
b1101 &
#500
b0 !
b0 (
b110 #
b110 &
b1001 "
b1001 %
b11 $
b11 '
#520
b1 !
b1 (
b1110 #
b1110 &
#540
b0 !
b0 (
b111 #
b111 &
#560
b1 !
b1 (
b1111 #
b1111 &
#580
b1001 !
b1001 (
b1001 #
b1001 &
b111 $
b111 '
#600
b1101 #
b1101 &
b1011 "
b1011 %
#620
b1 !
b1 (
b1 #
b1 &
b1001 "
b1001 %
#640
b1001 #
b1001 &
b1 "
b1 %
#660
b1001 !
b1001 (
b1001 "
b1001 %
b110 $
b110 '
#680
b1111 !
b1111 (
b1011 #
b1011 &
b1101 "
b1101 %
#700
b1101 !
b1101 (
b1001 #
b1001 &
#720
b1011 !
b1011 (
b1011 "
b1011 %
#740
b0 !
b0 (
b1001 "
b1001 %
b100 $
b100 '
#760
b10 !
b10 (
b1011 "
b1011 %
#780
b100 !
b100 (
b1101 #
b1101 &
b1001 "
b1001 %
#800
b110 !
b110 (
b1011 "
b1011 %
#820
b0 !
b0 (
b0 #
b0 &
b0 "
b0 %
b0 $
b0 '
#840
