// Seed: 2222657292
module module_0 (
    output supply0 id_0,
    output wand id_1,
    output tri1 id_2,
    output tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7,
    input wire id_8,
    input tri id_9
);
  logic id_11, id_12;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri1 id_0
    , id_17,
    input supply1 id_1,
    output uwire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    inout supply1 id_11,
    input wor id_12,
    output wand id_13,
    input tri0 id_14,
    input uwire id_15
);
  wire id_18, id_19, id_20;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_11,
      id_13,
      id_11,
      id_6,
      id_6,
      id_9,
      id_15,
      id_9
  );
endmodule
