{
    "vendor": "digilent.com",
    "ip_name": "ZmodScopeAxiConfiguration",
    "underscore_name": "ZMOD_SCOPE_AXI_CONFIGURATION",
    "version": "1.0",
    "fpga_part": "xc7z020-clg400-1",
    "target_clk_period": "8.00",
    "axi4lite_interface": {
        "name": "s_axi_control",
        "clock_domain": "s_axi_control_clk",
        "reserved_addresses": 4,
        "reset": "s_axi_control_rst_n"
    },
    "clocks": [
        {
            "name": "ADC_SamplingClock",
            "prefix": "c"
        },
        {
            "name": "SysClk100",
            "prefix": "s"
        },
        {
            "name": "s_axi_control_clk",
            "prefix": "l"
        }
    ],
    "registers": [
        {
            "name": "Ch1LgMultCoef",
            "access_type": "rw",
            "bitfields": [
                {
                    "name": "Ch1LgMultCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "Ch1LgAddCoef",
            "access_type": "rw",
            "bitfields": [
                {
                    "name": "Ch1LgAddCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "Ch1HgMultCoef",
            "access_type": "rw",
            "bitfields": [
                {
                    "name": "Ch1HgMultCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "Ch1HgAddCoef",
            "access_type": "rw",
            "bitfields": [
                {
                    "name": "Ch1HgAddCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "Ch2LgMultCoef",
            "access_type": "rw",
            "bitfields": [
                {
                    "name": "Ch2LgMultCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "Ch2LgAddCoef",
            "access_type": "rw",
            "bitfields": [
                {
                    "name": "Ch2LgAddCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "Ch2HgMultCoef",
            "access_type": "rw",
            "bitfields": [
                {
                    "name": "Ch2HgMultCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "Ch2HgAddCoef",
            "access_type": "rw",
            "bitfields": [
                {
                    "name": "Ch2HgAddCoef",
                    "high_bit": 17,
                    "low_bit": 0,
                    "clock_domain": "ADC_SamplingClock"
                }
            ]
        },
        {
            "name": "Config",
            "access_type": "rw",
            "bitfields": [
                {
                    "name": "Ch1Gain",
                    "high_bit": 0,
                    "low_bit": 0,
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "Ch2Gain",
                    "high_bit": 1,
                    "low_bit": 1,
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "Ch1Coupling",
                    "high_bit": 2,
                    "low_bit": 2,
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "Ch2Coupling",
                    "high_bit": 3,
                    "low_bit": 3,
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "TestMode",
                    "high_bit": 4,
                    "low_bit": 4,
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "EnableAcquisition",
                    "high_bit": 5,
                    "low_bit": 5,
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "SwResetn",
                    "high_bit": 6,
                    "low_bit": 6,
                    "clock_domain": "s_axi_control_clk"
                }
            ]
        },
        {
            "name": "Status",
            "access_type": "ro",
            "bitfields": [
                {
                    "name": "RstBusy",
                    "high_bit": 0,
                    "low_bit": 0,
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "InitDoneADC",
                    "high_bit": 1,
                    "low_bit": 1,
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "ConfigError",
                    "high_bit": 2,
                    "low_bit": 2,
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "InitDoneRelay",
                    "high_bit": 3,
                    "low_bit": 3,
                    "clock_domain": "SysClk100"
                },
                {
                    "name": "DataOverflow",
                    "high_bit": 4,
                    "low_bit": 4,
                    "clock_domain": "SysClk100"
                }
            ]
        }
    ]
}