 
****************************************
Report : qor
Design : SyncSequentialMultiplier
Version: U-2022.12-SP7
Date   : Sun Dec 24 12:11:26 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              69.00
  Critical Path Length:          5.62
  Critical Path Slack:           9.25
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         34
  Hierarchical Port Count:       5853
  Leaf Cell Count:               2846
  Buf/Inv Cell Count:             269
  Buf Cell Count:                 203
  Inv Cell Count:                  66
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2718
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5602.758008
  Noncombinational Area:   578.815979
  Buf/Inv Area:            197.105996
  Total Buffer Area:           161.99
  Total Inverter Area:          35.11
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              6181.573987
  Design Area:            6181.573987


  Design Rules
  -----------------------------------
  Total Number of Nets:          4157
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.36
  Logic Optimization:                  0.63
  Mapping Optimization:                1.04
  -----------------------------------------
  Overall Compile Time:                2.95
  Overall Compile Wall Clock Time:     3.17

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
