// Seed: 615929463
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input uwire id_2,
    output tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output supply1 id_10,
    input uwire id_11,
    output tri id_12,
    input tri1 id_13,
    output supply1 id_14,
    output supply1 id_15,
    input supply1 id_16,
    input uwire id_17,
    output wor id_18,
    input tri1 id_19,
    output tri1 id_20
);
  wire id_22;
  assign module_1.id_2 = 0;
  assign id_12 = 1;
  wire id_23 = id_22;
  assign id_23 = id_23;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  wire  id_2,
    output uwire id_3,
    input  tri0  id_4
);
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_3,
      id_0,
      id_1,
      id_3,
      id_4,
      id_1,
      id_4,
      id_3,
      id_1,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1,
      id_2,
      id_3,
      id_0,
      id_3
  );
endmodule
