
*** Running vivado
    with args -log matrixmul.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source matrixmul.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source matrixmul.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1299.777 ; gain = 0.023 ; free physical = 153 ; free virtual = 8263
Command: read_checkpoint -auto_incremental -incremental /home/vishal/Desktop/HLS/matrixmul_vivado/matrixmul_vivado.srcs/utils_1/imports/synth_1/matrixmul.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/vishal/Desktop/HLS/matrixmul_vivado/matrixmul_vivado.srcs/utils_1/imports/synth_1/matrixmul.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top matrixmul -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1144530
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1644.609 ; gain = 344.832 ; free physical = 188 ; free virtual = 7870
Synthesis current peak Physical Memory [PSS] (MB): peak = 931.037; parent = 883.531; children = 47.506
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2370.387; parent = 1644.613; children = 725.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matrixmul' [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul.v:10]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_mul_8s_8s_16_1_1' [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mul_8s_8s_16_1_1.v:9]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_mul_8s_8s_16_1_1' (0#1) [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mul_8s_8s_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_mac_muladd_8s_8s_16s_16_4_1' [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16s_16_4_1.v:47]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0' [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16s_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0' (0#1) [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16s_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_mac_muladd_8s_8s_16s_16_4_1' (0#1) [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16s_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1' [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v:47]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1' [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1' (0#1) [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_mac_muladd_8s_8s_16ns_16_4_1' (0#1) [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_flow_control_loop_pipe' [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_flow_control_loop_pipe' (0#1) [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul' (0#1) [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul.v:10]
WARNING: [Synth 8-7129] Port ap_done_int in module matrixmul_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1714.578 ; gain = 414.801 ; free physical = 336 ; free virtual = 7954
Synthesis current peak Physical Memory [PSS] (MB): peak = 931.037; parent = 883.531; children = 58.913
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2440.805; parent = 1714.582; children = 726.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1732.391 ; gain = 432.613 ; free physical = 325 ; free virtual = 7944
Synthesis current peak Physical Memory [PSS] (MB): peak = 931.037; parent = 883.531; children = 65.769
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2459.121; parent = 1732.395; children = 726.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1740.395 ; gain = 440.617 ; free physical = 319 ; free virtual = 7939
Synthesis current peak Physical Memory [PSS] (MB): peak = 931.037; parent = 883.531; children = 67.760
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2468.129; parent = 1740.398; children = 727.730
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1749.301 ; gain = 449.523 ; free physical = 306 ; free virtual = 7928
Synthesis current peak Physical Memory [PSS] (MB): peak = 931.037; parent = 883.531; children = 72.756
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2477.035; parent = 1749.305; children = 727.730
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 1     
	   4 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16s_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16s_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16s_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [/home/vishal/Desktop/HLS/lab_1/matrixmul/solution1/syn/verilog/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v:31]
DSP Report: Generating DSP mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_154_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register b_load_reg_507_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_8s_8s_16_1_1_U1/dout is absorbed into DSP mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-3917] design matrixmul has port b_address0[3] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 2610.965 ; gain = 1311.188 ; free physical = 290 ; free virtual = 7049
Synthesis current peak Physical Memory [PSS] (MB): peak = 1867.716; parent = 1671.375; children = 222.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3584.070; parent = 2610.969; children = 973.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                   | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0 | (A''*B2)'          | 9      | 9      | -      | -      | 18     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|matrixmul                                     | (PCIN+A2*B2)'      | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul                                     | (PCIN+(A''*B'')')' | 9      | 9      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+----------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 2610.965 ; gain = 1311.188 ; free physical = 286 ; free virtual = 7045
Synthesis current peak Physical Memory [PSS] (MB): peak = 1869.813; parent = 1673.473; children = 222.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3584.070; parent = 2610.969; children = 973.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 2610.965 ; gain = 1311.188 ; free physical = 288 ; free virtual = 7047
Synthesis current peak Physical Memory [PSS] (MB): peak = 1869.813; parent = 1673.473; children = 222.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3584.070; parent = 2610.969; children = 973.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2610.965 ; gain = 1311.188 ; free physical = 338 ; free virtual = 7092
Synthesis current peak Physical Memory [PSS] (MB): peak = 1869.813; parent = 1673.473; children = 222.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3584.070; parent = 2610.969; children = 973.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2610.965 ; gain = 1311.188 ; free physical = 338 ; free virtual = 7092
Synthesis current peak Physical Memory [PSS] (MB): peak = 1869.813; parent = 1673.473; children = 222.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3584.070; parent = 2610.969; children = 973.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2610.965 ; gain = 1311.188 ; free physical = 338 ; free virtual = 7092
Synthesis current peak Physical Memory [PSS] (MB): peak = 1869.813; parent = 1673.473; children = 222.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3584.070; parent = 2610.969; children = 973.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2610.965 ; gain = 1311.188 ; free physical = 338 ; free virtual = 7092
Synthesis current peak Physical Memory [PSS] (MB): peak = 1869.813; parent = 1673.473; children = 222.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3584.070; parent = 2610.969; children = 973.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2610.965 ; gain = 1311.188 ; free physical = 338 ; free virtual = 7092
Synthesis current peak Physical Memory [PSS] (MB): peak = 1869.813; parent = 1673.473; children = 222.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3584.070; parent = 2610.969; children = 973.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2610.965 ; gain = 1311.188 ; free physical = 338 ; free virtual = 7092
Synthesis current peak Physical Memory [PSS] (MB): peak = 1869.813; parent = 1673.473; children = 222.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3584.070; parent = 2610.969; children = 973.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                   | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrixmul                                     | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0 | (A''*B')'          | 30     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|matrixmul                                     | (PCIN+A'*B')'      | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
+----------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |DSP_ALU         |     3|
|3     |DSP_A_B_DATA    |     3|
|4     |DSP_C_DATA      |     3|
|5     |DSP_MULTIPLIER  |     3|
|6     |DSP_M_DATA      |     3|
|7     |DSP_OUTPUT      |     3|
|8     |DSP_PREADD      |     3|
|9     |DSP_PREADD_DATA |     3|
|10    |LUT1            |     1|
|11    |LUT2            |     7|
|12    |LUT3            |    17|
|13    |LUT4            |    16|
|14    |LUT5            |    21|
|15    |LUT6            |     8|
|16    |FDRE            |    36|
|17    |FDSE            |     1|
|18    |IBUF            |    35|
|19    |OBUF            |    45|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+------+
|      |Instance                                             |Module                                                                                              |Cells |
+------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+------+
|1     |top                                                  |                                                                                                    |   212|
|2     |  flow_control_loop_pipe_U                           |matrixmul_flow_control_loop_pipe                                                                    |    26|
|3     |  mac_muladd_8s_8s_16ns_16_4_1_U3                    |matrixmul_mac_muladd_8s_8s_16ns_16_4_1                                                              |    26|
|4     |    matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U |matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1                                                      |    26|
|5     |      p_reg_reg                                      |\mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg_funnel  |     8|
|6     |  mac_muladd_8s_8s_16s_16_4_1_U2                     |matrixmul_mac_muladd_8s_8s_16s_16_4_1                                                               |    17|
|7     |    matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U  |matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0                                                       |    17|
|8     |      m_reg_reg                                      |\mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg_funnel    |     8|
|9     |      p_reg_reg                                      |\mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg_funnel    |     8|
+------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2610.965 ; gain = 1311.188 ; free physical = 338 ; free virtual = 7092
Synthesis current peak Physical Memory [PSS] (MB): peak = 1869.813; parent = 1673.473; children = 222.762
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3584.070; parent = 2610.969; children = 973.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2610.965 ; gain = 1311.188 ; free physical = 342 ; free virtual = 7096
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2610.973 ; gain = 1311.188 ; free physical = 340 ; free virtual = 7095
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2610.973 ; gain = 0.000 ; free physical = 328 ; free virtual = 7076
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2658.988 ; gain = 0.000 ; free physical = 358 ; free virtual = 7122
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 35 instances

Synth Design complete, checksum: b010ae5
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 2658.988 ; gain = 1359.211 ; free physical = 575 ; free virtual = 7339
INFO: [Common 17-1381] The checkpoint '/home/vishal/Desktop/HLS/matrixmul_vivado/matrixmul_vivado.runs/synth_1/matrixmul.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file matrixmul_utilization_synth.rpt -pb matrixmul_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 24 15:58:44 2023...
