// Seed: 674399390
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.id_10 = 0;
  wor id_3 = -1;
  wire [1 : -1 'b0] id_4;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wand id_2,
    output wire id_3,
    input wire id_4,
    output supply1 id_5,
    input wor id_6,
    input wand id_7,
    input wor id_8,
    input supply0 id_9,
    output wor id_10,
    output wand id_11,
    input tri1 id_12
);
  wire id_14, id_15;
  wire id_16;
  ;
  module_0 modCall_1 (
      id_16,
      id_15
  );
endmodule
