# Implementation of RISC-V Microprocessor

### Duration and Location
- Sep. 2021 - Dec. 2021 (2021 Fall)
- KAIST (Daejeon, South Korea)

### Related Course
- EE312 Introduction to Computer Architecture

### Description
- Used Verilog to implement simple ALU, vending machine, single-cycle CPU, multi-cycle CPU, pipelined CPU, and cash architecture
- Followed RISC-V intruction set when implementing CPUs
