{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365991977562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365991977562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 22:12:57 2013 " "Processing started: Sun Apr 14 22:12:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365991977562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365991977562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365991977562 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1365991977833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gpu " "Found entity 1: Gpu" {  } { { "gpu.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/gpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "vga_controller.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vga_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGen " "Found entity 1: PixelGen" {  } { { "pixel_gen.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/pixel_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiSram " "Found entity 1: MultiSram" {  } { { "multi_sram.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/multi_sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "seven_segment.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback " "Found entity 1: Writeback" {  } { { "writeback.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/writeback.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977883 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(92) " "Verilog HDL information at memory.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/memory.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365991977885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "memory.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "execute.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/execute.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "sign_extension.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977890 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(184) " "Verilog HDL information at decode.v(184): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365991977892 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(383) " "Verilog HDL information at decode.v(383): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 383 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365991977893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lg_highlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file lg_highlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lg_highlevel " "Found entity 1: lg_highlevel" {  } { { "lg_highlevel.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/lg_highlevel.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977896 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch.v(78) " "Verilog HDL information at fetch.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "fetch.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/fetch.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365991977898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "fetch.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977901 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vertex.v(67) " "Verilog HDL information at vertex.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365991977903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vertex " "Found entity 1: Vertex" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977904 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rasterizer.v(73) " "Verilog HDL information at rasterizer.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "rasterizer.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/rasterizer.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365991977906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasterizer.v 1 1 " "Found 1 design units, including 1 entities, in source file rasterizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rasterizer " "Found entity 1: Rasterizer" {  } { { "rasterizer.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/rasterizer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991977906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991977906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VWriteBackEnable_WD lg_highlevel.v(180) " "Verilog HDL Implicit Net warning at lg_highlevel.v(180): created implicit net for \"VWriteBackEnable_WD\"" {  } { { "lg_highlevel.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/lg_highlevel.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1365991977906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VWriteBackData_WD lg_highlevel.v(181) " "Verilog HDL Implicit Net warning at lg_highlevel.v(181): created implicit net for \"VWriteBackData_WD\"" {  } { { "lg_highlevel.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/lg_highlevel.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1365991977906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Vertex_VR lg_highlevel.v(276) " "Verilog HDL Implicit Net warning at lg_highlevel.v(276): created implicit net for \"Vertex_VR\"" {  } { { "lg_highlevel.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/lg_highlevel.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1365991977907 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VIDEO_ON lg_highlevel.v(349) " "Verilog HDL Implicit Net warning at lg_highlevel.v(349): created implicit net for \"VIDEO_ON\"" {  } { { "lg_highlevel.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/lg_highlevel.v" 349 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1365991977907 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "I_VALUOut memory.v(65) " "Verilog HDL error at memory.v(65): value cannot be assigned to input \"I_VALUOut\"" {  } { { "memory.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/memory.v" 65 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "" 0 -1 1365991977909 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "I_DestValue execute.v(156) " "Verilog HDL error at execute.v(156): I_DestValue is not a constant" {  } { { "execute.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/execute.v" 156 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "" 0 -1 1365991977912 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "I_VScr1Value execute.v(156) " "Verilog HDL error at execute.v(156): object \"I_VScr1Value\" is not declared" {  } { { "execute.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/execute.v" 156 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1365991977912 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "I_DestValue execute.v(159) " "Verilog HDL error at execute.v(159): I_DestValue is not a constant" {  } { { "execute.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/execute.v" 159 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "" 0 -1 1365991977912 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/output_files/lg_highlevel.map.smsg " "Generated suppressed messages file C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/output_files/lg_highlevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1365991977938 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365991977998 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 14 22:12:57 2013 " "Processing ended: Sun Apr 14 22:12:57 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365991977998 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365991977998 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365991977998 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365991977998 ""}
