$date
	Fri May 23 16:31:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_testbench $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 & and0 $end
$var wire 1 ' and1 $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! s $end
$var wire 1 ( xorab $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
1(
0%
1$
#30
1"
0!
1&
1%
#40
0"
1!
0&
0%
0$
1#
#50
1"
0!
1&
1%
#60
0&
0(
1'
0%
1$
#70
1!
1%
#80
