$date
	Sat Oct 22 19:02:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#171256
b10000 !
1"
#171258
b10000 &
b10000 %
1$
#171259
0"
#171262
b1000 &
b1000 %
#171266
b100 &
b100 %
#171270
b10 &
b10 %
#171274
b1 &
b1 %
1#
#171278
b0 &
0#
b0 %
0$
#1094215
b10110 !
1"
#1094218
b10110 &
b10110 %
1$
#1094219
0"
#1094222
b1011 &
b1011 %
#1094226
b100010 &
b100010 %
#1094230
b10001 &
b10001 %
#1094234
b110100 &
b110100 %
#1094238
b11010 &
b11010 %
#1094242
b1101 &
b1101 %
#1094246
b101000 &
b101000 %
#1094250
b10100 &
b10100 %
#1094254
b1010 &
b1010 %
#1094258
b101 &
b101 %
#1094262
b10000 &
b10000 %
#1094266
b1000 &
b1000 %
#1094270
b100 &
b100 %
#1094274
b10 &
b10 %
#1094278
b1 &
1#
b1 %
#1094282
b0 &
b0 %
0#
0$
#2153795
b11 !
1"
#2153798
b11 &
b11 %
1$
#2153799
0"
#2153802
b1010 &
b1010 %
#2153806
b101 &
b101 %
#2153810
b10000 &
b10000 %
#2153814
b1000 &
b1000 %
#2153818
b100 &
b100 %
#2153822
b10 &
b10 %
#2153826
b1 &
b1 %
1#
#2153830
b0 &
0#
b0 %
0$
#4500012
