1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "tests/build/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0301] tests/simple_tests/StructPackedOutput/top.sv:1:1: Compile package "flash_phy_pkg".
[INF:CP0303] tests/simple_tests/StructPackedOutput/top.sv:9:1: Compile module "work@dut".
[INF:CP0303] tests/simple_tests/StructPackedOutput/top.sv:12:1: Compile module "work@top".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] tests/simple_tests/StructPackedOutput/top.sv:12:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object 'flash_phy_pkg' of type 'package'
    Object 'flash_phy_pkg::flash_phy_prim_flash_rsp_t' of type 'struct_typespec'
      Object 'ack' of type 'typespec_member'
      Object 'done' of type 'typespec_member'
      Object 'rdata' of type 'typespec_member'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'FullDataWidth' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'FullDataWidth' of type 'parameter'
      Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 'flash_rsp_o' of type 'logic_net'
  Object '' of type 'module_inst'
  Object 'work@top' of type 'module_inst'
    Object 'd' of type 'module_inst'
      Object 'flash_rsp_o' of type 'packed_array_net'
        Object 'flash_rsp_o' of type 'struct_net'
          Object 'flash_phy_pkg::flash_phy_prim_flash_rsp_t' of type 'struct_typespec'
            Object 'ack' of type 'typespec_member'
            Object 'done' of type 'typespec_member'
            Object 'rdata' of type 'typespec_member'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object 'flash_rsp_o' of type 'port'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'packed_array_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object 'flash_phy_pkg::flash_phy_prim_flash_rsp_t' of type 'struct_typespec'
            Object 'ack' of type 'typespec_member'
            Object 'done' of type 'typespec_member'
            Object 'rdata' of type 'typespec_member'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
      Object '' of type 'cont_assign'
        Object 'flash_rsp_o[0].ack' of type 'hier_path'
          Object 'flash_rsp_o' of type 'bit_select'
            Object '' of type 'constant'
          Object 'ack' of type 'ref_obj'
        Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <tests/simple_tests/StructPackedOutput/top.sv:12.1-14.10> str='\top'
      AST_CELL <tests/simple_tests/StructPackedOutput/top.sv:13.1-13.9> str='\d'
        AST_CELLTYPE <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> str='\dut'
        AST_ARGUMENT <tests/simple_tests/StructPackedOutput/top.sv:13.1-13.9> str='\flash_rsp_o'
      AST_TYPEDEF <tests/simple_tests/StructPackedOutput/top.sv:3.9-7.2> str='\flash_phy_pkg::flash_phy_prim_flash_rsp_t' basic_prep
        AST_STRUCT <tests/simple_tests/StructPackedOutput/top.sv:3.9-7.2> basic_prep
          AST_STRUCT_ITEM <tests/simple_tests/StructPackedOutput/top.sv:4.9-4.12> str='ack' logic basic_prep range=[11:11]
          AST_STRUCT_ITEM <tests/simple_tests/StructPackedOutput/top.sv:5.9-5.13> str='done' logic basic_prep range=[10:10]
          AST_STRUCT_ITEM <tests/simple_tests/StructPackedOutput/top.sv:6.29-6.34> str='rdata' logic basic_prep range=[9:0]
      AST_PARAMETER <tests/simple_tests/StructPackedOutput/top.sv:2.15-2.33> str='\flash_phy_pkg::FullDataWidth' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ] in_param
        AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10 in_param
        AST_RANGE <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> basic_prep range=[31:0] in_param
          AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31 in_param
          AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top();
      /** AST_PARAMETER **/
      /** AST_CELL **/
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <tests/simple_tests/StructPackedOutput/top.sv:12.1-14.10> str='\top' basic_prep
      AST_CELL <tests/simple_tests/StructPackedOutput/top.sv:13.1-13.9> str='\d' basic_prep
        AST_CELLTYPE <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> str='\dut' basic_prep
        AST_ARGUMENT <tests/simple_tests/StructPackedOutput/top.sv:13.1-13.9> str='\flash_rsp_o' basic_prep
      AST_TYPEDEF <tests/simple_tests/StructPackedOutput/top.sv:3.9-7.2> str='\flash_phy_pkg::flash_phy_prim_flash_rsp_t' basic_prep
        AST_STRUCT <tests/simple_tests/StructPackedOutput/top.sv:3.9-7.2> basic_prep
          AST_STRUCT_ITEM <tests/simple_tests/StructPackedOutput/top.sv:4.9-4.12> str='ack' logic basic_prep range=[11:11]
          AST_STRUCT_ITEM <tests/simple_tests/StructPackedOutput/top.sv:5.9-5.13> str='done' logic basic_prep range=[10:10]
          AST_STRUCT_ITEM <tests/simple_tests/StructPackedOutput/top.sv:6.29-6.34> str='rdata' logic basic_prep range=[9:0]
      AST_PARAMETER <tests/simple_tests/StructPackedOutput/top.sv:2.15-2.33> str='\flash_phy_pkg::FullDataWidth' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ] in_param
        AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10 in_param
        AST_RANGE <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> basic_prep range=[31:0] in_param
          AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31 in_param
          AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top();
      /** AST_PARAMETER **/
      /** AST_CELL **/
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\dut'.
Dumping AST before simplification:
    AST_MODULE <tests/simple_tests/StructPackedOutput/top.sv:9.1-11.10> str='\dut'
      AST_WIRE <tests/simple_tests/StructPackedOutput/top.sv:9.67-9.78> str='\flash_rsp_o' output logic basic_prep range=[11:0] multirange=[ 0 12 0 10 ] multirange_swapped=[ 0 0 ]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> str='\flash_phy_prim_flash_rsp_t' bits='010111000110011001101100011000010111001101101000010111110111000001101000011110010101111101110000011100100110100101101101010111110110011001101100011000010111001101101000010111110111001001110011011100000101111101110100'(216) basic_prep range=[215:0] int=1936744308 in_param
        AST_RANGE <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> range=[119:0] in_param
          AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000001110111'(32) signed range=[31:0] int=119 in_param
          AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0] in_param
      AST_ASSIGN <tests/simple_tests/StructPackedOutput/top.sv:10.8-10.33>
        AST_IDENTIFIER <tests/simple_tests/StructPackedOutput/top.sv:10.8-10.19> str='\flash_rsp_o' basic_prep in_lvalue
          AST_RANGE <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> in_lvalue
            AST_ADD <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> in_lvalue
              AST_MUL <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> in_lvalue
                AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) signed range=[31:0] int=12 in_lvalue
                AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0] in_lvalue
              AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001011'(32) signed range=[31:0] int=11 in_lvalue
            AST_ADD <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> in_lvalue
              AST_MUL <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> in_lvalue
                AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) signed range=[31:0] int=12 in_lvalue
                AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0] in_lvalue
              AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001011'(32) signed range=[31:0] int=11 in_lvalue
        AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
      AST_TYPEDEF <tests/simple_tests/StructPackedOutput/top.sv:3.9-7.2> str='\flash_phy_pkg::flash_phy_prim_flash_rsp_t' basic_prep
        AST_STRUCT <tests/simple_tests/StructPackedOutput/top.sv:3.9-7.2> basic_prep
          AST_STRUCT_ITEM <tests/simple_tests/StructPackedOutput/top.sv:4.9-4.12> str='ack' logic basic_prep range=[11:11]
          AST_STRUCT_ITEM <tests/simple_tests/StructPackedOutput/top.sv:5.9-5.13> str='done' logic basic_prep range=[10:10]
          AST_STRUCT_ITEM <tests/simple_tests/StructPackedOutput/top.sv:6.29-6.34> str='rdata' logic basic_prep range=[9:0]
      AST_PARAMETER <tests/simple_tests/StructPackedOutput/top.sv:2.15-2.33> str='\flash_phy_pkg::FullDataWidth' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ] in_param
        AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10 in_param
        AST_RANGE <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> basic_prep range=[31:0] in_param
          AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31 in_param
          AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module dut(flash_rsp_o);
      /** AST_PARAMETER **/
      (* wiretype = "\flash_phy_prim_flash_rsp_t" *)
      output [119:0] flash_rsp_o;
      assign flash_rsp_o[((12)*(0))+(11):((12)*(0))+(11)] = 1'b 1;
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <tests/simple_tests/StructPackedOutput/top.sv:9.1-11.10> str='\dut' basic_prep
      AST_WIRE <tests/simple_tests/StructPackedOutput/top.sv:9.67-9.78> str='\flash_rsp_o' output logic basic_prep range=[119:0] multirange=[ 0 12 0 10 ] multirange_swapped=[ 0 0 ]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> str='\flash_phy_prim_flash_rsp_t' bits='010111000110011001101100011000010111001101101000010111110111000001101000011110010101111101110000011100100110100101101101010111110110011001101100011000010111001101101000010111110111001001110011011100000101111101110100'(216) basic_prep range=[215:0] int=1936744308 in_param
        AST_RANGE <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> basic_prep range=[119:0] in_param
          AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000001110111'(32) signed basic_prep range=[31:0] int=119 in_param
          AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_ASSIGN <tests/simple_tests/StructPackedOutput/top.sv:10.8-10.33> basic_prep
        AST_IDENTIFIER <tests/simple_tests/StructPackedOutput/top.sv:10.8-10.19> str='\flash_rsp_o' basic_prep in_lvalue
          AST_RANGE <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> basic_prep range=[11:11] in_lvalue
            AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001011'(32) signed basic_prep range=[31:0] int=11 in_lvalue
            AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001011'(32) signed basic_prep range=[31:0] int=11 in_lvalue
        AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
      AST_TYPEDEF <tests/simple_tests/StructPackedOutput/top.sv:3.9-7.2> str='\flash_phy_pkg::flash_phy_prim_flash_rsp_t' basic_prep
        AST_STRUCT <tests/simple_tests/StructPackedOutput/top.sv:3.9-7.2> basic_prep
          AST_STRUCT_ITEM <tests/simple_tests/StructPackedOutput/top.sv:4.9-4.12> str='ack' logic basic_prep range=[11:11]
          AST_STRUCT_ITEM <tests/simple_tests/StructPackedOutput/top.sv:5.9-5.13> str='done' logic basic_prep range=[10:10]
          AST_STRUCT_ITEM <tests/simple_tests/StructPackedOutput/top.sv:6.29-6.34> str='rdata' logic basic_prep range=[9:0]
      AST_PARAMETER <tests/simple_tests/StructPackedOutput/top.sv:2.15-2.33> str='\flash_phy_pkg::FullDataWidth' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ] in_param
        AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000001010'(32) basic_prep range=[31:0] int=10 in_param
        AST_RANGE <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> basic_prep range=[31:0] in_param
          AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31 in_param
          AST_CONSTANT <tests/simple_tests/StructPackedOutput/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module dut(flash_rsp_o);
      /** AST_PARAMETER **/
      (* wiretype = "\flash_phy_prim_flash_rsp_t" *)
      output [119:0] flash_rsp_o;
      assign flash_rsp_o[11:11] = 1'b 1;
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.36+42 (git sha1 a4ad7cb81, clang++-15 15.0.6 -O0 -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\dut'.

(* cells_not_processed =  1  *)
(* src = "tests/simple_tests/StructPackedOutput/top.sv:9.1-11.10" *)
module dut(flash_rsp_o);
  (* src = "tests/simple_tests/StructPackedOutput/top.sv:9.67-9.78" *)
  (* wiretype = "\\flash_phy_prim_flash_rsp_t" *)
  output [119:0] flash_rsp_o;
  wire [119:0] flash_rsp_o;
  assign flash_rsp_o[11] = 1'h1;
endmodule
Dumping module `\top'.

(* cells_not_processed =  1  *)
(* src = "tests/simple_tests/StructPackedOutput/top.sv:12.1-14.10" *)
module top();
  (* module_not_derived = 32'd1 *)
  (* src = "tests/simple_tests/StructPackedOutput/top.sv:13.1-13.9" *)
  dut d (
  );
endmodule

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
Dumping module `\dut'.
Dumping module `\top'.

Yosys 0.36+42 (git sha1 a4ad7cb81, clang++-15 15.0.6 -O0 -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
