

================================================================
== Vivado HLS Report for 'Loop_4_proc'
================================================================
* Date:           Sat Aug  1 16:46:05 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        stereo_2020
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         6|          4|          4|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	9  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%packets_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %packets_loc)"   --->   Operation 10 'read' 'packets_loc_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%rows_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows_V)"   --->   Operation 11 'read' 'rows_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%cols_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols_V)"   --->   Operation 12 'read' 'cols_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %dMapout_last_V, i1* %dMapout_user_V, i32* %dMapout_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str4, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dMap_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %packets_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str584, i32 0, i32 0, [1 x i8]* @p_str585, [1 x i8]* @p_str586, [1 x i8]* @p_str587, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str588, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node tmp_26_i_i)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %packets_loc_read, i32 31)" [stereo_2020/disparity_map.cpp:232]   --->   Operation 16 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.55ns)   --->   "%p_neg_i_i = sub i32 0, %packets_loc_read" [stereo_2020/disparity_map.cpp:232]   --->   Operation 17 'sub' 'p_neg_i_i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_lshr_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg_i_i, i32 1, i32 31)" [stereo_2020/disparity_map.cpp:232]   --->   Operation 18 'partselect' 'p_lshr_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = zext i31 %p_lshr_i_i to i32" [stereo_2020/disparity_map.cpp:232]   --->   Operation 19 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.52ns)   --->   "%p_neg_t_i_i = sub i32 0, %tmp_s" [stereo_2020/disparity_map.cpp:232]   --->   Operation 20 'sub' 'p_neg_t_i_i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node tmp_26_i_i)   --->   "%p_lshr_f_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %packets_loc_read, i32 1, i32 31)" [stereo_2020/disparity_map.cpp:232]   --->   Operation 21 'partselect' 'p_lshr_f_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node tmp_26_i_i)   --->   "%tmp_67 = zext i31 %p_lshr_f_i_i to i32" [stereo_2020/disparity_map.cpp:232]   --->   Operation 22 'zext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node tmp_26_i_i)   --->   "%tmp_25_i_i = select i1 %tmp, i32 %p_neg_t_i_i, i32 %tmp_67" [stereo_2020/disparity_map.cpp:232]   --->   Operation 23 'select' 'tmp_25_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_26_i_i = add nsw i32 %tmp_25_i_i, -1" [stereo_2020/disparity_map.cpp:232]   --->   Operation 24 'add' 'tmp_26_i_i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_68 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %cols_V_read, i32 2, i32 31)" [stereo_2020/disparity_map.cpp:221]   --->   Operation 25 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_14_cast_i_i = zext i30 %tmp_68 to i31" [stereo_2020/disparity_map.cpp:221]   --->   Operation 26 'zext' 'tmp_14_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cast = zext i32 %rows_V_read to i62"   --->   Operation 27 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%cast1 = zext i30 %tmp_68 to i62" [stereo_2020/disparity_map.cpp:221]   --->   Operation 28 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (8.51ns)   --->   "%bound = mul i62 %cast1, %cast" [stereo_2020/disparity_map.cpp:221]   --->   Operation 29 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader.i.i" [stereo_2020/disparity_map.cpp:221]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.01>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i62 [ 0, %entry ], [ %indvar_flatten_next, %.preheader1491.i.i ]"   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ 0, %entry ], [ %i_op_assign_mid2, %.preheader1491.i.i ]" [stereo_2020/disparity_map.cpp:222]   --->   Operation 32 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_1_rec_i_i = phi i31 [ 0, %entry ], [ %p_rec_i_i, %.preheader1491.i.i ]" [stereo_2020/disparity_map.cpp:233]   --->   Operation 33 'phi' 'p_1_rec_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.79ns)   --->   "%exitcond_flatten = icmp eq i62 %indvar_flatten, %bound" [stereo_2020/disparity_map.cpp:221]   --->   Operation 34 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (3.46ns)   --->   "%indvar_flatten_next = add i62 %indvar_flatten, 1"   --->   Operation 35 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.exit, label %.preheader1491.i.i" [stereo_2020/disparity_map.cpp:221]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.55ns)   --->   "%r = add nsw i32 %i_op_assign, 1" [stereo_2020/disparity_map.cpp:221]   --->   Operation 37 'add' 'r' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.47ns)   --->   "%tmp_31_i_i_mid1 = icmp eq i32 %r, 0" [stereo_2020/disparity_map.cpp:231]   --->   Operation 38 'icmp' 'tmp_31_i_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.47ns)   --->   "%tmp_31_i_i3 = icmp eq i32 %i_op_assign, 0" [stereo_2020/disparity_map.cpp:231]   --->   Operation 39 'icmp' 'tmp_31_i_i3' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (2.47ns)   --->   "%exitcond3_i_i7 = icmp eq i31 %p_1_rec_i_i, %tmp_14_cast_i_i" [stereo_2020/disparity_map.cpp:222]   --->   Operation 40 'icmp' 'exitcond3_i_i7' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.99ns)   --->   "%dMapout_user_V_tmp = select i1 %exitcond3_i_i7, i1 %tmp_31_i_i_mid1, i1 %tmp_31_i_i3" [stereo_2020/disparity_map.cpp:231]   --->   Operation 41 'select' 'dMapout_user_V_tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (2.47ns)   --->   "%tmp_32_i_i_mid1 = icmp eq i32 %r, %tmp_26_i_i" [stereo_2020/disparity_map.cpp:232]   --->   Operation 42 'icmp' 'tmp_32_i_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (2.47ns)   --->   "%tmp_32_i_i2 = icmp eq i32 %i_op_assign, %tmp_26_i_i" [stereo_2020/disparity_map.cpp:232]   --->   Operation 43 'icmp' 'tmp_32_i_i2' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.99ns)   --->   "%dMapout_last_V_tmp = select i1 %exitcond3_i_i7, i1 %tmp_32_i_i_mid1, i1 %tmp_32_i_i2" [stereo_2020/disparity_map.cpp:232]   --->   Operation 44 'select' 'dMapout_last_V_tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.69ns)   --->   "%i_op_assign_mid2 = select i1 %exitcond3_i_i7, i32 %r, i32 %i_op_assign" [stereo_2020/disparity_map.cpp:222]   --->   Operation 45 'select' 'i_op_assign_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.52ns)   --->   "%p_1_rec_i_i_op = add i31 %p_1_rec_i_i, 1" [stereo_2020/disparity_map.cpp:233]   --->   Operation 46 'add' 'p_1_rec_i_i_op' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.73ns)   --->   "%p_rec_i_i = select i1 %exitcond3_i_i7, i31 1, i31 %p_1_rec_i_i_op" [stereo_2020/disparity_map.cpp:233]   --->   Operation 47 'select' 'p_rec_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_127_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->stereo_2020/disparity_map.cpp:226]   --->   Operation 48 'specregionbegin' 'tmp_127_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->stereo_2020/disparity_map.cpp:226]   --->   Operation 49 'specprotocol' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.63ns)   --->   "%tmp_151 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %dMap_data_stream_0_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->stereo_2020/disparity_map.cpp:226]   --->   Operation 50 'read' 'tmp_151' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_127_i_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->stereo_2020/disparity_map.cpp:226]   --->   Operation 51 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_128_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->stereo_2020/disparity_map.cpp:227]   --->   Operation 52 'specregionbegin' 'tmp_128_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->stereo_2020/disparity_map.cpp:227]   --->   Operation 53 'specprotocol' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (3.63ns)   --->   "%tmp_152 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %dMap_data_stream_0_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->stereo_2020/disparity_map.cpp:227]   --->   Operation 54 'read' 'tmp_152' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_128_i_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->stereo_2020/disparity_map.cpp:227]   --->   Operation 55 'specregionend' 'empty_157' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_129_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->stereo_2020/disparity_map.cpp:228]   --->   Operation 56 'specregionbegin' 'tmp_129_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->stereo_2020/disparity_map.cpp:228]   --->   Operation 57 'specprotocol' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (3.63ns)   --->   "%tmp_153 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %dMap_data_stream_0_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->stereo_2020/disparity_map.cpp:228]   --->   Operation 58 'read' 'tmp_153' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_129_i_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->stereo_2020/disparity_map.cpp:228]   --->   Operation 59 'specregionend' 'empty_158' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_130_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->stereo_2020/disparity_map.cpp:229]   --->   Operation 60 'specregionbegin' 'tmp_130_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->stereo_2020/disparity_map.cpp:229]   --->   Operation 61 'specprotocol' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (3.63ns)   --->   "%tmp_154 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %dMap_data_stream_0_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->stereo_2020/disparity_map.cpp:229]   --->   Operation 62 'read' 'tmp_154' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_130_i_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->stereo_2020/disparity_map.cpp:229]   --->   Operation 63 'specregionend' 'empty_159' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_154, i8 %tmp_153, i8 %tmp_152, i8 %tmp_151)" [stereo_2020/disparity_map.cpp:229]   --->   Operation 64 'bitconcatenate' 'p_Result_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.i1P.i32P(i1* %dMapout_last_V, i1* %dMapout_user_V, i32* %dMapout_data_V, i1 %dMapout_last_V_tmp, i1 %dMapout_user_V_tmp, i32 %p_Result_s)" [stereo_2020/disparity_map.cpp:232]   --->   Operation 65 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_126_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [stereo_2020/disparity_map.cpp:223]   --->   Operation 66 'specregionbegin' 'tmp_126_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:224]   --->   Operation 67 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 68 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.i1P.i32P(i1* %dMapout_last_V, i1* %dMapout_user_V, i32* %dMapout_data_V, i1 %dMapout_last_V_tmp, i1 %dMapout_user_V_tmp, i32 %p_Result_s)" [stereo_2020/disparity_map.cpp:232]   --->   Operation 68 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_126_i_i)" [stereo_2020/disparity_map.cpp:234]   --->   Operation 69 'specregionend' 'empty_160' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [stereo_2020/disparity_map.cpp:222]   --->   Operation 70 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 71 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'packets_loc' [13]  (3.63 ns)

 <State 2>: 8.51ns
The critical path consists of the following:
	wire read on port 'rows_V' [8]  (0 ns)
	'mul' operation ('bound', stereo_2020/disparity_map.cpp:221) [27]  (8.51 ns)

 <State 3>: 6.02ns
The critical path consists of the following:
	'phi' operation ('i_op', stereo_2020/disparity_map.cpp:222) with incoming values : ('i_op_assign_mid2', stereo_2020/disparity_map.cpp:222) [31]  (0 ns)
	'add' operation ('r', stereo_2020/disparity_map.cpp:221) [37]  (2.55 ns)
	'icmp' operation ('tmp_31_i_i_mid1', stereo_2020/disparity_map.cpp:231) [38]  (2.47 ns)
	'select' operation ('dMapout_user_V_tmp', stereo_2020/disparity_map.cpp:231) [41]  (0.993 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	fifo read on port 'dMap_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->stereo_2020/disparity_map.cpp:226) [50]  (3.63 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	fifo read on port 'dMap_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->stereo_2020/disparity_map.cpp:227) [54]  (3.63 ns)

 <State 6>: 3.63ns
The critical path consists of the following:
	fifo read on port 'dMap_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->stereo_2020/disparity_map.cpp:228) [58]  (3.63 ns)

 <State 7>: 3.63ns
The critical path consists of the following:
	fifo read on port 'dMap_data_stream_0_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->stereo_2020/disparity_map.cpp:229) [62]  (3.63 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
