/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* HA */
#define HA__0__INTTYPE CYREG_PICU0_INTTYPE0
#define HA__0__MASK 0x01u
#define HA__0__PC CYREG_PRT0_PC0
#define HA__0__PORT 0u
#define HA__0__SHIFT 0u
#define HA__AG CYREG_PRT0_AG
#define HA__AMUX CYREG_PRT0_AMUX
#define HA__BIE CYREG_PRT0_BIE
#define HA__BIT_MASK CYREG_PRT0_BIT_MASK
#define HA__BYP CYREG_PRT0_BYP
#define HA__CTL CYREG_PRT0_CTL
#define HA__DM0 CYREG_PRT0_DM0
#define HA__DM1 CYREG_PRT0_DM1
#define HA__DM2 CYREG_PRT0_DM2
#define HA__DR CYREG_PRT0_DR
#define HA__INP_DIS CYREG_PRT0_INP_DIS
#define HA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define HA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define HA__LCD_EN CYREG_PRT0_LCD_EN
#define HA__MASK 0x01u
#define HA__PORT 0u
#define HA__PRT CYREG_PRT0_PRT
#define HA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define HA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define HA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define HA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define HA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define HA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define HA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define HA__PS CYREG_PRT0_PS
#define HA__SHIFT 0u
#define HA__SLW CYREG_PRT0_SLW

/* HB */
#define HB__0__INTTYPE CYREG_PICU0_INTTYPE2
#define HB__0__MASK 0x04u
#define HB__0__PC CYREG_PRT0_PC2
#define HB__0__PORT 0u
#define HB__0__SHIFT 2u
#define HB__AG CYREG_PRT0_AG
#define HB__AMUX CYREG_PRT0_AMUX
#define HB__BIE CYREG_PRT0_BIE
#define HB__BIT_MASK CYREG_PRT0_BIT_MASK
#define HB__BYP CYREG_PRT0_BYP
#define HB__CTL CYREG_PRT0_CTL
#define HB__DM0 CYREG_PRT0_DM0
#define HB__DM1 CYREG_PRT0_DM1
#define HB__DM2 CYREG_PRT0_DM2
#define HB__DR CYREG_PRT0_DR
#define HB__INP_DIS CYREG_PRT0_INP_DIS
#define HB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define HB__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define HB__LCD_EN CYREG_PRT0_LCD_EN
#define HB__MASK 0x04u
#define HB__PORT 0u
#define HB__PRT CYREG_PRT0_PRT
#define HB__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define HB__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define HB__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define HB__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define HB__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define HB__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define HB__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define HB__PS CYREG_PRT0_PS
#define HB__SHIFT 2u
#define HB__SLW CYREG_PRT0_SLW

/* HC */
#define HC__0__INTTYPE CYREG_PICU0_INTTYPE4
#define HC__0__MASK 0x10u
#define HC__0__PC CYREG_PRT0_PC4
#define HC__0__PORT 0u
#define HC__0__SHIFT 4u
#define HC__AG CYREG_PRT0_AG
#define HC__AMUX CYREG_PRT0_AMUX
#define HC__BIE CYREG_PRT0_BIE
#define HC__BIT_MASK CYREG_PRT0_BIT_MASK
#define HC__BYP CYREG_PRT0_BYP
#define HC__CTL CYREG_PRT0_CTL
#define HC__DM0 CYREG_PRT0_DM0
#define HC__DM1 CYREG_PRT0_DM1
#define HC__DM2 CYREG_PRT0_DM2
#define HC__DR CYREG_PRT0_DR
#define HC__INP_DIS CYREG_PRT0_INP_DIS
#define HC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define HC__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define HC__LCD_EN CYREG_PRT0_LCD_EN
#define HC__MASK 0x10u
#define HC__PORT 0u
#define HC__PRT CYREG_PRT0_PRT
#define HC__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define HC__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define HC__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define HC__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define HC__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define HC__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define HC__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define HC__PS CYREG_PRT0_PS
#define HC__SHIFT 4u
#define HC__SLW CYREG_PRT0_SLW

/* LA */
#define LA__0__INTTYPE CYREG_PICU0_INTTYPE1
#define LA__0__MASK 0x02u
#define LA__0__PC CYREG_PRT0_PC1
#define LA__0__PORT 0u
#define LA__0__SHIFT 1u
#define LA__AG CYREG_PRT0_AG
#define LA__AMUX CYREG_PRT0_AMUX
#define LA__BIE CYREG_PRT0_BIE
#define LA__BIT_MASK CYREG_PRT0_BIT_MASK
#define LA__BYP CYREG_PRT0_BYP
#define LA__CTL CYREG_PRT0_CTL
#define LA__DM0 CYREG_PRT0_DM0
#define LA__DM1 CYREG_PRT0_DM1
#define LA__DM2 CYREG_PRT0_DM2
#define LA__DR CYREG_PRT0_DR
#define LA__INP_DIS CYREG_PRT0_INP_DIS
#define LA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LA__LCD_EN CYREG_PRT0_LCD_EN
#define LA__MASK 0x02u
#define LA__PORT 0u
#define LA__PRT CYREG_PRT0_PRT
#define LA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LA__PS CYREG_PRT0_PS
#define LA__SHIFT 1u
#define LA__SLW CYREG_PRT0_SLW

/* LB */
#define LB__0__INTTYPE CYREG_PICU0_INTTYPE3
#define LB__0__MASK 0x08u
#define LB__0__PC CYREG_PRT0_PC3
#define LB__0__PORT 0u
#define LB__0__SHIFT 3u
#define LB__AG CYREG_PRT0_AG
#define LB__AMUX CYREG_PRT0_AMUX
#define LB__BIE CYREG_PRT0_BIE
#define LB__BIT_MASK CYREG_PRT0_BIT_MASK
#define LB__BYP CYREG_PRT0_BYP
#define LB__CTL CYREG_PRT0_CTL
#define LB__DM0 CYREG_PRT0_DM0
#define LB__DM1 CYREG_PRT0_DM1
#define LB__DM2 CYREG_PRT0_DM2
#define LB__DR CYREG_PRT0_DR
#define LB__INP_DIS CYREG_PRT0_INP_DIS
#define LB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LB__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LB__LCD_EN CYREG_PRT0_LCD_EN
#define LB__MASK 0x08u
#define LB__PORT 0u
#define LB__PRT CYREG_PRT0_PRT
#define LB__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LB__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LB__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LB__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LB__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LB__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LB__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LB__PS CYREG_PRT0_PS
#define LB__SHIFT 3u
#define LB__SLW CYREG_PRT0_SLW

/* LC */
#define LC__0__INTTYPE CYREG_PICU0_INTTYPE5
#define LC__0__MASK 0x20u
#define LC__0__PC CYREG_PRT0_PC5
#define LC__0__PORT 0u
#define LC__0__SHIFT 5u
#define LC__AG CYREG_PRT0_AG
#define LC__AMUX CYREG_PRT0_AMUX
#define LC__BIE CYREG_PRT0_BIE
#define LC__BIT_MASK CYREG_PRT0_BIT_MASK
#define LC__BYP CYREG_PRT0_BYP
#define LC__CTL CYREG_PRT0_CTL
#define LC__DM0 CYREG_PRT0_DM0
#define LC__DM1 CYREG_PRT0_DM1
#define LC__DM2 CYREG_PRT0_DM2
#define LC__DR CYREG_PRT0_DR
#define LC__INP_DIS CYREG_PRT0_INP_DIS
#define LC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LC__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LC__LCD_EN CYREG_PRT0_LCD_EN
#define LC__MASK 0x20u
#define LC__PORT 0u
#define LC__PRT CYREG_PRT0_PRT
#define LC__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LC__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LC__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LC__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LC__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LC__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LC__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LC__PS CYREG_PRT0_PS
#define LC__SHIFT 5u
#define LC__SLW CYREG_PRT0_SLW

/* HALL_A */
#define HALL_A__0__INTTYPE CYREG_PICU1_INTTYPE5
#define HALL_A__0__MASK 0x20u
#define HALL_A__0__PC CYREG_PRT1_PC5
#define HALL_A__0__PORT 1u
#define HALL_A__0__SHIFT 5u
#define HALL_A__AG CYREG_PRT1_AG
#define HALL_A__AMUX CYREG_PRT1_AMUX
#define HALL_A__BIE CYREG_PRT1_BIE
#define HALL_A__BIT_MASK CYREG_PRT1_BIT_MASK
#define HALL_A__BYP CYREG_PRT1_BYP
#define HALL_A__CTL CYREG_PRT1_CTL
#define HALL_A__DM0 CYREG_PRT1_DM0
#define HALL_A__DM1 CYREG_PRT1_DM1
#define HALL_A__DM2 CYREG_PRT1_DM2
#define HALL_A__DR CYREG_PRT1_DR
#define HALL_A__INP_DIS CYREG_PRT1_INP_DIS
#define HALL_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define HALL_A__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define HALL_A__LCD_EN CYREG_PRT1_LCD_EN
#define HALL_A__MASK 0x20u
#define HALL_A__PORT 1u
#define HALL_A__PRT CYREG_PRT1_PRT
#define HALL_A__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define HALL_A__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define HALL_A__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define HALL_A__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define HALL_A__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define HALL_A__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define HALL_A__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define HALL_A__PS CYREG_PRT1_PS
#define HALL_A__SHIFT 5u
#define HALL_A__SLW CYREG_PRT1_SLW

/* HALL_B */
#define HALL_B__0__INTTYPE CYREG_PICU1_INTTYPE6
#define HALL_B__0__MASK 0x40u
#define HALL_B__0__PC CYREG_PRT1_PC6
#define HALL_B__0__PORT 1u
#define HALL_B__0__SHIFT 6u
#define HALL_B__AG CYREG_PRT1_AG
#define HALL_B__AMUX CYREG_PRT1_AMUX
#define HALL_B__BIE CYREG_PRT1_BIE
#define HALL_B__BIT_MASK CYREG_PRT1_BIT_MASK
#define HALL_B__BYP CYREG_PRT1_BYP
#define HALL_B__CTL CYREG_PRT1_CTL
#define HALL_B__DM0 CYREG_PRT1_DM0
#define HALL_B__DM1 CYREG_PRT1_DM1
#define HALL_B__DM2 CYREG_PRT1_DM2
#define HALL_B__DR CYREG_PRT1_DR
#define HALL_B__INP_DIS CYREG_PRT1_INP_DIS
#define HALL_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define HALL_B__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define HALL_B__LCD_EN CYREG_PRT1_LCD_EN
#define HALL_B__MASK 0x40u
#define HALL_B__PORT 1u
#define HALL_B__PRT CYREG_PRT1_PRT
#define HALL_B__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define HALL_B__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define HALL_B__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define HALL_B__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define HALL_B__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define HALL_B__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define HALL_B__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define HALL_B__PS CYREG_PRT1_PS
#define HALL_B__SHIFT 6u
#define HALL_B__SLW CYREG_PRT1_SLW

/* HALL_C */
#define HALL_C__0__INTTYPE CYREG_PICU1_INTTYPE7
#define HALL_C__0__MASK 0x80u
#define HALL_C__0__PC CYREG_PRT1_PC7
#define HALL_C__0__PORT 1u
#define HALL_C__0__SHIFT 7u
#define HALL_C__AG CYREG_PRT1_AG
#define HALL_C__AMUX CYREG_PRT1_AMUX
#define HALL_C__BIE CYREG_PRT1_BIE
#define HALL_C__BIT_MASK CYREG_PRT1_BIT_MASK
#define HALL_C__BYP CYREG_PRT1_BYP
#define HALL_C__CTL CYREG_PRT1_CTL
#define HALL_C__DM0 CYREG_PRT1_DM0
#define HALL_C__DM1 CYREG_PRT1_DM1
#define HALL_C__DM2 CYREG_PRT1_DM2
#define HALL_C__DR CYREG_PRT1_DR
#define HALL_C__INP_DIS CYREG_PRT1_INP_DIS
#define HALL_C__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define HALL_C__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define HALL_C__LCD_EN CYREG_PRT1_LCD_EN
#define HALL_C__MASK 0x80u
#define HALL_C__PORT 1u
#define HALL_C__PRT CYREG_PRT1_PRT
#define HALL_C__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define HALL_C__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define HALL_C__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define HALL_C__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define HALL_C__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define HALL_C__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define HALL_C__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define HALL_C__PS CYREG_PRT1_PS
#define HALL_C__SHIFT 7u
#define HALL_C__SLW CYREG_PRT1_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "fvm"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
