(*---------------------------------------------------------------------------*)
(* A version of TEA, taken from examples/Crypto/TEA                          *)
(*---------------------------------------------------------------------------*)

loadPath := ".." :: !loadPath;

use "compiler";

open Assem BasicProvers;

(*---------------------------------------------------------------------------*)
(* Cipher types                                                              *)
(*---------------------------------------------------------------------------*)

val _ = type_abbrev("block", ``:word32 # word32``);
val _ = type_abbrev("key",   ``:word32 # word32 # word32 # word32``);
val _ = type_abbrev("state", ``:block # key # word32``);

(* --------------------------------------------------------------------------*)
(* Definitions used in Round computations                                    *)
(* --------------------------------------------------------------------------*)

val FORALL_TEA_BLOCK = Q.store_thm
  ("FORALL_TEA_STATE",
    `(!s:block. P s) =
        !v0 v1. P (v0,v1)`,
    SIMP_TAC std_ss [FORALL_PROD]);

val FORALL_TEA_KEY = Q.store_thm
  ("FORALL_TEA_STATE",
    `(!s:key. P s) =
        !k0 k1 k2 k3. P (k0,k1,k2,k3)`,
    SIMP_TAC std_ss [FORALL_PROD]);

val FORALL_TEA_STATE = Q.store_thm
  ("FORALL_TEA_STATE",
    `(!s:state. P s) = 
        !y z k0 k1 k2 k3 sum. P ((y,z),(k0,k1,k2,k3),sum)`,
    SIMP_TAC std_ss [FORALL_PROD]);


val env0 = [];

val DELTA_def = Define `DELTA = 0x9e3779b9w:word32`;

val ShiftXor_def = 
 Define 
   `ShiftXor (x:word32,s,k0,k1) = ((x << 4) + k0) ?? (x + s) ?? ((x >> 5) + k1)`;

val ShiftXor_comp = pp_compile ShiftXor_def true;
val ShiftXor_spec = #5 ShiftXor_comp;


(******************************************************************
  extract_arm ShiftXor_comp

  Name              : ShiftXor
  Arguments         : (r0,(r1,(r2,r3)))
  Returns           : r0
  Body: 
    0:          lsl     r4, r0, #4iw
    1:          add     r2, r4, r2
    2:          add     r1, r0, r1
    3:          asr     r0, r0, #5iw
    4:          add     r0, r0, r3
    5:          eor     r0, r1, r0
    6:          eor     r0, r2, r0
*)

(* --------------------------------------------------------------------------*)
(*	One round forward computation    				     *)
(* --------------------------------------------------------------------------*)

val Round_def = 
 Define
   `Round ((y,z),(k0,k1,k2,k3),s):state  = 
      let s' = s + DELTA in
      let y' = y + ShiftXor(z, s', k0, k1) 
      in
	((y', z + ShiftXor(y', s', k2, k3)),
	 (k0,k1,k2,k3), s')`;

(* fails on equiv. proof *)
pp_compile Round_def true;  

val Round_eval = REWRITE_RULE [DELTA_def, ShiftXor_def] Round_def
val x = pp_compile Round_eval true

val Round_CORRECT = prove (simT (mk_ARM arm2), SEQ_TAC [DELTA_def]);

(******************************************************************
  printarm arm2;

  Name              : Round
  Arguments         : r0 r1 r2 r3 r4 r5 r6 
  Modified Registers: r0 r6 r7 
  Returns           : r6 r0 r2 r3 r4 r5 r7 
  Body: 
    0:          mov     ip, sp
    1:          stmfd   sp!, {fp,ip,lr,pc}
    2:          sub     fp, ip, #1i
    3:          add     r7, r6, #2654435769iw
    4:          sub     sp, sp, #1i
    5:          stmfd   sp!, {r1,r7,r2,r3}
    6:          bl      + (14)
    7:          add     sp, sp, #4i
    8:          ldr     r6, [sp, #1]
    9:          add     sp, sp, #1i
   10:          add     r6, r0, r6
   11:          sub     sp, sp, #1i
   12:          stmfd   sp!, {r6,r7,r4,r5}
   13:          bl      + (7)
   14:          add     sp, sp, #4i
   15:          ldr     r0, [sp, #1]
   16:          add     sp, sp, #1i
   17:          add     r0, r1, r0
   18:          sub     sp, fp, #3i
   19:          ldmfd   sp, {fp,sp,pc}
*****************************************************************
  Name              : ShiftXor
  Arguments         : r0 r1 r2 r3 
  Modified Registers: r0 r1 r2 r4 
  Returns           : r0 
  Body: 
   20:          mov     ip, sp
   21:          stmfd   sp!, {r0,r1,r2,r3,r4,fp,ip,lr,pc}
   22:          sub     fp, ip, #1i
   23:          ldmfd   ip, {r0,r1,r2,r3}
   24:          add     ip, ip, #4i
   25:          lsl     r4, r0, #4i
   26:          add     r2, r4, r2
   27:          add     r1, r0, r1
   28:          eor     r1, r2, r1
   29:          asr     r0, r0, #5i
   30:          add     r0, r0, r3
   31:          eor     r0, r1, r0
   32:          add     sp, fp, #6i
   33:          str     r0, [sp]
   34:          sub     sp, sp, #1i
   35:          sub     sp, fp, #8i
   36:          ldmfd   sp, {r0,r1,r2,r3,r4,fp,sp,pc}
*)

(*---------------------------------------------------------------------------*)
(* Arbitrary number of cipher rounds                                         *)
(*---------------------------------------------------------------------------*)

val Rounds_def = 
 Define
   `Rounds (n,s:state) = if n=0w then s else Rounds (n-1w, Round s)`;

val env3 = toANF env2 
            (SIMP_RULE std_ss [FORALL_TEA_STATE, Round_def, DELTA_def] 
                              (GEN_ALL Rounds_def));

val arm3 = compileEnv env3;

(********************************************************************
  printarm arm3;

  Name              : Rounds
  Arguments         : r0 r8 r5 r4 r3 r2 r6 r7 
  Modified Registers: r0 r1 r2 r3 r4 r5 r8 r9 
  Returns           : r8 r5 r4 r3 r2 r1 r0 
  Body: 
    0:          mov     ip, sp
    1:          stmfd   sp!, {fp,ip,lr,pc}
    2:          sub     fp, ip, #1i
    3:          sub     sp, sp, #7i
    4:          cmp     r0, #0iw
    5:          beq     + (37)
    6:          sub     r1, r0, #1iw
    7:          str     r1, [fp, #~3]
    8:          add     r1, r7, #2654435769iw
    9:          str     r1, [fp, #~4]
   10:          sub     sp, sp, #1i
   11:          stmfd   sp!, {r4,r3}
   12:          ldr     r10, [fp, #~4]
   13:          str     r10, [sp]
   14:          str     r5, [sp, #~1]
   15:          sub     sp, sp, #2i
   16:          bl      + (30)
   17:          add     sp, sp, #4i
   18:          ldr     r1, [sp, #1]
   19:          add     sp, sp, #1i
   20:          add     r9, r8, r1
   21:          sub     sp, sp, #1i
   22:          stmfd   sp!, {r2,r6}
   23:          ldr     r10, [fp, #~4]
   24:          str     r10, [sp]
   25:          str     r9, [sp, #~1]
   26:          sub     sp, sp, #2i
   27:          bl      + (19)
   28:          add     sp, sp, #4i
   29:          ldr     r1, [sp, #1]
   30:          add     sp, sp, #1i
   31:          add     r1, r5, r1
   32:          ldr     r10, [fp, #~4]
   33:          str     r10, [sp]
   34:          sub     sp, sp, #1i
   35:          stmfd   sp!, {r9,r1,r4,r3,r2,r6}
   36:          ldr     r10, [fp, #~3]
   37:          str     r10, [sp]
   38:          sub     sp, sp, #1i
   39:          ldmfd   sp, {r0,r8,r5,r4,r3,r2,r6,r7}
   40:          add     sp, sp, #8i
   41:          bal     - (37)
   42:          mov     r1, r6
   43:          mov     r0, r7
   44:          sub     sp, fp, #3i
   45:          ldmfd   sp, {fp,sp,pc}
*****************************************************************
  Name              : ShiftXor
  Arguments         : r0 r1 r2 r3 
  Modified Registers: r0 r1 r2 r4 
  Returns           : r0 
  Body: 
   46:          mov     ip, sp
   47:          stmfd   sp!, {r0,r1,r2,r3,r4,fp,ip,lr,pc}
   48:          sub     fp, ip, #1i
   49:          ldmfd   ip, {r0,r1,r2,r3}
   50:          add     ip, ip, #4i
   51:          lsl     r4, r0, #4i
   52:          add     r2, r4, r2
   53:          add     r1, r0, r1
   54:          eor     r1, r2, r1
   55:          asr     r0, r0, #5i
   56:          add     r0, r0, r3
   57:          eor     r0, r1, r0
   58:          add     sp, fp, #6i
   59:          str     r0, [sp]
   60:          sub     sp, sp, #1i
   61:          sub     sp, fp, #8i
   62:          ldmfd   sp, {r0,r1,r2,r3,r4,fp,sp,pc}
*)

(*

  set_goal ([], simT (mk_ARM arm3));

  REPEAT GEN_TAC THEN
  STRIP_TAC THEN POP_ASSUM MP_TAC THEN
  ASM_REWRITE_TAC [] THEN

        (*  Process the first three instructions :
    		0:          mov     ip, sp
    		1:          stmfd   sp!, {fp,ip,lr,pc}
    		2:          sub     fp, ip, #1i
        *)

  RUNTO_TAC 4 THEN

  	(*  Process the recursive body			*)

        NTAC 3 (POP_ASSUM (K ALL_TAC)) THEN
             
        `!cpsr regs mems. ?k. (((pc',cpsr',regs',mems') = run k (instB,15) (3,cpsr,regs,mems)) /\ 
			(regs ' 13 = 89w) /\ in_regs_dom regs0 /\ in_mem_dom mems0) ==>
		((pc' = 44) /\  (((regs' ' 8,regs' ' 5),(regs' ' 4,regs' ' 3,regs' ' 2,regs' ' 1),regs' ' 0) =
       			Rounds (regs ' 0,(regs ' 8,regs ' 5), (regs ' 4,regs ' 3,regs ' 2,regs ' 6),regs ' 7)))` 
				by ALL_TAC THENL [

	    Induct_on `w2n (regs ' 0)` THEN REPEAT STRIP_TAC THENL [

		(* Basic case					*)

		`regs ' 0 = n2w 0` by METIS_TAC [w2n_ELIM] THEN
		Q.PAT_ASSUM  `0 = i` (K ALL_TAC) THEN
		Q.EXISTS_TAC `4` THEN 
		NTAC 4 ONE_STEP_TAC THEN 
                REWRITE_TAC [Once Rounds_def, RUN_LEM_1] THEN
		RW_TAC finmap_ss [ABS_PAIR_THM,NOT_EQ_FAPPLY,FUPDATE_EQ,FAPPLY_FUPDATE],

                (* Inductive case                                   *)

		FULL_SIMP_TAC list_ss [GSYM RIGHT_FORALL_IMP_THM] THEN
		`?pc1 cpsr1 regs1 mems1. run 8 (instB,15) (3,cpsr,regs,mems) = (pc1,cpsr1,regs1,mems1)`
                        by METIS_TAC [ABS_PAIR_THM] THEN
		PAT_ASSUM ``!regs1 cpsr mems.x`` (ASSUME_TAC o Q.SPECL [`regs1`,`cpsr1`,`mems1`]) THEN 
		FULL_SIMP_TAC list_ss [GSYM RIGHT_EXISTS_IMP_THM] THEN
 
		Q.EXISTS_TAC `8 + k` THEN REWRITE_TAC [RUN_THM_1] THEN 
		Q.ABBREV_TAC `runf = run k (instB,15)` THEN ASM_REWRITE_TAC [] THEN 
		STRIP_TAC THEN

		IMP_RES_TAC WORD_IND_LEM THEN
		Q.PAT_ASSUM `run 8 (instB,15) x = y` (MP_TAC) THEN
		NTAC 8 ONE_STEP_TAC THEN
		STRIP_TAC THEN

		PAT_ASSUM (Term `v = w2n (regs0 ' 0 - 1w)`) (ASSUME_TAC o WORD_RULE) THEN
		`v = w2n (regs1 ' 0)` by RW_TAC list_ss [NOT_EQ_FAPPLY,FUPDATE_EQ,FAPPLY_FUPDATE] THEN 

		REWRITE_TAC [Once Rounds_def, Round_def] THEN
		WORD_TAC THEN

		`(regs ' 0 +  4294967295w = regs1 ' 0) /\ 
		(regs ' 7 + 1w =  regs1 ' 7)` by RW_TAC arith_ss [NOT_EQ_FAPPLY,FUPDATE_EQ,FAPPLY_FUPDATE] THEN
		`(regs1 ' 8 = regs ' 8) /\ (regs1 ' 5 = regs ' 5) /\ (regs1 ' 4 = regs ' 4) /\ (regs1 ' 3 = regs ' 3) /\
		 (regs1 ' 2 = regs ' 2) /\ (regs1 ' 2 = regs ' 2) /\ 
		 (regs1 ' 13 = 96w)` by METIS_TAC [FAPPLY_FUPDATE, NOT_EQ_FAPPLY] THEN

		FULL_SIMP_TAC list_ss [ABS_PAIR_THM, FUPDATE_COMMUTES,NOT_EQ_FAPPLY,FUPDATE_EQ,FAPPLY_FUPDATE,LET_THM]
			]
		],
	
	(*  Process the last two instructions :
		  14:          sub     sp, fp, #2
   		  15:          ldmfd   sp, {fp,sp,pc}
	*)


    ] 		

*)

(*---------------------------------------------------------------------------*)
(* Encrypt  (32 rounds)                                                      *)
(*---------------------------------------------------------------------------*)

val TEAEncrypt_def = 
 Define 
   `TEAEncrypt (keys,txt) = 
      let (cipheredtxt,keys,sum) = Rounds(2w,(txt,keys,0w)) in
      cipheredtxt`;


val env4 = toANF env3 (SIMP_RULE std_ss [FORALL_TEA_BLOCK, FORALL_TEA_KEY] (GEN_ALL TEAEncrypt_def));
val arm4 = compileEnv env4;

val TEAEncrypt_CORRECT = prove (
   simT (mk_ARM arm4),
   SEQ_TAC [DELTA_def] THEN
   SIMP_TAC std_ss [TEAEncrypt_def, Ntimes Rounds_def 3, Round_def, DELTA_def, LET_THM] THEN
   WORD_TAC
  );

(******************************************************************
  Name              : TEAEncrypt
  Arguments         : r0 r1 r2 r3 r4 r5 
  Modified Registers: r0 r1 r2 r3 r4 r5 r6 
  Returns           : r6 r5 
  Body: 
    0:          mov     ip, sp
    1:          stmfd   sp!, {fp,ip,lr,pc}
    2:          sub     fp, ip, #1i
    3:          sub     sp, sp, #7i
    4:          mov     r10, #2iw
    5:          str     r10, [sp]
    6:          sub     sp, sp, #1i
    7:          stmfd   sp!, {r4,r5,r0,r1,r2,r3}
    8:          mov     r10, #1iw
    9:          str     r10, [sp]
   10:          sub     sp, sp, #1i
   11:          bl      + (6)
   12:          add     sp, sp, #8i
   13:          ldmfd   sp, {r6,r5,r4,r3,r2,r1,r0}
   14:          add     sp, sp, #7i
   15:          sub     sp, fp, #3i
   16:          ldmfd   sp, {fp,sp,pc}
*****************************************************************
  Name              : Rounds
  Arguments         : r0 r8 r5 r4 r3 r2 r6 r7 
  Modified Registers: r0 r1 r2 r3 r4 r5 r8 r9 
  Returns           : r8 r5 r4 r3 r2 r1 r0 
  Body: 
   17:          mov     ip, sp
   18:          stmfd   sp!, {r0,r1,r2,r3,r4,r5,r6,r7,r8,r9,fp,ip,lr,pc}
   19:          sub     fp, ip, #1i
   20:          sub     sp, sp, #7i
   21:          ldmfd   ip, {r0,r8,r5,r4,r3,r2,r6,r7}
   22:          add     ip, ip, #8i
   23:          cmp     r0, #0iw
   24:          beq     + (37)
   25:          sub     r1, r0, #1iw
   26:          str     r1, [fp, #~11]
   27:          add     r1, r7, #2654435769iw
   28:          str     r1, [fp, #~12]
   29:          sub     sp, sp, #1i
   30:          stmfd   sp!, {r4,r3}
   31:          ldr     r10, [fp, #~12]
   32:          str     r10, [sp]
   33:          str     r5, [sp, #~1]
   34:          sub     sp, sp, #2i
   35:          bl      + (32)
   36:          add     sp, sp, #4i
   37:          ldr     r1, [sp, #1]
   38:          add     sp, sp, #1i
   39:          add     r9, r8, r1
   40:          sub     sp, sp, #1i
   41:          stmfd   sp!, {r2,r6}
   42:          ldr     r10, [fp, #~12]
   43:          str     r10, [sp]
   44:          str     r9, [sp, #~1]
   45:          sub     sp, sp, #2i
   46:          bl      + (21)
   47:          add     sp, sp, #4i
   48:          ldr     r1, [sp, #1]
   49:          add     sp, sp, #1i
   50:          add     r1, r5, r1
   51:          ldr     r10, [fp, #~12]
   52:          str     r10, [sp]
   53:          sub     sp, sp, #1i
   54:          stmfd   sp!, {r9,r1,r4,r3,r2,r6}
   55:          ldr     r10, [fp, #~11]
   56:          str     r10, [sp]
   57:          sub     sp, sp, #1i
   58:          ldmfd   sp, {r0,r8,r5,r4,r3,r2,r6,r7}
   59:          add     sp, sp, #8i
   60:          bal     - (37)
   61:          mov     r1, r6
   62:          mov     r0, r7
   63:          add     sp, fp, #16i
   64:          stmfd   sp!, {r8,r5,r4,r3,r2,r1,r0}
   65:          sub     sp, fp, #13i
   66:          ldmfd   sp, {r0,r1,r2,r3,r4,r5,r6,r7,r8,r9,fp,sp,pc}
*****************************************************************
  Name              : ShiftXor
  Arguments         : r0 r1 r2 r3 
  Modified Registers: r0 r1 r2 r4 
  Returns           : r0 
  Body: 
   67:          mov     ip, sp
   68:          stmfd   sp!, {r0,r1,r2,r3,r4,fp,ip,lr,pc}
   69:          sub     fp, ip, #1i
   70:          ldmfd   ip, {r0,r1,r2,r3}
   71:          add     ip, ip, #4i
   72:          lsl     r4, r0, #4i
   73:          add     r2, r4, r2
   74:          add     r1, r0, r1
   75:          eor     r1, r2, r1
   76:          asr     r0, r0, #5i
   77:          add     r0, r0, r3
   78:          eor     r0, r1, r0
   79:          add     sp, fp, #6i
   80:          str     r0, [sp]
   81:          sub     sp, sp, #1i
   82:          sub     sp, fp, #8i
   83:          ldmfd   sp, {r0,r1,r2,r3,r4,fp,sp,pc}
*)

(* --------------------------------------------------------------------------*) 
(* --------------------------------------------------------------------------*) 
(*      Decryption                                                           *)
(*      Analogous to the encryption case                                     *)
(* --------------------------------------------------------------------------*)
(* --------------------------------------------------------------------------*) 




(* --------------------------------------------------------------------------*)
(*      One round backward computation                                        *)
(* --------------------------------------------------------------------------*)

val InvRound_def =
 Define
   `InvRound((y,z),(k0,k1,k2,k3),sum)  =
        ((y - ShiftXor(z - ShiftXor(y, sum, k2, k3), sum, k0, k1),
          z - ShiftXor(y, sum, k2, k3)),
         (k0,k1,k2,k3),
         sum-DELTA)`;
   
val env5 = toANF env1 InvRound_def;

(*---------------------------------------------------------------------------*)
(* Arbitrary number of decipher rounds                                       *)
(*---------------------------------------------------------------------------*)

val (InvRounds_def, InvRounds_ind) = Defn.tprove
 (Hol_defn
   "InvRounds"
   `InvRounds (n,s:state) = if n=0w then s else InvRounds (n-1w, InvRound s)`,
  WF_REL_TAC `measure (w2n o FST)` THEN
  METIS_TAC [WORD_PRED_THM]);

val env6 = toANF env5 InvRounds_def;

(*---------------------------------------------------------------------------*)
(* Decrypt (32 rounds)                                                       *)
(*---------------------------------------------------------------------------*)

val TEADecrypt_def =
 Define
   `TEADecrypt (keys,txt) =
      let (plaintxt,keys,sum) = InvRounds(32w,(txt,keys,DELTA << 5)) in
      plaintxt`;

val env7 = toANF env6 TEADecrypt_def;
