;redcode
;assert 1
	SPL 0, 90
	CMP -7, <-420
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB 0, -100
	JMZ 0, 21
	SUB 0, -100
	ADD -700, -10
	SUB #70, @200
	SUB 1, <-1
	SUB 10, @10
	SUB #70, @200
	SUB #70, @200
	SUB @121, 103
	MOV -1, <-26
	SUB @121, 103
	MOV -1, <-26
	SUB @127, 100
	SUB #612, @0
	SUB #612, @0
	SUB @127, 100
	SUB -100, 800
	SUB #612, @0
	SPL 0, 90
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, @0
	ADD -1, <-20
	MOV -1, <-26
	SUB #0, 9
	SUB @127, 100
	CMP @121, 103
	JMN @12, #200
	SPL 0, #2
	SPL 0, #2
	SUB 10, 80
	SUB @127, 100
	JMP @72, #200
	SPL 0, 90
	SUB 12, @10
	ADD 270, 1
	ADD 210, 39
	DJN -1, @-20
	ADD 210, 39
	ADD 270, 60
	DJN -1, @-20
	SUB 12, @10
	CMP -7, <-420
	ADD 270, 60
	ADD 270, 60
	SUB @127, 100
	SUB @127, 100
	DJN -1, @-20
	SUB 12, @10
	SUB 0, -100
	JMZ 0, 21
