<div align="center"> <h1>ğŸ“˜ Week2 â€” BabySoC Fundamentals & Functional Modelling </h1></div>


![Week](https://img.shields.io/badge/Week-2-blue?style=for-the-badge)
![Tasks](https://img.shields.io/badge/Tasks-2_Completed-brightgreen?style=for-the-badge)
![Focus](https://img.shields.io/badge/Focus-SoC_Theory%20%26%20Functional_Modelling-purple?style=for-the-badge)
![Tool: Icarus Verilog](https://img.shields.io/badge/Tool-Icarus%20Verilog-lightblue?style=for-the-badge)
![Tool: GTKWave](https://img.shields.io/badge/Tool-GTKWave-orange?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-Completed-brightgreen?style=for-the-badge)



</div>

## ğŸ“Œ Overview  
This folder contains my completed work for **Week2** of the RISC-V SoC Tapeout Program.  
It covers two major tasks:  

1. [Task 1 - Theory: SoC Fundamentals & BabySoC Modelling](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_2/tree/c40f8a2bc2f61bca82f68a1c2a87f1fef5613264/Task%201)  
2. [Task 2 - Labs: BabySoC Functional Modelling using Icarus Verilog & GTKWave](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_2/tree/c40f8a2bc2f61bca82f68a1c2a87f1fef5613264/Task%202
)  
---

## âœ… Completed Tasks  

### ğŸ“ Task 1: SoC Fundamentals & BabySoC Modelling  
- Understood the basics of **System-on-Chip (SoC)** and its components:  
  - CPU (Processor Core)  
  - Memory (SRAM, DRAM, Flash)  
  - Peripherals (UART, SPI, IÂ²C, GPIO)  
  - Interconnect (Bus/Fabric)  
- Learned why **BabySoC** is used as a **simplified model** for SoC education.  
- Explored the role of **functional modelling** in validating SoC design before RTL and physical implementation.  
- ğŸ“„ Document: [Task 1 - SoC Fundamentals & BabySoC Modelling](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_2/blob/55c8ec59f49764ee249758fa884e52d11252c42c/Task%201/Readme.md
)  

---
### ğŸ› ï¸ Task 2: BabySoC Functional Modelling (Hands-On Labs)  
- Installed and used:  
  - ğŸ“Ÿ **Icarus Verilog (Iverilog)** â€“ for compiling Verilog code  
  - ğŸ“Š **GTKWave** â€“ for analyzing simulation waveforms  
- **Lab workflow followed:**  
  1. Cloned the BabySoC repository  
  2. Compiled BabySoC Verilog modules using `iverilog`  
  3. Simulated and generated `.vcd` files  
  4. Opened `.vcd` in GTKWave  
  5. Analyzed reset, clock, and dataflow waveforms  
- **Simulation Logs & Observations:**  
  - Reset correctly initializes the system  
  - Clock toggling verified at 10ns period  
  - Dataflow between CPU and memory (write & read) confirmed functional  
- ğŸ“„ Document: [Task 2 - BabySoC Functional Modelling](https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_2/blob/55c8ec59f49764ee249758fa884e52d11252c42c/Task%202/Readme.md)
  
---

## âœ¨ Status  
All Week2 activities are **successfully completed and documented**.  
The outcome includes both **theoretical understanding of SoC fundamentals** and **practical demonstration of BabySoC functional modelling with simulation waveforms**.  

---

## ğŸ“š Resources

* ğŸ”— [RISC-V Core â€“ Shivani Shah](https://github.com/shivanishah269/risc-v-core)
* ğŸ“˜ [SoC Fundamentals â€“ Hemanth Kumar](https://github.com/hemanthkumardm/SFAL-VSD-SoC-Journey/blob/main/11.%20Fundamentals%20of%20SoC%20Design/README.md)
* ğŸ›  [VSD SoC Journey â€“ Spatha (Day 5)](https://github.com/spatha0011/spatha_vsd-hdp/tree/main/Day5)
* ğŸŒ± [VSDBabySoC â€“ Manili](https://github.com/manili/VSDBabySoC)

---

<div align="justify">

**ğŸ‘¨â€ğŸ’» Participant:** Ragul T  
ğŸ“§ tha.ragul2005@gmail.com

</div>

<div align="center">
ğŸŒŸ End of Week 2 â€” Successfully Completed! ğŸŒŸ
</div>

