Quick start
===========

This guide walks through writing, compiling, and running a simple GPU kernel
with FlyDSL. See :doc:`Install FlyDSL <installation>` for installation
instructions.

A minimal vector add kernel
----------------------------

The following example demonstrates the core FlyDSL workflow: define a kernel
with ``@flyc.kernel``, use layout algebra to partition data, then launch with
``@flyc.jit``.

This teaching example requires a positive length divisible by 64 and contiguous
one-dimensional float32 tensors of equal length. Its loads and stores are
unmasked: rounding up the grid does **not** make a partial last block safe.
Keep the assertion below when changing ``n``. Supporting arbitrary lengths
requires predicated loads and stores or padding all three tensors to a full
block before launching.

.. code-block:: python

   import torch
   import flydsl.compiler as flyc
   import flydsl.expr as fx
   from flydsl.expr.typing import Vector as Vec

   @flyc.kernel
   def vectorAddKernel(
       A: fx.Tensor, B: fx.Tensor, C: fx.Tensor,
       block_dim: fx.Constexpr[int],
   ):
       bid = fx.block_idx.x
       tid = fx.thread_idx.x

       # Partition tensors by block using layout algebra
       tA = fx.logical_divide(A, fx.make_layout(block_dim, 1))
       tB = fx.logical_divide(B, fx.make_layout(block_dim, 1))
       tC = fx.logical_divide(C, fx.make_layout(block_dim, 1))

       tA = fx.slice(tA, (None, bid))
       tB = fx.slice(tB, (None, bid))
       tC = fx.slice(tC, (None, bid))

       # Second divide gives a 2-level layout so per-thread slice (None, tid) matches
       # shape/stride rank (see examples/01-vectorAdd.py and tests/kernels/test_vec_add.py).
       tA = fx.logical_divide(tA, fx.make_layout(1, 1))
       tB = fx.logical_divide(tB, fx.make_layout(1, 1))
       tC = fx.logical_divide(tC, fx.make_layout(1, 1))

       # Allocate register fragments, load, compute, store
       copyAtom = fx.make_copy_atom(fx.UniversalCopy32b(), fx.Float32)
       rA = fx.make_rmem_tensor(1, fx.Float32)
       rB = fx.make_rmem_tensor(1, fx.Float32)
       rC = fx.make_rmem_tensor(1, fx.Float32)

       fx.copy_atom_call(copyAtom, fx.slice(tA, (None, tid)), rA)
       fx.copy_atom_call(copyAtom, fx.slice(tB, (None, tid)), rB)

       vC = Vec(fx.memref_load_vec(rA)) + Vec(fx.memref_load_vec(rB))
       fx.memref_store_vec(vC, rC)
       fx.copy_atom_call(copyAtom, rC, fx.slice(tC, (None, tid)))

   @flyc.jit
   def vectorAdd(
       A: fx.Tensor, B: fx.Tensor, C,
       n: fx.Int32,  # dynamic int32
       const_n: fx.Constexpr[int],  # static int32, affects JIT cache-key
       stream: fx.Stream = fx.Stream(None),
   ):
       block_dim = 64
       grid_x = (n + block_dim - 1) // block_dim
       vectorAddKernel(A, B, C, block_dim).launch(
           grid=(grid_x, 1, 1), block=[block_dim, 1, 1], stream=stream,
       )

   # Usage
   n = 128
   assert n > 0 and n % 64 == 0, "This unmasked example requires full 64-element blocks"
   A = torch.randint(0, 10, (n,), dtype=torch.float32).cuda()
   B = torch.randint(0, 10, (n,), dtype=torch.float32).cuda()
   C = torch.zeros(n, dtype=torch.float32).cuda()
   vectorAdd(A, B, C, n, n + 1, stream=torch.cuda.Stream())
   torch.cuda.synchronize()
   print("Result correct:", torch.allclose(C, A + B))

See `examples/01-vectorAdd.py <https://github.com/ROCm/FlyDSL/blob/main/examples/01-vectorAdd.py>`_
for the complete implementation with
CUDA Graph capture support.

Key concepts
------------

1. **@flyc.kernel**: Decorator that compiles a Python function into GPU IR.
2. **@flyc.jit**: Decorator for host-side JIT functions that launch kernels.
3. **fx.Tensor / fx.Constexpr**: Type annotations for kernel/JIT arguments.
4. **Layout algebra**: ``make_layout``, ``logical_divide``, ``zipped_divide``,
   ``raked_product`` -- express data partitioning across the GPU hierarchy.
5. **Copy atoms**: ``make_copy_atom``, ``make_tiled_copy`` -- vectorized data
   movement with layout-aware partitioning.
6. **Automatic caching**: Compiled kernels are cached to disk
   (``~/.flydsl/cache/``) and reused on subsequent calls.

Compilation pipeline
--------------------

On first call, ``@flyc.jit`` traces the Python function into an MLIR module
and compiles it through the Fly MLIR pipeline. The pass list is built by
``RocmBackend._pipeline_parts()`` in three stages; see
:doc:`architecture_guide` §3 for the per-pass table.

.. code-block:: text

   Python Function (@flyc.kernel / @flyc.jit)
           │
           ▼  AST Rewriting + Tracing
      MLIR Module (fly, gpu, arith, scf, memref, vector dialects)
           │
           ▼  MlirCompiler.compile()
      ┌──────────────────────────────────────────────────────────┐
      │ A. pre_binary_fragments  (Fly → ROCDL)                   │
      │    fly-rewrite-func-signature → fly-canonicalize →       │
      │    fly-layout-lowering → fly-int-swizzle-simplify →      │
      │    canonicalize → fly-convert-atom-call-to-ssa-form →    │
      │    fly-promote-regmem-to-vectorssa →                     │
      │    convert-fly-to-rocdl → canonicalize →                 │
      │    gpu.module(convert-scf-to-cf, cse,                    │
      │       convert-rocdl-fastmath-ops,                       │
      │       convert-gpu-to-rocdl{...}, fly-rocdl-cluster-attr) │
      ├──────────────────────────────────────────────────────────┤
      │ B. binary_prep_fragments  (→ LLVM)                       │
      │    rocdl-attach-target{chip=gfxNNN} →                    │
      │    convert-scf-to-cf → convert-cf-to-llvm →              │
      │    gpu-to-llvm → convert-vector/arith/func-to-llvm →     │
      │    reconcile-unrealized-casts                            │
      ├──────────────────────────────────────────────────────────┤
      │ C. binary_fragment                                       │
      │    gpu-module-to-binary{format=fatbin}                   │
      └──────────────────────────────────────────────────────────┘
           │
           ▼
      Cached Compiled Artifact (ExecutionEngine)

AOT pre-compilation
--------------------

FlyDSL supports ahead-of-time (AOT) compilation of kernels for deployment
without JIT overhead. The ``tests/python/examples/aot_example.py`` script
shows how to pre-compile preshuffle GEMM kernels into a cache directory:

.. code-block:: bash

   # Pre-compile with default configurations (auto-detect GPU arch)
   python tests/python/examples/aot_example.py

   # Pre-compile and verify by running kernels on GPU
   python tests/python/examples/aot_example.py --run_kernel

   # Custom cache directory
   FLYDSL_RUNTIME_CACHE_DIR=/my/cache python tests/python/examples/aot_example.py

At runtime, FlyDSL loads compiled kernels from the cache automatically when
``FLYDSL_RUNTIME_CACHE_DIR`` is set.

The on-disk cache stores only the compressed compiled IR required to recreate
the runtime module. Pre-lowering source IR remains available in the compiling
process for inspection, but is intentionally omitted from AOT cache files.

Next steps
----------

- :doc:`kernel_authoring_guide` -- detailed guide to writing GPU kernels
- :doc:`layout_system_guide` -- deep dive into the Fly layout algebra
- :doc:`prebuilt_kernels_guide` -- available pre-built kernels (GEMM, MoE, etc.)
- :doc:`architecture_guide` -- compilation pipeline and project architecture
