///Register `ADCPS1` reader
pub struct R(crate::R<ADCPS1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<ADCPS1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<ADCPS1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<ADCPS1_SPEC>) -> Self {
        R(reader)
    }
}
///Register `ADCPS1` writer
pub struct W(crate::W<ADCPS1_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<ADCPS1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<ADCPS1_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<ADCPS1_SPEC>) -> Self {
        W(writer)
    }
}
///Field `ADC1PSC` reader - ADC1PSC
pub type ADC1PSC_R = crate::FieldReader<u8, u8>;
///Field `ADC1PSC` writer - ADC1PSC
pub type ADC1PSC_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ADCPS1_SPEC, u8, u8, 5, O>;
///Field `ADC2PSC` reader - ADC2PSC
pub type ADC2PSC_R = crate::FieldReader<u8, u8>;
///Field `ADC2PSC` writer - ADC2PSC
pub type ADC2PSC_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ADCPS1_SPEC, u8, u8, 5, O>;
///Field `ADC3PSC` reader - ADC3PSC
pub type ADC3PSC_R = crate::FieldReader<u8, u8>;
///Field `ADC3PSC` writer - ADC3PSC
pub type ADC3PSC_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ADCPS1_SPEC, u8, u8, 5, O>;
///Field `ADC4PSC` reader - ADC4PSC
pub type ADC4PSC_R = crate::FieldReader<u8, u8>;
///Field `ADC4PSC` writer - ADC4PSC
pub type ADC4PSC_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ADCPS1_SPEC, u8, u8, 5, O>;
///Field `ADC5PSC` reader - ADC5PSC
pub type ADC5PSC_R = crate::FieldReader<u8, u8>;
///Field `ADC5PSC` writer - ADC5PSC
pub type ADC5PSC_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ADCPS1_SPEC, u8, u8, 5, O>;
impl R {
    ///Bits 0:4 - ADC1PSC
    #[inline(always)]
    pub fn adc1psc(&self) -> ADC1PSC_R {
        ADC1PSC_R::new((self.bits & 0x1f) as u8)
    }
    ///Bits 6:10 - ADC2PSC
    #[inline(always)]
    pub fn adc2psc(&self) -> ADC2PSC_R {
        ADC2PSC_R::new(((self.bits >> 6) & 0x1f) as u8)
    }
    ///Bits 12:16 - ADC3PSC
    #[inline(always)]
    pub fn adc3psc(&self) -> ADC3PSC_R {
        ADC3PSC_R::new(((self.bits >> 12) & 0x1f) as u8)
    }
    ///Bits 18:22 - ADC4PSC
    #[inline(always)]
    pub fn adc4psc(&self) -> ADC4PSC_R {
        ADC4PSC_R::new(((self.bits >> 18) & 0x1f) as u8)
    }
    ///Bits 24:28 - ADC5PSC
    #[inline(always)]
    pub fn adc5psc(&self) -> ADC5PSC_R {
        ADC5PSC_R::new(((self.bits >> 24) & 0x1f) as u8)
    }
}
impl W {
    ///Bits 0:4 - ADC1PSC
    #[inline(always)]
    #[must_use]
    pub fn adc1psc(&mut self) -> ADC1PSC_W<0> {
        ADC1PSC_W::new(self)
    }
    ///Bits 6:10 - ADC2PSC
    #[inline(always)]
    #[must_use]
    pub fn adc2psc(&mut self) -> ADC2PSC_W<6> {
        ADC2PSC_W::new(self)
    }
    ///Bits 12:16 - ADC3PSC
    #[inline(always)]
    #[must_use]
    pub fn adc3psc(&mut self) -> ADC3PSC_W<12> {
        ADC3PSC_W::new(self)
    }
    ///Bits 18:22 - ADC4PSC
    #[inline(always)]
    #[must_use]
    pub fn adc4psc(&mut self) -> ADC4PSC_W<18> {
        ADC4PSC_W::new(self)
    }
    ///Bits 24:28 - ADC5PSC
    #[inline(always)]
    #[must_use]
    pub fn adc5psc(&mut self) -> ADC5PSC_W<24> {
        ADC5PSC_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///HRTIM ADC Post Scaler Register 1
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [adcps1](index.html) module
pub struct ADCPS1_SPEC;
impl crate::RegisterSpec for ADCPS1_SPEC {
    type Ux = u32;
}
///`read()` method returns [adcps1::R](R) reader structure
impl crate::Readable for ADCPS1_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [adcps1::W](W) writer structure
impl crate::Writable for ADCPS1_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets ADCPS1 to value 0
impl crate::Resettable for ADCPS1_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
